==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:151:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:191:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:180:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:180:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:217:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:218:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:206:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:214:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:214:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.24 seconds. Elapsed time: 3 seconds; current allocated memory: 81.135 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.136 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.561 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_158_1' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:228) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.593 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:231:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:232:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.4 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:151:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:179:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:179:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:216:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:217:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:205:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:213:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:213:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.94 seconds; current allocated memory: 81.135 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.136 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.557 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_158_1' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.591 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:230:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:231:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:151:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:179:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:179:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:216:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:217:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:205:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:213:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:213:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.89 seconds; current allocated memory: 81.135 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.136 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.561 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:131) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:131) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.599 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:131:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:230:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:231:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:192:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:187:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:172:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:155:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:181:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:181:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:133:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:133:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:133:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:218:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:219:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:215:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:215:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.02 seconds; current allocated memory: 81.101 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.161 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:229) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:133) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.572 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:133:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:233:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:234:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:96:22)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.76 seconds; current allocated memory: 80.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.757 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.170 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:239) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.209 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:245:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:189:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:189:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:227:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:224:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:224:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.87 seconds; current allocated memory: 80.740 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.741 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.798 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.166 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.214 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:242:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 113.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln102', assessment/toplevel.cpp:102) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:102 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:94) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln103', assessment/toplevel.cpp:103) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:94) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_1', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_1', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_11_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_8', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_2', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_2', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_14_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_10', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_3', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_3', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_12', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 115.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 117.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.729ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:265) [122]  (7.3 ns)
	blocking operation 2.43 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.84 seconds; current allocated memory: 80.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.757 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.798 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:239) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 106.212 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:245:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.4 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.37 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.17 seconds; current allocated memory: 80.740 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 80.741 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.800 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.171 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.217 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.14 seconds; current allocated memory: 80.740 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.741 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.799 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.171 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.209 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:189:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:189:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:227:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:224:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:224:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.84 seconds; current allocated memory: 80.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.757 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.798 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.166 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.199 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:242:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.369 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.62 seconds; current allocated memory: 92.660 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:227:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:223:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 32 has been inferred on port 'MAXI' (assessment/toplevel.cpp:233:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.94 seconds; current allocated memory: 96.830 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.831 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 100.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 100.269 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 122.311 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:241:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:242:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned char)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:227:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:227:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.84 seconds; current allocated memory: 80.811 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.872 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.245 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.278 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:245:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.4 seconds; current allocated memory: 76.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:232:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:228:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:228:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.97 seconds; current allocated memory: 80.888 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.889 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.947 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.320 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 106.354 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:247:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.82 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.55 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:232:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:228:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:228:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.28 seconds; current allocated memory: 80.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.872 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.954 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.317 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:215) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 106.358 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:247:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:221:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:235:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:235:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.86 seconds; current allocated memory: 80.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 80.872 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.963 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.335 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:221) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.362 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:253:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:254:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.41 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:222:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:236:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:236:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.87 seconds; current allocated memory: 80.952 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 85.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.414 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:222) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.443 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:254:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:255:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.406 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.43 seconds; current allocated memory: 76.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:222:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:236:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:236:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.05 seconds; current allocated memory: 80.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.919 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 85.011 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.385 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:222) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.419 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:254:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:255:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.41 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.25 seconds. Elapsed time: 3 seconds; current allocated memory: 80.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.907 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.386 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:228) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.431 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:261:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.94 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.63 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:241:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:241:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.36 seconds; current allocated memory: 81.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.247 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 85.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.745 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:228) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_1' (assessment/toplevel.cpp:163) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.778 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:163:81)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.4 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:168:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:194:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:194:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:247:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:229:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:244:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:244:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.64 seconds; current allocated memory: 79.920 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.921 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.045 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 83.447 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:229) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 105.504 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:263:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:104:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:67:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 113.327 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln104', assessment/toplevel.cpp:104) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:103 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:95) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln104', assessment/toplevel.cpp:104) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:103 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:95) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_1', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_1', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_13_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_2', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_2', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_16_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_3', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_3', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_19_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 115.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 117.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln271) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:168:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:194:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:194:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:247:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:229:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:244:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:244:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.62 seconds; current allocated memory: 79.920 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.921 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 83.448 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:229) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 105.501 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:263:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:104:27)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:195:21
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:195:21
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:195:52
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:195:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:177:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:191:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:191:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:247:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:243:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:243:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.74 seconds; current allocated memory: 80.249 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.381 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 83.789 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:228) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 105.837 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:261:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:21
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:21
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:52
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:227:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.63 seconds; current allocated memory: 80.249 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.365 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 83.775 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:227) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 105.842 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:101:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 113.756 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 115.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 118.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:21
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:21
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:52
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.4 seconds; current allocated memory: 77.129 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:227:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.65 seconds; current allocated memory: 80.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.325 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 83.851 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:227) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 105.916 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:101:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 113.799 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 115.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 118.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.61 seconds; current allocated memory: 79.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.978 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 83.506 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:227) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 105.588 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:101:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 113.490 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 115.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 117.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln268) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 118.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.41 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:146:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:187:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:187:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:132:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:141:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:239:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:239:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.82 seconds; current allocated memory: 79.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 79.993 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.115 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 83.505 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:224) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 105.578 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:141:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:256:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:257:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:117:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 113.481 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93_1', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 115.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 117.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln265) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 118.370 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.42 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:146:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:187:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:187:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:132:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:141:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:239:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:239:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.68 seconds; current allocated memory: 79.901 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.021 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 83.415 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:224) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 105.489 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:141:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:256:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:257:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:117:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 113.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93_1', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 115.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 117.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln265) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 118.271 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.3 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.42 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:146:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:132:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:141:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:238:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:238:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.38 seconds; current allocated memory: 79.858 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 83.792 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 83.122 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:223) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:253) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 104.486 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:141:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:187:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:255:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:256:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:117:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 110.017 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93_1', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 111.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 112.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln264) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 112.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 115.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_11ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 121.878 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'toplevel_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.370 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.69 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.67 seconds; current allocated memory: 77.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:144:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:156:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:172:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:142:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:151:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:154:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:31)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:252:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:252:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.41 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.68 seconds; current allocated memory: 80.136 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.137 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.081 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 83.370 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:235) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:89) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:119) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:267) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 104.714 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:151:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:198:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:269:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:270:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 110.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln125', assessment/toplevel.cpp:125) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 111.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 112.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln286) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 113.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 113.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 115.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 121.940 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'toplevel_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:144:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:156:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:172:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:142:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:151:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:154:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:252:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:252:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.57 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 84.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 83.980 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:235) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:89) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:119) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:252) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:269) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 105.337 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:151:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:198:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:253:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:271:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:272:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 111.818 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln125', assessment/toplevel.cpp:125) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 113.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 114.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln288) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 114.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 115.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 117.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 123.630 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:144:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:156:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:172:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:142:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:151:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:154:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:252:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:252:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.65 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 84.705 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 83.985 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:235) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:89) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:119) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:270) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 105.343 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:151:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:198:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:254:15)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:272:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:273:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 111.865 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln125', assessment/toplevel.cpp:125) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 113.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 114.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln289) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 114.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 115.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 117.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 123.659 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.47 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:161:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:177:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:156:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:159:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:263:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:257:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:257:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.76 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.004 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:240) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:274) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:96:11) to (assessment/toplevel.cpp:103:7) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 105.387 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:156:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:203:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:258:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:276:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:277:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:159:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:108:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 111.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', assessment/toplevel.cpp:103)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', assessment/toplevel.cpp:103)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_3_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:107 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:107 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln125', assessment/toplevel.cpp:125)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln130', assessment/toplevel.cpp:130) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:125 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:125) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.742ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score' [131]  (3.25 ns)
	'icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101) [135]  (2.43 ns)
	'select' operation ('select_ln101', assessment/toplevel.cpp:101) [136]  (0 ns)
	'select' operation ('smallest', assessment/toplevel.cpp:101) [137]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_5', assessment/toplevel.cpp:102) [144]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' [145]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 113.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 114.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln293) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 114.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 115.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 117.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 123.911 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.325 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 93.498 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:161:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:177:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:156:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:159:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:263:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:257:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:257:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.52 seconds; current allocated memory: 96.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.106 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 100.720 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 100.007 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:240) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:274) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:96:11) to (assessment/toplevel.cpp:103:7) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 121.389 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:156:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:203:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:258:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:276:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:277:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:159:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:108:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 127.893 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', assessment/toplevel.cpp:103)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', assessment/toplevel.cpp:103)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_3_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:107 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:107 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln125', assessment/toplevel.cpp:125)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln130', assessment/toplevel.cpp:130) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:125 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:125) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.742ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score' [131]  (3.25 ns)
	'icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101) [135]  (2.43 ns)
	'select' operation ('select_ln101', assessment/toplevel.cpp:101) [136]  (0 ns)
	'select' operation ('smallest', assessment/toplevel.cpp:101) [137]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_5', assessment/toplevel.cpp:102) [144]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' [145]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 129.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 130.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln293) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 130.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 131.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 133.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 139.852 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:163:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:175:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:191:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:236:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:212:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:161:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:173:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:271:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:271:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.95 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.120 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 84.749 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 84.030 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:254) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:288) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:97:11) to (assessment/toplevel.cpp:115:7) in function 'a_star_len'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 105.487 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:170:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:217:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:272:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:290:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:161:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:143:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 111.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_2_write_ln121', assessment/toplevel.cpp:121) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score' and 'load' operation ('smallest_f', assessment/toplevel.cpp:98) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score' and 'load' operation ('smallest_f', assessment/toplevel.cpp:98) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('smallest_f', assessment/toplevel.cpp:98) on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln139', assessment/toplevel.cpp:139)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln144', assessment/toplevel.cpp:144) of variable 'open_set_heap_f_score_load_6', assessment/toplevel.cpp:139 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.742ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' [140]  (3.25 ns)
	'select' operation ('right_f', assessment/toplevel.cpp:102) [141]  (0 ns)
	'icmp' operation ('icmp_ln109', assessment/toplevel.cpp:109) [147]  (2.43 ns)
	'select' operation ('select_ln109', assessment/toplevel.cpp:109) [148]  (0 ns)
	'select' operation ('smallest', assessment/toplevel.cpp:102) [149]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_5', assessment/toplevel.cpp:121) [154]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:121) on array 'open_set_heap_f_score' [155]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 113.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 114.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln307) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 114.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 115.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 117.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 123.969 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.44 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:162:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:174:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:235:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:229:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:223:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:208:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:192:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:160:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:169:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:172:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:270:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:270:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.69 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.737 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.020 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:253) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:270) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:287) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:11) to (assessment/toplevel.cpp:116:7) in function 'a_star_len'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.485 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:169:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:216:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:271:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:289:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:290:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:160:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:143:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 112.097 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln116', assessment/toplevel.cpp:116)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln138', assessment/toplevel.cpp:138)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln143', assessment/toplevel.cpp:143) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:138 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:138) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.742ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:103) on array 'open_set_heap_f_score' [166]  (3.25 ns)
	'select' operation ('reuse_select66', assessment/toplevel.cpp:103) [168]  (0 ns)
	'select' operation ('right_f', assessment/toplevel.cpp:103) [169]  (0 ns)
	'icmp' operation ('icmp_ln110', assessment/toplevel.cpp:110) [175]  (2.43 ns)
	'select' operation ('select_ln110', assessment/toplevel.cpp:110) [176]  (0 ns)
	'select' operation ('smallest', assessment/toplevel.cpp:103) [177]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_6', assessment/toplevel.cpp:119) [182]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_5', assessment/toplevel.cpp:119) on array 'open_set_heap_f_score' [185]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 113.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 115.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln306) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 115.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 116.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 118.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.66 seconds; current allocated memory: 125.767 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.34 seconds; current allocated memory: 136.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:177:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:238:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:227:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:226:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:214:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:163:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:172:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:175:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:278:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:279:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:273:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:273:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.66 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.120 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 84.740 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.012 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:256) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:273) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:290) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.388 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:172:20) in function 'a_star_len' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:219:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:274:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:292:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:293:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:163:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:126:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:145:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 111.795 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:176:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:192:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:226:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:213:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:203:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:162:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:174:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:278:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:272:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:272:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.72 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 84.739 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.016 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:255) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:289) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.386 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:171:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:218:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:273:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:292:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:145:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 111.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln140', assessment/toplevel.cpp:140)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_7_write_ln145', assessment/toplevel.cpp:145) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:140 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (15.053ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('left_node.f_score', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score' [132]  (3.25 ns)
	'select' operation ('left_f', assessment/toplevel.cpp:104) [138]  (0.805 ns)
	'icmp' operation ('icmp_ln109', assessment/toplevel.cpp:109) [142]  (2.43 ns)
	'select' operation ('current_f', assessment/toplevel.cpp:109) [143]  (0 ns)
	'icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117) [145]  (2.43 ns)
	'select' operation ('idx', assessment/toplevel.cpp:117) [146]  (0.805 ns)
	'phi' operation ('idx', assessment/toplevel.cpp:117) with incoming values : ('idx', assessment/toplevel.cpp:117) [117]  (0 ns)
	'shl' operation ('shl_ln99', assessment/toplevel.cpp:99) [127]  (0 ns)
	'add' operation ('right', assessment/toplevel.cpp:100) [129]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_3', assessment/toplevel.cpp:102) [134]  (0 ns)
	'load' operation ('right_node.f_score', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' [135]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:163:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:175:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:191:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:236:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:212:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:161:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:173:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:271:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:271:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.65 seconds; current allocated memory: 80.118 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 84.735 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.012 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:254) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:288) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.390 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:170:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:217:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:272:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:290:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:161:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:143:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 111.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln197) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:176:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:192:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:226:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:213:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:203:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:162:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:174:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:278:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:272:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:272:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.76 seconds; current allocated memory: 80.158 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.159 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.813 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.107 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:255) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:289) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:22) to (assessment/toplevel.cpp:110:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.600 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:171:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:218:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:273:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:292:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:113:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:145:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 112.327 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_3_write_ln113', assessment/toplevel.cpp:113) of variable 'select_ln103_1', assessment/toplevel.cpp:103 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:103) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('open_set_heap_f_score_addr_4_write_ln120', assessment/toplevel.cpp:120) of variable 'select_ln104_1', assessment/toplevel.cpp:104 on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln140', assessment/toplevel.cpp:140)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_7_write_ln145', assessment/toplevel.cpp:145) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:140 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (10.72ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:103) on array 'open_set_heap_f_score' [136]  (3.25 ns)
	'select' operation ('left_f', assessment/toplevel.cpp:105) [162]  (0.805 ns)
	'icmp' operation ('icmp_ln110', assessment/toplevel.cpp:110) [164]  (2.43 ns)
	'and' operation ('and_ln110', assessment/toplevel.cpp:110) [166]  (0.978 ns)
	multiplexor before 'phi' operation ('done') [175]  (1.59 ns)
	blocking operation 1.67 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 113.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 115.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln308) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 115.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 115.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 118.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 125.044 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.13 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.27 seconds; current allocated memory: 135.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:168:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:180:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:241:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:235:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:229:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:214:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:166:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:178:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:281:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:276:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:276:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.64 seconds; current allocated memory: 80.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.763 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.064 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:259) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:276) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:293) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:22) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 105.572 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:175:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:222:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:277:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:295:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:296:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:178:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:148:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:149:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 112.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_3_write_ln119', assessment/toplevel.cpp:119) of variable 'left_node.f_score', assessment/toplevel.cpp:109 on array 'open_set_heap_f_score' and 'load' operation ('left_node.f_score', assessment/toplevel.cpp:110) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('open_set_heap_f_score_addr_4_write_ln124', assessment/toplevel.cpp:124) of variable 'right_node.f_score', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln144', assessment/toplevel.cpp:144)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_7_write_ln149', assessment/toplevel.cpp:149) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:144 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:144) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (10.72ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('left_node.f_score', assessment/toplevel.cpp:110) on array 'open_set_heap_f_score' [157]  (3.25 ns)
	'select' operation ('left_f', assessment/toplevel.cpp:109) [162]  (0.805 ns)
	'icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117) [179]  (2.43 ns)
	'and' operation ('and_ln117', assessment/toplevel.cpp:117) [181]  (0.978 ns)
	multiplexor before 'phi' operation ('done') [198]  (1.59 ns)
	blocking operation 1.67 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 113.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 115.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln312) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 115.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 116.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 118.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 125.544 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.26 seconds; current allocated memory: 136.299 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:182:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:243:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:168:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:180:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:278:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:278:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.54 seconds; current allocated memory: 80.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 84.046 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:261) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:278) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:295) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 107.891 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:224:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:279:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:297:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:298:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:168:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:180:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:127:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:131:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:151:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 123.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln213', assessment/toplevel.cpp:213)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:131) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_2_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln108_3', assessment/toplevel.cpp:108 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_32_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln108_68', assessment/toplevel.cpp:108 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln108_73', assessment/toplevel.cpp:108 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln131', assessment/toplevel.cpp:131) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:131 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln146', assessment/toplevel.cpp:146)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln151', assessment/toplevel.cpp:151) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score' [1177]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_8_write_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' [1181]  (3.25 ns)
	blocking operation 2.43 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:171:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:183:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:238:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:233:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:220:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:169:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:178:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:181:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:285:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:279:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:279:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.85 seconds; current allocated memory: 80.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 84.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 84.042 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:262) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:178) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:279) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:296) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:178) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 107.888 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:225:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:280:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:298:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:299:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:169:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:181:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:127:25)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:152:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 123.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln214', assessment/toplevel.cpp:214)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln217', assessment/toplevel.cpp:217)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln217', assessment/toplevel.cpp:217)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln217', assessment/toplevel.cpp:217)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:132) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_2_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln109_3', assessment/toplevel.cpp:109 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_32_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln109_68', assessment/toplevel.cpp:109 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:181) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln109_73', assessment/toplevel.cpp:109 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:181) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln132', assessment/toplevel.cpp:132) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:132 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:181) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('node.f_score', assessment/toplevel.cpp:181) on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln147', assessment/toplevel.cpp:147)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln152', assessment/toplevel.cpp:152) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:147 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score' [1177]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_8_write_ln151', assessment/toplevel.cpp:151) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:147 on array 'open_set_heap_f_score' [1181]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.325 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.41 seconds; current allocated memory: 93.498 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:182:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:243:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:168:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:180:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:278:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:278:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.66 seconds; current allocated memory: 96.089 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 100.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 99.995 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:261) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:278) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:295) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (assessment/toplevel.cpp:117:7) in function 'a_star_len'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 121.389 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177:20) in function 'a_star_len' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:224:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:279:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:297:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:298:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:168:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:180:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:131:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:151:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 127.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln128', assessment/toplevel.cpp:128)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln128', assessment/toplevel.cpp:128)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln128', assessment/toplevel.cpp:128)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln146', assessment/toplevel.cpp:146)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_7_write_ln151', assessment/toplevel.cpp:151) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score' [311]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_6_write_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' [315]  (3.25 ns)
	blocking operation 2.43 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 129.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 130.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln314) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 130.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 131.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 133.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 139.928 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.28 seconds; current allocated memory: 150.601 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.25 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.39 seconds; current allocated memory: 151.304 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:168:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:180:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:241:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:235:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:229:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:214:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:166:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:178:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:281:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:276:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:276:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.7 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.751 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.054 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:259) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:276) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:293) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (assessment/toplevel.cpp:112:7) in function 'a_star_len'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.506 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:175:20) in function 'a_star_len' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:222:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:277:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:295:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:296:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:178:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:114:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:118:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:25)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:148:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:149:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 112.267 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln126', assessment/toplevel.cpp:126)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln126', assessment/toplevel.cpp:126)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln126', assessment/toplevel.cpp:126)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln126', assessment/toplevel.cpp:126)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln144', assessment/toplevel.cpp:144)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln149', assessment/toplevel.cpp:149) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:144 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:144) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:144) on array 'open_set_heap_f_score' [360]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_7_write_ln148', assessment/toplevel.cpp:148) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:144 on array 'open_set_heap_f_score' [364]  (3.25 ns)
	blocking operation 2.43 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 113.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 115.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln312) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 115.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 116.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 118.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 125.456 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.29 seconds; current allocated memory: 136.210 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:163:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:175:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:191:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:236:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:212:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:161:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:173:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:271:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:271:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.63 seconds; current allocated memory: 80.118 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 84.743 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.027 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:254) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:170) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:288) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:170) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 106.971 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:217:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:272:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:290:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:161:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:121:27)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:143:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 118.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln206', assessment/toplevel.cpp:206)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln209', assessment/toplevel.cpp:209)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln209', assessment/toplevel.cpp:209)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln209', assessment/toplevel.cpp:209)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:124) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_2_write_ln121', assessment/toplevel.cpp:121) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln121', assessment/toplevel.cpp:121) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln121', assessment/toplevel.cpp:121) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln124', assessment/toplevel.cpp:124) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:124 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 81, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln124', assessment/toplevel.cpp:124) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:124 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:109) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 82, Depth = 82, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln139', assessment/toplevel.cpp:139)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln144', assessment/toplevel.cpp:144) of variable 'open_set_heap_f_score_load_3', assessment/toplevel.cpp:139 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score' [878]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_8_write_ln143', assessment/toplevel.cpp:143) of variable 'open_set_heap_f_score_load_3', assessment/toplevel.cpp:139 on array 'open_set_heap_f_score' [882]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.45 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:157:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:218:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:203:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:187:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:155:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:164:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:167:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:270:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:271:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:265:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:265:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.69 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.120 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.030 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:248) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:164) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:265) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:164) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 106.969 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:211:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:266:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:284:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:285:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:155:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:167:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:115:27)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:118:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:137:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 118.142 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln200', assessment/toplevel.cpp:200)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_2_write_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln118', assessment/toplevel.cpp:118) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 81, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln118', assessment/toplevel.cpp:118) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:108) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 82, Depth = 82, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln133', assessment/toplevel.cpp:133)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln138', assessment/toplevel.cpp:138) of variable 'open_set_heap_f_score_load_3', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score' [878]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_8_write_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_f_score_load_3', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' [882]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.46 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:157:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:218:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:203:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:187:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:155:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:164:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:167:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:270:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:271:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:265:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:265:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.81 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.120 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.756 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.044 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:248) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:164) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:265) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:164) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:111:23) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 107.836 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:211:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:266:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:284:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:285:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:155:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:167:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:111:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:118:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:137:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 123.131 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln200', assessment/toplevel.cpp:200)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln111', assessment/toplevel.cpp:111) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:105 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_61_write_ln111', assessment/toplevel.cpp:111) of variable 'open_set_heap_f_score_load_33', assessment/toplevel.cpp:105 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_65_write_ln111', assessment/toplevel.cpp:111) of variable 'open_set_heap_f_score_load_35', assessment/toplevel.cpp:105 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln118', assessment/toplevel.cpp:118) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln118', assessment/toplevel.cpp:118) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:104) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 52, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln133', assessment/toplevel.cpp:133)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_11_write_ln138', assessment/toplevel.cpp:138) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score' [1198]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_10_write_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' [1202]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:182:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:243:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:168:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:180:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:278:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:278:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.72 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 84.045 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:261) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:278) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:295) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:122:19) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 108.136 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:224:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:279:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:297:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:298:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:168:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:180:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:126:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:131:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:151:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 124.077 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln213', assessment/toplevel.cpp:213)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:131) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln126', assessment/toplevel.cpp:126) of variable 'select_ln113_1', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_47_write_ln126', assessment/toplevel.cpp:126) of variable 'select_ln113_66', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_50_write_ln126', assessment/toplevel.cpp:126) of variable 'select_ln113_71', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln131', assessment/toplevel.cpp:131) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:131 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_2', assessment/toplevel.cpp:110) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln146', assessment/toplevel.cpp:146)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln151', assessment/toplevel.cpp:151) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score' [1293]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_7_write_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' [1297]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.42 seconds; current allocated memory: 93.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:177:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:189:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:250:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:239:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:238:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:226:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:223:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:175:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:184:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:187:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:290:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:291:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:285:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:285:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.64 seconds; current allocated memory: 96.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 100.759 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 100.057 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:268) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:184) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:285) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:302) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:184) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:122:19) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 124.163 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:231:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:286:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:304:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:305:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:175:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:127:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:157:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 140.091 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln220', assessment/toplevel.cpp:220)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln223', assessment/toplevel.cpp:223)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln223', assessment/toplevel.cpp:223)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln223', assessment/toplevel.cpp:223)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:132) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln127', assessment/toplevel.cpp:127) of variable 'select_ln113_1', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln127', assessment/toplevel.cpp:127) of variable 'select_ln113_66', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:187) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_51_write_ln127', assessment/toplevel.cpp:127) of variable 'select_ln113_71', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:187) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln132', assessment/toplevel.cpp:132) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:132 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:187) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_2', assessment/toplevel.cpp:110) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln153', assessment/toplevel.cpp:153)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln177', assessment/toplevel.cpp:177) ('parent', assessment/toplevel.cpp:149) [1288]  (0 ns)
	'sub' operation ('sub_ln149', assessment/toplevel.cpp:149) [1302]  (2.08 ns)
	'sub' operation ('sub_ln149_1', assessment/toplevel.cpp:149) [1304]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:149) [1306]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:150) [1308]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_35', assessment/toplevel.cpp:150) on array 'open_set_heap_f_score' [1311]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.42 seconds; current allocated memory: 148.380 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.325 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:186:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:202:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:237:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:237:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:237:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:237:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:237:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:246:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:246:66
WARNING: [HLS 207-4855]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:185:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:201:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:185:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:201:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:261:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:269:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:277:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:287:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:356:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:356:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:360:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:360:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:366:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:366:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.78 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.45 seconds; current allocated memory: 78.327 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:204:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:250:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:272:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:276:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:183:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:196:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:199:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:338:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:339:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:333:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:333:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.32 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.64 seconds; current allocated memory: 80.901 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 86.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 86.434 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:309) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'dbg_list' (assessment/toplevel.cpp:309) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:101) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:328) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:333) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:350) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:376) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:11) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 109.012 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:257:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:231:21) in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_dbg_list' (assessment/toplevel.cpp:329:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:334:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:352:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:353:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:183:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:199:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_dbg_list' (assessment/toplevel.cpp:237:44)
INFO: [HLS 200-472] Inferring partial write operation for 'local_dbg_list' (assessment/toplevel.cpp:238:44)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:74:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:170:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 116.787 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln159', assessment/toplevel.cpp:159)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln188', assessment/toplevel.cpp:188) ('parent', assessment/toplevel.cpp:156) [382]  (0 ns)
	'sub' operation ('sub_ln156', assessment/toplevel.cpp:156) [396]  (2.08 ns)
	'sub' operation ('sub_ln156_1', assessment/toplevel.cpp:156) [398]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:156) [400]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:157) [402]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:157) on array 'open_set_heap_f_score' [405]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 118.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 120.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 120.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 121.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 123.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:185:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:201:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:261:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:269:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:277:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:287:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:355:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:355:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:359:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:359:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:365:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:365:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.15 seconds. CPU system time: 0.7 seconds. Elapsed time: 1.8 seconds; current allocated memory: 78.326 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:204:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:250:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:272:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:276:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:183:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:196:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:199:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:337:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:338:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:332:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:332:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.87 seconds; current allocated memory: 80.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.904 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 86.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 86.448 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:309) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:101) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:327) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:332) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:349) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:11) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 109.036 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:257:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:231:21) in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 400 on port 'MAXI' (assessment/toplevel.cpp:376:56). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:328:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:333:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:351:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:352:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:183:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:199:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:237:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:238:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:74:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:170:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 116.845 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln159', assessment/toplevel.cpp:159)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln188', assessment/toplevel.cpp:188) ('parent', assessment/toplevel.cpp:156) [382]  (0 ns)
	'sub' operation ('sub_ln156', assessment/toplevel.cpp:156) [396]  (2.08 ns)
	'sub' operation ('sub_ln156_1', assessment/toplevel.cpp:156) [398]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:156) [400]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:157) [402]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:157) on array 'open_set_heap_f_score' [405]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 118.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 120.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln368) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 120.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 121.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 123.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.389 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:185:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:201:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:261:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:269:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:277:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:287:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:355:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:355:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:359:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:359:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:365:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:365:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.83 seconds. CPU system time: 0.3 seconds. Elapsed time: 1.57 seconds; current allocated memory: 78.303 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:204:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:250:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:272:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:276:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:183:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:196:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:199:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:337:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:338:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:332:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:332:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.68 seconds; current allocated memory: 80.979 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 86.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 86.498 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:309) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:101) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:327) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:332) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:349) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:11) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 109.092 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:257:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:231:21) in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 400 on port 'MAXI' (assessment/toplevel.cpp:376:56). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:328:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:333:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:351:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:352:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:183:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:199:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:237:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:238:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:74:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:170:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 116.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln159', assessment/toplevel.cpp:159)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln188', assessment/toplevel.cpp:188) ('parent', assessment/toplevel.cpp:156) [382]  (0 ns)
	'sub' operation ('sub_ln156', assessment/toplevel.cpp:156) [396]  (2.08 ns)
	'sub' operation ('sub_ln156_1', assessment/toplevel.cpp:156) [398]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:156) [400]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:157) [402]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:157) on array 'open_set_heap_f_score' [405]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 118.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 120.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln368) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 120.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 121.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 123.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:186:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:202:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:248:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:248:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:264:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:278:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:283:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:294:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:294:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:294:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:363:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:363:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:367:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:367:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:373:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.7 seconds; current allocated memory: 78.326 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:205:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:223:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:299:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:246:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:253:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:277:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:282:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:184:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:197:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:200:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:345:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:346:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:375:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:340:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:340:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.55 seconds; current allocated memory: 81.038 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 86.456 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 86.607 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:317) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:197) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:335) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:340) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:357) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:386) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:197) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:102) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:111:14) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:124:19) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 111.834 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:260:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1000 on port 'MAXI' (assessment/toplevel.cpp:387:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:336:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:359:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:360:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:375:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:184:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:200:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:126:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:131:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:136:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:237:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:238:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:247:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:265:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:274:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:279:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:284:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:298:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:167:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:171:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 129.593 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln243', assessment/toplevel.cpp:243)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:136) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_2', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_49_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_67', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_72', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln136', assessment/toplevel.cpp:136) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:136 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_2', assessment/toplevel.cpp:111) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln160', assessment/toplevel.cpp:160)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln189', assessment/toplevel.cpp:189) ('parent', assessment/toplevel.cpp:157) [1343]  (0 ns)
	'sub' operation ('sub_ln157', assessment/toplevel.cpp:157) [1357]  (2.08 ns)
	'sub' operation ('sub_ln157_1', assessment/toplevel.cpp:157) [1359]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:157) [1361]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:158) [1363]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_37', assessment/toplevel.cpp:158) on array 'open_set_heap_f_score' [1366]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.94 seconds; current allocated memory: 138.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 144.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 144.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 145.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 152.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dbg_list_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.39 seconds; current allocated memory: 182.759 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_dbg_list_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.35 seconds; current allocated memory: 193.661 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:186:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:202:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:248:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:248:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:264:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:278:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:283:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:294:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:294:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:294:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:363:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:363:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:367:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:367:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:373:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.81 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.61 seconds; current allocated memory: 78.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:205:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:223:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:299:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:246:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:253:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:277:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:282:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:184:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:197:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:200:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:345:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:346:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:375:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:340:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:340:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.51 seconds; current allocated memory: 81.097 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 86.515 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 86.665 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:317) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:197) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:335) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:340) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:357) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:386) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:197) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:102) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:111:14) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:124:19) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 111.895 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:260:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1000 on port 'MAXI' (assessment/toplevel.cpp:387:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:336:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:359:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:360:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:375:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:184:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:200:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:126:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:131:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:136:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:237:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:238:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:247:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:265:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:274:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:279:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:284:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:298:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:167:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:171:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 129.651 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln243', assessment/toplevel.cpp:243)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:136) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_2', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_49_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_67', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_72', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln136', assessment/toplevel.cpp:136) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:136 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_2', assessment/toplevel.cpp:111) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln160', assessment/toplevel.cpp:160)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln189', assessment/toplevel.cpp:189) ('parent', assessment/toplevel.cpp:157) [1343]  (0 ns)
	'sub' operation ('sub_ln157', assessment/toplevel.cpp:157) [1357]  (2.08 ns)
	'sub' operation ('sub_ln157_1', assessment/toplevel.cpp:157) [1359]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:157) [1361]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:158) [1363]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_37', assessment/toplevel.cpp:158) on array 'open_set_heap_f_score' [1366]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.18 seconds; current allocated memory: 138.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 144.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 144.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 145.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 152.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dbg_list_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 182.839 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_dbg_list_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:167:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:167:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:167:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:167:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:171:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:171:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:171:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:171:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:194:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:194:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:194:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:194:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:194:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:214:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:214:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:214:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:214:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:214:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:250:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:250:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:250:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:250:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:250:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:262:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:262:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:278:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:287:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:292:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:297:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:308:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:308:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:308:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:381:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:381:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:387:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:387:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.94 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.58 seconds; current allocated memory: 78.326 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:201:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:219:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:313:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:239:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:248:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:260:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:267:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:296:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:305:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:192:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:209:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:212:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:359:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:360:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:389:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:354:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:354:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.26 seconds; current allocated memory: 81.224 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.225 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 86.673 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 86.859 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:331) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:209) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:349) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:354) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:371) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:400) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:209) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:102) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:111:14) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:124:19) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 112.557 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:274:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1000 on port 'MAXI' (assessment/toplevel.cpp:401:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:350:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:355:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:373:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:374:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:389:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:192:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:195:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:196:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:197:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:198:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:215:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:216:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:126:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:127:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:136:33)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:137:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:128:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:135:33)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:251:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:252:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:253:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:254:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:261:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:279:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:288:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:293:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:298:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:312:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:172:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:173:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:174:32)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:179:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 133.396 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln257', assessment/toplevel.cpp:257)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln260', assessment/toplevel.cpp:260)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln260', assessment/toplevel.cpp:260)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln260', assessment/toplevel.cpp:260)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:142) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln137', assessment/toplevel.cpp:137) of variable 'select_ln114_2', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_49_write_ln137', assessment/toplevel.cpp:137) of variable 'select_ln114_67', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:212) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln137', assessment/toplevel.cpp:137) of variable 'select_ln114_72', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:212) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln142', assessment/toplevel.cpp:142) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:142 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:212) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_6', assessment/toplevel.cpp:115) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 53, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln166', assessment/toplevel.cpp:166)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln201', assessment/toplevel.cpp:201) ('parent', assessment/toplevel.cpp:163) [1630]  (0 ns)
	'sub' operation ('sub_ln163', assessment/toplevel.cpp:163) [1646]  (2.08 ns)
	'sub' operation ('sub_ln163_1', assessment/toplevel.cpp:163) [1648]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:163) [1650]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:164) [1652]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_37', assessment/toplevel.cpp:164) on array 'open_set_heap_f_score' [1655]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.63 seconds; current allocated memory: 143.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 150.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 150.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 151.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 161.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:181:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:181:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:181:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:181:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:211:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:233:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:233:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:233:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:233:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:233:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:271:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:271:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:271:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:271:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:271:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:299:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:308:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:313:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:318:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:329:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:329:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:329:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:398:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:398:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:402:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:402:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:408:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:408:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.56 seconds; current allocated memory: 94.342 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:218:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:238:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:258:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:334:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:260:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:269:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:281:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:288:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:312:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:317:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:326:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:209:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:380:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:381:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:410:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:375:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:375:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.25 seconds. Elapsed time: 3 seconds; current allocated memory: 97.560 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.561 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 103.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 103.287 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:352) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_1' (assessment/toplevel.cpp:94) in function 'dump_os_to_dbg_list' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:370) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:392) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:421) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:112:11) to (assessment/toplevel.cpp:130:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 126.231 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:295:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2000 on port 'MAXI' (assessment/toplevel.cpp:422:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:371:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:376:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:394:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:395:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:410:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:93:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:95:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:96:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:97:32)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:209:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:212:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:213:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:214:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:215:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:231:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:234:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:235:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:137:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:138:36)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:139:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:145:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:146:33)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:272:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:273:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:274:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:275:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:282:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:300:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:309:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:314:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:319:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:333:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:186:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:187:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:188:32)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:194:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 144.974 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dbg_list_addr_4_write_ln97', assessment/toplevel.cpp:97) of variable 'zext_ln97', assessment/toplevel.cpp:97 on array 'dbg_list' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dbg_list'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_94_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 145.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 145.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln180', assessment/toplevel.cpp:180)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln218', assessment/toplevel.cpp:218) ('parent', assessment/toplevel.cpp:177) [511]  (0 ns)
	'sub' operation ('sub_ln177', assessment/toplevel.cpp:177) [527]  (2.08 ns)
	'sub' operation ('sub_ln177_1', assessment/toplevel.cpp:177) [529]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:177) [531]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:178) [533]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:178) on array 'open_set_heap_f_score' [536]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:187:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:187:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:187:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:187:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:191:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:191:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:191:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:191:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:222:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:222:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:222:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:222:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:222:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:245:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:283:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:295:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:295:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:311:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:320:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:325:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:330:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:341:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:341:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:341:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:410:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:410:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:414:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:414:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:420:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:420:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.46 seconds; current allocated memory: 94.343 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:230:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:250:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:270:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:346:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:272:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:281:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:293:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:300:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:324:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:329:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:338:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:220:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:392:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:393:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:422:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:387:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:387:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.11 seconds; current allocated memory: 97.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.712 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 103.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 103.527 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:364) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_1' (assessment/toplevel.cpp:94) in function 'dump_os_to_dbg_list' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:382) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:387) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:404) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:433) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:112:11) to (assessment/toplevel.cpp:130:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 126.659 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:307:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 3000 on port 'MAXI' (assessment/toplevel.cpp:434:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:383:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:388:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:406:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:407:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:422:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:93:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:95:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:96:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:97:32)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:220:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:223:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:224:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:225:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:226:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:227:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:243:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:246:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:247:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:137:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:138:36)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:139:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:145:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:146:33)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:284:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:285:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:286:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:287:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:294:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:312:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:321:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:326:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:331:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:345:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:165:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:166:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:167:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:168:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:169:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:192:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:193:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:194:32)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:200:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:201:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:202:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:203:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:204:32)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:205:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 146.216 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dbg_list_addr_4_write_ln97', assessment/toplevel.cpp:97) of variable 'zext_ln97', assessment/toplevel.cpp:97 on array 'dbg_list' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dbg_list'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_94_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 146.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 147.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:126
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:133
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:107
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:135
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:119
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:228:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:252:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:290:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:302:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:302:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:317:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:326:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:331:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:336:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:347:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:347:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:347:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:408:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:408:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:412:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:412:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:418:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:418:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.13 seconds. CPU system time: 0.28 seconds. Elapsed time: 1.78 seconds; current allocated memory: 78.318 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:81:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:81:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:181:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:236:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:108:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:257:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:277:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:352:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:279:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:288:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:300:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:330:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:335:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:344:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:394:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:395:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:419:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:391:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:391:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.99 seconds; current allocated memory: 82.265 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 82.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 87.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 88.081 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:370) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (assessment/toplevel.cpp:96) in function 'dump_os_to_dbg_list' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:386) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:391) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:402) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:430) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 111.269 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:313:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 3000 on port 'MAXI' (assessment/toplevel.cpp:431:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:387:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:392:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:404:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:405:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:419:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:95:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:97:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:98:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:99:32)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:226:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:229:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:230:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:231:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:232:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:249:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:253:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:254:31)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:88:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:89:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:90:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:91:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:146:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:139:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:140:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:291:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:292:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:293:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:294:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:301:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:71:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:318:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:327:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:332:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:337:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:348:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:163:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:164:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:165:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:166:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:176:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:177:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:178:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:179:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:180:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:194:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:195:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:196:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:197:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:198:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:208:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:209:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:210:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 130.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dbg_list_addr_4_write_ln99', assessment/toplevel.cpp:99) of variable 'zext_ln99', assessment/toplevel.cpp:99 on array 'dbg_list' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dbg_list'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 131.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 131.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln192', assessment/toplevel.cpp:192)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln236', assessment/toplevel.cpp:236) ('parent', assessment/toplevel.cpp:188) [529]  (0 ns)
	'sub' operation ('sub_ln188', assessment/toplevel.cpp:188) [545]  (2.08 ns)
	'sub' operation ('sub_ln188_1', assessment/toplevel.cpp:188) [547]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:188) [549]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_10', assessment/toplevel.cpp:189) [569]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:189) on array 'open_set_heap_f_score' [572]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 133.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 136.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 136.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dump_os_to_dbg_list'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 137.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 141.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dbg_list_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 153.439 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_dbg_list_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.4 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.57 seconds; current allocated memory: 163.829 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:126
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:133
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:107
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:135
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:119
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:228:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:252:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:290:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:302:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:302:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:317:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:326:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:331:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:336:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:347:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:347:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:347:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:408:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:408:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:412:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:412:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:418:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:418:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.36 seconds. Elapsed time: 1.72 seconds; current allocated memory: 78.277 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:81:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:81:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:181:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:236:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:108:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:257:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:277:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:352:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:279:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:288:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:300:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:330:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:335:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:344:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:394:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:395:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:419:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:391:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:391:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.55 seconds; current allocated memory: 82.235 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 82.237 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 87.760 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 88.056 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:370) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (assessment/toplevel.cpp:96) in function 'dump_os_to_dbg_list' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:386) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:391) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:402) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:430) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 111.240 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:313:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 3000 on port 'MAXI' (assessment/toplevel.cpp:431:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:387:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:392:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:404:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:405:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:419:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:95:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:97:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:98:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:99:32)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:226:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:229:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:230:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:231:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:232:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:249:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:253:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:254:31)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:88:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:89:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:90:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:91:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:146:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:139:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:140:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:291:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:292:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:293:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:294:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:301:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:71:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:318:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:327:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:332:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:337:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:348:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:163:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:164:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:165:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:166:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:176:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:177:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:178:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:179:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:180:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:194:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:195:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:196:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:197:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:198:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:208:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:209:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:210:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 130.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dbg_list_addr_4_write_ln99', assessment/toplevel.cpp:99) of variable 'zext_ln99', assessment/toplevel.cpp:99 on array 'dbg_list' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dbg_list'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 131.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 131.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln192', assessment/toplevel.cpp:192)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln236', assessment/toplevel.cpp:236) ('parent', assessment/toplevel.cpp:188) [529]  (0 ns)
	'sub' operation ('sub_ln188', assessment/toplevel.cpp:188) [545]  (2.08 ns)
	'sub' operation ('sub_ln188_1', assessment/toplevel.cpp:188) [547]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:188) [549]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_10', assessment/toplevel.cpp:189) [569]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:189) on array 'open_set_heap_f_score' [572]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 133.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 136.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 136.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 137.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dump_os_to_dbg_list'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 137.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 141.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dbg_list_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 153.329 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_dbg_list_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.54 seconds; current allocated memory: 163.728 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.45 seconds; current allocated memory: 77.479 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.81 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.81 seconds; current allocated memory: 80.514 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.515 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 85.185 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 84.505 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 108.369 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 123.511 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln243', assessment/toplevel.cpp:243) ('parent', assessment/toplevel.cpp:195) [1120]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1134]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1136]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1138]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1146]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1149]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.8 seconds. Elapsed time: 0.74 seconds; current allocated memory: 77.490 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.18 seconds. CPU system time: 0.97 seconds. Elapsed time: 3.78 seconds; current allocated memory: 80.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 85.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.595 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 108.458 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 123.586 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln243', assessment/toplevel.cpp:243) ('parent', assessment/toplevel.cpp:195) [1120]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1134]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1136]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1138]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1146]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1149]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.46 seconds; current allocated memory: 77.489 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.03 seconds; current allocated memory: 80.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 85.249 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.585 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 108.454 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 123.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln243', assessment/toplevel.cpp:243) ('parent', assessment/toplevel.cpp:195) [1118]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1132]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1134]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1136]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1144]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1147]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.46 seconds; current allocated memory: 77.489 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.9 seconds; current allocated memory: 80.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 85.249 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.584 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 108.449 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 123.570 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln243', assessment/toplevel.cpp:243) ('parent', assessment/toplevel.cpp:195) [1118]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1132]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1134]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1136]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1144]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1147]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.49 seconds; current allocated memory: 77.490 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.92 seconds; current allocated memory: 80.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 85.243 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 84.580 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 108.453 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 123.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('previous') with incoming values : ('idx', assessment/toplevel.cpp:234) ('parent', assessment/toplevel.cpp:195) [1117]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1131]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1133]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1135]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1143]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1146]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.83 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.78 seconds; current allocated memory: 77.489 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:89:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:89:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:167:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:219:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:207:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:189:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:244:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:116:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:152:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:135:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:265:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:285:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:360:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:352:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:343:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:338:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:315:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:308:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:296:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:287:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:234:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:400:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:400:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.5 seconds; current allocated memory: 80.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.593 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 85.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 84.580 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:378) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:254) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:400) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:413) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:254) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:124) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:133:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 108.442 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:321:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:401:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:416:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:234:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:79:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 123.558 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln305', assessment/toplevel.cpp:305)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln308', assessment/toplevel.cpp:308)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln308', assessment/toplevel.cpp:308)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln308', assessment/toplevel.cpp:308)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln96', assessment/toplevel.cpp:96) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:130 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:257) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln96', assessment/toplevel.cpp:96) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:130 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:257) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln96', assessment/toplevel.cpp:96) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:130 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:257) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln96', assessment/toplevel.cpp:96) of variable 'node', assessment/toplevel.cpp:257 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:130) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln200', assessment/toplevel.cpp:200)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln244', assessment/toplevel.cpp:244) ('parent', assessment/toplevel.cpp:196) [1118]  (0 ns)
	'sub' operation ('sub_ln196', assessment/toplevel.cpp:196) [1132]  (2.08 ns)
	'sub' operation ('sub_ln196_1', assessment/toplevel.cpp:196) [1134]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:196) [1136]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:197) [1144]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:197) on array 'open_set_heap_x' [1147]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.73 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.69 seconds; current allocated memory: 76.643 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:195:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:229:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:215:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:254:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:162:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:273:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:289:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:358:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:350:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:344:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:322:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:316:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:304:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:291:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:410:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:411:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:406:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:406:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.58 seconds; current allocated memory: 80.405 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 85.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 84.376 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:385) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:264) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:406) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:419) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:264) in function 'a_star' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:127) in function 'a_star' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:136:23) in function 'a_star'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 108.168 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:327:46) in function 'a_star' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:407:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:421:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:422:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:243:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 123.083 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln312', assessment/toplevel.cpp:312)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln316', assessment/toplevel.cpp:316)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln316', assessment/toplevel.cpp:316)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln316', assessment/toplevel.cpp:316)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_33_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:265) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_45_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:265) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_51_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:265) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln98', assessment/toplevel.cpp:98) of variable 'node_f', assessment/toplevel.cpp:265 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln207', assessment/toplevel.cpp:207)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln254', assessment/toplevel.cpp:254) ('parent', assessment/toplevel.cpp:203) [1101]  (0 ns)
	'sub' operation ('sub_ln203', assessment/toplevel.cpp:203) [1115]  (2.08 ns)
	'sub' operation ('sub_ln203_1', assessment/toplevel.cpp:203) [1117]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:203) [1119]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_9', assessment/toplevel.cpp:204) [1121]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_34', assessment/toplevel.cpp:204) on array 'open_set_heap_f_score' [1127]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.381 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.47 seconds; current allocated memory: 92.642 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:196:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:230:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:216:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:255:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:163:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:274:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:290:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:369:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:348:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:325:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:330:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:330:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:416:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:417:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:412:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:412:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.72 seconds; current allocated memory: 97.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.147 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 102.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 101.502 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:389) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:265) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:265) in function 'a_star' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'a_star' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'a_star' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 130.527 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'open_set_heap.f_score'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'open_set_heap.g_score'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'open_set_heap.x'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'open_set_heap.y'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:413:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:427:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:428:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:244:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:266:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 174.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln315', assessment/toplevel.cpp:315)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_39_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_51_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_57_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_57_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 33, Depth = 34, loop 'AS_SEARCH_LOOP'
WARNING: [HLS 200-871] Estimated clock period (16.206ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star' consists of the following:	'load' operation ('open_set_heap_f_score_load_31', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score' [900]  (3.25 ns)
	'select' operation ('select_ln133_14', assessment/toplevel.cpp:133) [901]  (0.805 ns)
	'icmp' operation ('icmp_ln137_15', assessment/toplevel.cpp:137) [908]  (2.43 ns)
	'and' operation ('and_ln137_15', assessment/toplevel.cpp:137) [910]  (0.978 ns)
	multiplexor before 'phi' operation ('smallest_lcssa55', assessment/toplevel.cpp:101) with incoming values : ('zext_ln101', assessment/toplevel.cpp:101) ('zext_ln101_1', assessment/toplevel.cpp:101) ('zext_ln101_2', assessment/toplevel.cpp:101) ('zext_ln101_3', assessment/toplevel.cpp:101) ('zext_ln101_4', assessment/toplevel.cpp:101) ('zext_ln101_5', assessment/toplevel.cpp:101) ('zext_ln101_6', assessment/toplevel.cpp:101) ('zext_ln101_7', assessment/toplevel.cpp:101) ('zext_ln101_8', assessment/toplevel.cpp:101) ('zext_ln101_9', assessment/toplevel.cpp:101) ('or_ln129_9', assessment/toplevel.cpp:129) ('add_ln130_9', assessment/toplevel.cpp:130) ('or_ln129_10', assessment/toplevel.cpp:129) ('add_ln130_10', assessment/toplevel.cpp:130) ('or_ln129_11', assessment/toplevel.cpp:129) ('add_ln130_11', assessment/toplevel.cpp:130) ('or_ln129_12', assessment/toplevel.cpp:129) ('add_ln130_12', assessment/toplevel.cpp:130) ('or_ln129_13', assessment/toplevel.cpp:129) ('add_ln130_13', assessment/toplevel.cpp:130) [947]  (2.06 ns)
	'phi' operation ('smallest_lcssa55', assessment/toplevel.cpp:101) with incoming values : ('zext_ln101', assessment/toplevel.cpp:101) ('zext_ln101_1', assessment/toplevel.cpp:101) ('zext_ln101_2', assessment/toplevel.cpp:101) ('zext_ln101_3', assessment/toplevel.cpp:101) ('zext_ln101_4', assessment/toplevel.cpp:101) ('zext_ln101_5', assessment/toplevel.cpp:101) ('zext_ln101_6', assessment/toplevel.cpp:101) ('zext_ln101_7', assessment/toplevel.cpp:101) ('zext_ln101_8', assessment/toplevel.cpp:101) ('zext_ln101_9', assessment/toplevel.cpp:101) ('or_ln129_9', assessment/toplevel.cpp:129) ('add_ln130_9', assessment/toplevel.cpp:130) ('or_ln129_10', assessment/toplevel.cpp:129) ('add_ln130_10', assessment/toplevel.cpp:130) ('or_ln129_11', assessment/toplevel.cpp:129) ('add_ln130_11', assessment/toplevel.cpp:130) ('or_ln129_12', assessment/toplevel.cpp:129) ('add_ln130_12', assessment/toplevel.cpp:130) ('or_ln129_13', assessment/toplevel.cpp:129) ('add_ln130_13', assessment/toplevel.cpp:130) [947]  (0 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_4', assessment/toplevel.cpp:98) [952]  (0 ns)
	'store' operation ('open_set_heap_f_score_addr_4_write_ln98', assessment/toplevel.cpp:98) of variable 'node_f', assessment/toplevel.cpp:266 on array 'open_set_heap_f_score' [953]  (3.25 ns)
	blocking operation 3.42 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.48 seconds; current allocated memory: 76.643 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:196:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:230:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:216:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:255:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:163:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:274:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:290:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:369:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:348:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:325:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:330:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:330:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:415:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:416:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:411:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:411:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.06 seconds; current allocated memory: 81.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.147 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 86.018 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 85.499 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:389) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:411) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:265) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:265) in function 'a_star' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'a_star' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'a_star' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 114.524 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:412:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:426:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:427:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:244:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:266:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.23 seconds; current allocated memory: 158.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln315', assessment/toplevel.cpp:315)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_39_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_51_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_57_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_57_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 33, Depth = 34, loop 'AS_SEARCH_LOOP'
WARNING: [HLS 200-871] Estimated clock period (16.206ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star' consists of the following:	'load' operation ('open_set_heap_f_score_load_31', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score' [900]  (3.25 ns)
	'select' operation ('select_ln133_14', assessment/toplevel.cpp:133) [901]  (0.805 ns)
	'icmp' operation ('icmp_ln137_15', assessment/toplevel.cpp:137) [908]  (2.43 ns)
	'and' operation ('and_ln137_15', assessment/toplevel.cpp:137) [910]  (0.978 ns)
	multiplexor before 'phi' operation ('smallest_lcssa55', assessment/toplevel.cpp:101) with incoming values : ('zext_ln101', assessment/toplevel.cpp:101) ('zext_ln101_1', assessment/toplevel.cpp:101) ('zext_ln101_2', assessment/toplevel.cpp:101) ('zext_ln101_3', assessment/toplevel.cpp:101) ('zext_ln101_4', assessment/toplevel.cpp:101) ('zext_ln101_5', assessment/toplevel.cpp:101) ('zext_ln101_6', assessment/toplevel.cpp:101) ('zext_ln101_7', assessment/toplevel.cpp:101) ('zext_ln101_8', assessment/toplevel.cpp:101) ('zext_ln101_9', assessment/toplevel.cpp:101) ('or_ln129_9', assessment/toplevel.cpp:129) ('add_ln130_9', assessment/toplevel.cpp:130) ('or_ln129_10', assessment/toplevel.cpp:129) ('add_ln130_10', assessment/toplevel.cpp:130) ('or_ln129_11', assessment/toplevel.cpp:129) ('add_ln130_11', assessment/toplevel.cpp:130) ('or_ln129_12', assessment/toplevel.cpp:129) ('add_ln130_12', assessment/toplevel.cpp:130) ('or_ln129_13', assessment/toplevel.cpp:129) ('add_ln130_13', assessment/toplevel.cpp:130) [947]  (2.06 ns)
	'phi' operation ('smallest_lcssa55', assessment/toplevel.cpp:101) with incoming values : ('zext_ln101', assessment/toplevel.cpp:101) ('zext_ln101_1', assessment/toplevel.cpp:101) ('zext_ln101_2', assessment/toplevel.cpp:101) ('zext_ln101_3', assessment/toplevel.cpp:101) ('zext_ln101_4', assessment/toplevel.cpp:101) ('zext_ln101_5', assessment/toplevel.cpp:101) ('zext_ln101_6', assessment/toplevel.cpp:101) ('zext_ln101_7', assessment/toplevel.cpp:101) ('zext_ln101_8', assessment/toplevel.cpp:101) ('zext_ln101_9', assessment/toplevel.cpp:101) ('or_ln129_9', assessment/toplevel.cpp:129) ('add_ln130_9', assessment/toplevel.cpp:130) ('or_ln129_10', assessment/toplevel.cpp:129) ('add_ln130_10', assessment/toplevel.cpp:130) ('or_ln129_11', assessment/toplevel.cpp:129) ('add_ln130_11', assessment/toplevel.cpp:130) ('or_ln129_12', assessment/toplevel.cpp:129) ('add_ln130_12', assessment/toplevel.cpp:130) ('or_ln129_13', assessment/toplevel.cpp:129) ('add_ln130_13', assessment/toplevel.cpp:130) [947]  (0 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_4', assessment/toplevel.cpp:98) [952]  (0 ns)
	'store' operation ('open_set_heap_f_score_addr_4_write_ln98', assessment/toplevel.cpp:98) of variable 'node_f', assessment/toplevel.cpp:266 on array 'open_set_heap_f_score' [953]  (3.25 ns)
	blocking operation 3.42 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.381 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:394:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:395:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:396:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.46 seconds; current allocated memory: 93.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:196:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:230:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:216:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:255:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:163:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:274:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:290:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:369:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:348:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:325:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:330:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:330:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:415:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:416:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:411:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:411:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.6 seconds; current allocated memory: 97.589 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 102.443 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 101.918 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:389) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:411) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:265) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:265) in function 'a_star' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'a_star' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'a_star' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 130.938 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:412:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:426:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:427:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:244:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:266:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.88 seconds; current allocated memory: 174.665 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln315', assessment/toplevel.cpp:315)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_39_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_51_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_57_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_57_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 33, Depth = 34, loop 'AS_SEARCH_LOOP'
WARNING: [HLS 200-871] Estimated clock period (16.206ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star' consists of the following:	'load' operation ('open_set_heap_f_score_load_31', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score' [894]  (3.25 ns)
	'select' operation ('select_ln133_14', assessment/toplevel.cpp:133) [895]  (0.805 ns)
	'icmp' operation ('icmp_ln137_15', assessment/toplevel.cpp:137) [902]  (2.43 ns)
	'and' operation ('and_ln137_15', assessment/toplevel.cpp:137) [904]  (0.978 ns)
	multiplexor before 'phi' operation ('smallest_lcssa55', assessment/toplevel.cpp:101) with incoming values : ('zext_ln101', assessment/toplevel.cpp:101) ('zext_ln101_1', assessment/toplevel.cpp:101) ('zext_ln101_2', assessment/toplevel.cpp:101) ('zext_ln101_3', assessment/toplevel.cpp:101) ('zext_ln101_4', assessment/toplevel.cpp:101) ('zext_ln101_5', assessment/toplevel.cpp:101) ('zext_ln101_6', assessment/toplevel.cpp:101) ('zext_ln101_7', assessment/toplevel.cpp:101) ('zext_ln101_8', assessment/toplevel.cpp:101) ('zext_ln101_9', assessment/toplevel.cpp:101) ('or_ln129_9', assessment/toplevel.cpp:129) ('add_ln130_9', assessment/toplevel.cpp:130) ('or_ln129_10', assessment/toplevel.cpp:129) ('add_ln130_10', assessment/toplevel.cpp:130) ('or_ln129_11', assessment/toplevel.cpp:129) ('add_ln130_11', assessment/toplevel.cpp:130) ('or_ln129_12', assessment/toplevel.cpp:129) ('add_ln130_12', assessment/toplevel.cpp:130) ('or_ln129_13', assessment/toplevel.cpp:129) ('add_ln130_13', assessment/toplevel.cpp:130) [941]  (2.06 ns)
	'phi' operation ('smallest_lcssa55', assessment/toplevel.cpp:101) with incoming values : ('zext_ln101', assessment/toplevel.cpp:101) ('zext_ln101_1', assessment/toplevel.cpp:101) ('zext_ln101_2', assessment/toplevel.cpp:101) ('zext_ln101_3', assessment/toplevel.cpp:101) ('zext_ln101_4', assessment/toplevel.cpp:101) ('zext_ln101_5', assessment/toplevel.cpp:101) ('zext_ln101_6', assessment/toplevel.cpp:101) ('zext_ln101_7', assessment/toplevel.cpp:101) ('zext_ln101_8', assessment/toplevel.cpp:101) ('zext_ln101_9', assessment/toplevel.cpp:101) ('or_ln129_9', assessment/toplevel.cpp:129) ('add_ln130_9', assessment/toplevel.cpp:130) ('or_ln129_10', assessment/toplevel.cpp:129) ('add_ln130_10', assessment/toplevel.cpp:130) ('or_ln129_11', assessment/toplevel.cpp:129) ('add_ln130_11', assessment/toplevel.cpp:130) ('or_ln129_12', assessment/toplevel.cpp:129) ('add_ln130_12', assessment/toplevel.cpp:130) ('or_ln129_13', assessment/toplevel.cpp:129) ('add_ln130_13', assessment/toplevel.cpp:130) [941]  (0 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_4', assessment/toplevel.cpp:98) [946]  (0 ns)
	'store' operation ('open_set_heap_f_score_addr_4_write_ln98', assessment/toplevel.cpp:98) of variable 'node_f', assessment/toplevel.cpp:266 on array 'open_set_heap_f_score' [947]  (3.25 ns)
	blocking operation 3.42 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:394:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:395:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:396:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.135 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:196:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:230:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:216:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:255:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:163:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:274:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:290:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:369:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:348:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:325:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:330:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:330:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:415:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:416:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:411:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:411:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.21 seconds; current allocated memory: 81.588 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.589 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 86.442 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 85.916 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:389) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:411) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:265) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:265) in function 'a_star' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'a_star' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'a_star' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'a_star'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 114.935 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:412:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:426:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:427:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:244:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:266:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 158.659 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln315', assessment/toplevel.cpp:315)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln319', assessment/toplevel.cpp:319)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_39_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_51_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:266) on array 'open_set_heap_f_score'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.381 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:390:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:391:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:392:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.87 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.79 seconds; current allocated memory: 93.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:196:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:230:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:216:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:253:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:163:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:270:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:286:24)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:315:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:358:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:350:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:344:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:9)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:326:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:326:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:261:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:261:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:261:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:261:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:411:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:412:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:407:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:407:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.5 seconds; current allocated memory: 97.185 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.186 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 101.885 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 101.304 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:385) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:407) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:420) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:98:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:98:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:303) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:303) in function 'a_star' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 124.574 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:408:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:422:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:423:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:242:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:262:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 157.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_heap_push'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_1_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_1_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_2_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:205) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_2_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:205) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_13_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_write_ln242', assessment/toplevel.cpp:242) of variable 'node_f_score_read', assessment/toplevel.cpp:236 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_14_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_12', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_write_ln242', assessment/toplevel.cpp:242) of variable 'node_f_score_read', assessment/toplevel.cpp:236 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln98', assessment/toplevel.cpp:98) of variable 'node.f_score', assessment/toplevel.cpp:173 on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_write_ln242', assessment/toplevel.cpp:242) of variable 'node_f_score_read', assessment/toplevel.cpp:236 on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 41, Depth = 41, function 'os_heap_push'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 162.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 164.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_heap_pop'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'store' operation ('0_write_ln262', assessment/toplevel.cpp:262) of variable 'node_f', assessment/toplevel.cpp:262 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_17', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_17', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_17', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_41_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_33', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_53_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_41', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_59_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_45', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln98', assessment/toplevel.cpp:98) of variable 'node_f', assessment/toplevel.cpp:262 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_15', assessment/toplevel.cpp:134) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, function 'os_heap_pop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 166.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 170.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln311', assessment/toplevel.cpp:311)) in the first pipeline iteration (II = 64 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln311', assessment/toplevel.cpp:311)) in the first pipeline iteration (II = 65 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln315', assessment/toplevel.cpp:315)) in the first pipeline iteration (II = 66 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln315', assessment/toplevel.cpp:315)) in the first pipeline iteration (II = 67 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln315', assessment/toplevel.cpp:315)) in the first pipeline iteration (II = 69 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln315', assessment/toplevel.cpp:315)) in the first pipeline iteration (II = 70 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 71, Depth = 71, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 171.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:377:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:391:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:392:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:393:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.46 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:196:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:230:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:216:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:253:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:163:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:270:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:286:24)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:353:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:347:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:324:9)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:329:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:329:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:261:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:261:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:261:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:261:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:412:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:413:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:408:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:408:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.27 seconds; current allocated memory: 81.202 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 85.904 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 85.311 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:386) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:408) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:421) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:98:4).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:98:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'os_heap_pop' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 108.578 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:409:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:423:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:424:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:242:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:262:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 141.534 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_heap_push'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_1_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_1_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_2_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:205) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_2_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:205) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_13_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_write_ln242', assessment/toplevel.cpp:242) of variable 'node_f_score_read', assessment/toplevel.cpp:236 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_14_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_12', assessment/toplevel.cpp:205 on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_write_ln242', assessment/toplevel.cpp:242) of variable 'node_f_score_read', assessment/toplevel.cpp:236 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln98', assessment/toplevel.cpp:98) of variable 'node.f_score', assessment/toplevel.cpp:173 on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_write_ln242', assessment/toplevel.cpp:242) of variable 'node_f_score_read', assessment/toplevel.cpp:236 on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 41, Depth = 41, function 'os_heap_push'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 146.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 148.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_heap_pop'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'store' operation ('0_write_ln262', assessment/toplevel.cpp:262) of variable 'node_f', assessment/toplevel.cpp:262 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_17', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_17', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_17', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_41_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_33', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_53_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_41', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_59_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_45', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:262) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln98', assessment/toplevel.cpp:98) of variable 'node_f', assessment/toplevel.cpp:262 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_15', assessment/toplevel.cpp:134) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, function 'os_heap_pop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 150.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 154.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln314', assessment/toplevel.cpp:314)) in the first pipeline iteration (II = 64 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln314', assessment/toplevel.cpp:314)) in the first pipeline iteration (II = 65 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln369', assessment/toplevel.cpp:369)) in the first pipeline iteration (II = 66 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln369', assessment/toplevel.cpp:369)) in the first pipeline iteration (II = 67 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln369_1', assessment/toplevel.cpp:369)) in the first pipeline iteration (II = 162 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln369_2', assessment/toplevel.cpp:369)) in the first pipeline iteration (II = 209 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln369_3', assessment/toplevel.cpp:369)) in the first pipeline iteration (II = 233 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln369_3', assessment/toplevel.cpp:369)) in the first pipeline iteration (II = 245 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln369_3', assessment/toplevel.cpp:369)) in the first pipeline iteration (II = 251 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln369_3', assessment/toplevel.cpp:369)) in the first pipeline iteration (II = 254 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:366:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:380:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:381:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:382:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.46 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:219:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:242:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:163:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:259:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:275:24)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:350:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:313:9)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:318:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:318:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:250:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:250:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:250:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:250:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:251:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:251:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:251:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:251:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:401:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:402:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:397:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:397:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.94 seconds; current allocated memory: 81.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.149 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 85.843 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 85.254 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:375) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:397) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:410) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:98:57).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:98:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'os_heap_pop' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 108.520 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:398:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:412:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:413:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:231:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:251:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 141.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_heap_push'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_1_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_1_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_2_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:194) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_2_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:194) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_13_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_write_ln231', assessment/toplevel.cpp:231) of variable 'node_f_score_read', assessment/toplevel.cpp:225 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_14_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_12', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_write_ln231', assessment/toplevel.cpp:231) of variable 'node_f_score_read', assessment/toplevel.cpp:225 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln98', assessment/toplevel.cpp:98) of variable 'node.f_score', assessment/toplevel.cpp:173 on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_write_ln231', assessment/toplevel.cpp:231) of variable 'node_f_score_read', assessment/toplevel.cpp:225 on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 41, Depth = 41, function 'os_heap_push'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 146.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 147.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_heap_pop'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'store' operation ('0_write_ln251', assessment/toplevel.cpp:251) of variable 'node_f', assessment/toplevel.cpp:251 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_17', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:251) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_17', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:251) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_17', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:251) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_41_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_33', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:251) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_53_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_41', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:251) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_59_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_45', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:251) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_pop' (function 'os_heap_pop'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln98', assessment/toplevel.cpp:98) of variable 'node_f', assessment/toplevel.cpp:251 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_15', assessment/toplevel.cpp:134) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, function 'os_heap_pop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 150.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 154.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln303', assessment/toplevel.cpp:303)) in the first pipeline iteration (II = 64 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln303', assessment/toplevel.cpp:303)) in the first pipeline iteration (II = 65 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln358', assessment/toplevel.cpp:358)) in the first pipeline iteration (II = 66 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln358', assessment/toplevel.cpp:358)) in the first pipeline iteration (II = 67 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln358_1', assessment/toplevel.cpp:358)) in the first pipeline iteration (II = 162 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln358_2', assessment/toplevel.cpp:358)) in the first pipeline iteration (II = 209 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln358_3', assessment/toplevel.cpp:358)) in the first pipeline iteration (II = 233 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln358_3', assessment/toplevel.cpp:358)) in the first pipeline iteration (II = 245 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln358_3', assessment/toplevel.cpp:358)) in the first pipeline iteration (II = 251 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln358_3', assessment/toplevel.cpp:358)) in the first pipeline iteration (II = 254 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln358_3', assessment/toplevel.cpp:358)) in the first pipeline iteration (II = 255 cycles).
WARNING: [HLS 200-878] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 92.381 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:225:9
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:251:9
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:370:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:384:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:385:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:386:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.45 seconds; current allocated memory: 93.153 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:219:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:163:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:279:24)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:311:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:346:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:340:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:317:9)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:322:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:322:33)
INFO: [HLS 214-178] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:273:0)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:406:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.88 seconds; current allocated memory: 97.134 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.135 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 101.770 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 101.306 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:379) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:414) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:169).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:98:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'os_sift_down' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 124.369 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:416:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:417:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:255:22)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 166.791 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_sift_up'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_up' (function 'os_sift_up'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_up' (function 'os_sift_up'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_up' (function 'os_sift_up'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_1_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:194) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_up' (function 'os_sift_up'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_1_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:194) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_up' (function 'os_sift_up'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:194 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_up' (function 'os_sift_up'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_3_write_ln98', assessment/toplevel.cpp:98) of variable 'node.f_score', assessment/toplevel.cpp:173 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 40, function 'os_sift_up'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 171.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 172.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_heap_push'.
WARNING: [HLS 200-880] The II Violation in module 'os_heap_push' (function 'os_heap_push'): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1) between 'call' operation ('_ln244', assessment/toplevel.cpp:244) to 'os_sift_up' and 'store' operation ('open_set_heap_f_score_addr_write_ln233', assessment/toplevel.cpp:233) of variable 'node_f_score_read', assessment/toplevel.cpp:227 on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 41, Depth = 41, function 'os_heap_push'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 173.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 173.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_sift_down'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('0_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_19', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_19', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_39_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_35', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_47_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_43', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln98', assessment/toplevel.cpp:98) of variable 'node.f_score', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln98', assessment/toplevel.cpp:98) of variable 'node.f_score', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, function 'os_sift_down'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 176.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 179.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln362', assessment/toplevel.cpp:362)) in the first pipeline iteration (II = 64 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln362', assessment/toplevel.cpp:362)) in the first pipeline iteration (II = 65 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln362', assessment/toplevel.cpp:362)) in the first pipeline iteration (II = 66 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln362', assessment/toplevel.cpp:362)) in the first pipeline iteration (II = 67 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln362_2', assessment/toplevel.cpp:362)) in the first pipeline iteration (II = 162 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:236:9
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:262:9
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:381:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:395:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:396:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:397:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.45 seconds; current allocated memory: 77.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:90:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:213:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:230:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:227:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:163:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:290:24)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:322:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:328:9)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:333:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:333:33)
INFO: [HLS 214-178] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:284:0)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:266:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:420:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:421:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:416:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:416:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.18 seconds; current allocated memory: 81.370 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 86.036 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 85.639 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:390) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:416) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:429) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:167).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:186) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:186) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:98:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:186) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_226_1' (assessment/toplevel.cpp:226) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'os_sift_down' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:7) to (assessment/toplevel.cpp:137:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 108.843 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'VITIS_LOOP_226_1' in function 'os_sift_up'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:431:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:432:24)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:214:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:244:34)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:266:22)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:80:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 151.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 155.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 157.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 157.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 157.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'os_sift_down'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('0_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_19', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_19', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_39_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_35', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_47_write_ln98', assessment/toplevel.cpp:98) of variable 'open_set_heap_f_score_load_43', assessment/toplevel.cpp:134 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln98', assessment/toplevel.cpp:98) of variable 'node.f_score', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_16', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln98', assessment/toplevel.cpp:98) of variable 'node.f_score', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'os_sift_down' (function 'os_sift_down'): Unable to enforce a carried dependence constraint (II = 65, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln98', assessment/toplevel.cpp:98) of variable 'node.f_score', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 66, Depth = 66, function 'os_sift_down'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 160.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 163.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subfunction 'os_heap_push' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 164.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 166.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln448) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 166.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 167.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 168.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 175.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:244:9
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:270:9
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:389:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:403:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:404:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:405:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.45 seconds; current allocated memory: 77.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:238:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:236:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:176:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:174:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:24)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:330:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:373:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:341:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:341:33)
INFO: [HLS 214-178] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:0)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:273:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:273:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:273:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:274:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:274:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:274:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:274:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:424:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.21 seconds; current allocated memory: 81.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.540 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 86.236 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 85.924 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:398) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:182).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:189) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:189) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:103:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:189) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_235_1' (assessment/toplevel.cpp:235) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_173_1' (assessment/toplevel.cpp:173) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 109.347 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'VITIS_LOOP_235_1' in function 'os_sift_up'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:223:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:252:34)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:274:22)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 150.507 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 152.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 154.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 154.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 154.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 157.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 160.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subfunction 'os_sift_down' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 161.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 162.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln456) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 162.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 163.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 165.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 171.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 176.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 191.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_11ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 197.857 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_closed_set_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_f_score_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_g_score_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 208.131 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:246:9
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:272:9
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:391:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:405:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:406:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:407:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.46 seconds; current allocated memory: 77.154 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:238:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:300:24)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:332:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:375:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:9)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:343:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:343:33)
INFO: [HLS 214-178] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:0)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:430:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:431:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:426:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:426:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.41 seconds; current allocated memory: 81.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.509 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 86.222 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 85.889 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:400) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:426) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:439) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:183).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:103:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:173) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 109.321 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'os_sift_up'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:427:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:224:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:254:34)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:276:22)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 150.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 152.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 154.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 154.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 154.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 157.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 160.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subfunction 'os_sift_down' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 161.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 162.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln458) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 162.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 163.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 165.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 171.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 176.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 191.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_11ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 197.822 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_closed_set_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_f_score_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_g_score_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.91 seconds; current allocated memory: 208.095 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:246:9
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:272:9
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:391:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:405:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:406:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:407:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.154 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:238:2)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:265:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:284:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:300:24)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:332:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:375:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:9)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:455:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:343:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:343:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:430:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:431:33)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:426:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:426:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.16 seconds; current allocated memory: 81.491 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 86.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 85.775 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:400) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:426) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:439) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.1' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:103:59).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:103:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:173) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 109.945 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'os_heap_push'.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:455:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:427:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:254:34)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:224:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:276:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 132.663 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 134.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 136.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 139.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 142.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:246:9
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:391:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:405:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:406:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:407:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.45 seconds; current allocated memory: 77.169 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:238:2)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:265:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:284:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:300:24)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:320:26)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:375:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:332:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:455:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:343:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:343:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:430:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:431:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:426:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:426:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.21 seconds; current allocated memory: 81.372 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.373 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 86.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 85.643 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:400) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:426) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:439) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.1' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:103:59).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:173) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 109.697 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'os_heap_push'.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:35) in function 'toplevel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:455:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:427:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:276:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:254:34)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:224:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 123.261 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 126.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 127.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln457) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_LOOP.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'WAYPOINT_LOOP.1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 131.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:246:9
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:394:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:408:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:409:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:410:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.169 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:238:2)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:265:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:284:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:24)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:26)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:364:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:458:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:433:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:434:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:429:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:429:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.15 seconds; current allocated memory: 81.388 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.389 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 86.228 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 85.657 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:403) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:429) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:442) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:103:59).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:173) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 109.711 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'os_heap_push'.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316:35) in function 'toplevel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:458:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:430:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:444:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:445:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:298:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:276:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:254:34)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:224:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 123.284 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 126.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 127.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln460) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_CLOSED_SET_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_CLOSED_SET_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:394:32
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:408:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:409:9
WARNING: [HLS 207-5523] missing argument for 'type': assessment/toplevel.cpp:410:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.44 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:238:2)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:265:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:284:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:364:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:458:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:433:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:434:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:429:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:429:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.61 seconds; current allocated memory: 82.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 82.147 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 88.455 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 86.716 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:403) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:429) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:442) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:173) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 116.766 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316:35) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:452:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:430:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:444:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:445:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:298:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:254:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:276:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:224:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.85 seconds. CPU system time: 0 seconds. Elapsed time: 1.92 seconds; current allocated memory: 134.135 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:394:32
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.116 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:238:2)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:265:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:284:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:364:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:454:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:430:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.52 seconds; current allocated memory: 82.127 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 82.128 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 88.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 86.701 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:403) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:173) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.95 seconds; current allocated memory: 116.759 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316:35) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:448:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:426:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:298:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:254:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:276:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:224:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.68 seconds; current allocated memory: 134.158 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln457) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4702] self-comparison always evaluates to true: assessment/toplevel.cpp:395:32
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.116 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:238:2)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:265:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:284:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:386:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:379:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:371:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:342:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:324:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:455:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:347:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:347:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:430:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:431:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:426:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:426:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.41 seconds; current allocated memory: 82.127 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 82.128 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 88.448 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 86.701 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:404) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:426) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:439) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:173) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 116.758 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:449:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:427:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:298:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:254:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:276:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:224:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.78 seconds; current allocated memory: 134.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln458) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.41 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.4 seconds; current allocated memory: 76.643 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:238:2)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:265:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:284:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:386:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:379:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:371:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:342:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:324:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:453:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:347:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:347:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:22)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:424:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.65 seconds; current allocated memory: 81.769 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 88.091 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 86.340 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:402) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:173) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.9 seconds; current allocated memory: 116.399 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 13 for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:236:36) in function 'toplevel'.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:316:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:447:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:298:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:254:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:276:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:224:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 133.796 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln456) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.393 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.81 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.66 seconds; current allocated memory: 76.656 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:231:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:229:2)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:261:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:280:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:299:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:375:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:332:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:320:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:449:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:343:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:343:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:424:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:425:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:271:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:271:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:271:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:272:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:272:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:272:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:272:22)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:420:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:420:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.54 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.73 seconds; current allocated memory: 82.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 82.001 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 88.351 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 86.574 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:398) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:420) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:433) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:293) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:312) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:164) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:144:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.16 seconds; current allocated memory: 116.783 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:312:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:443:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:421:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:435:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:436:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:294:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:248:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:272:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:85:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:241:42)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.47 seconds; current allocated memory: 138.897 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_CLOSED_SET_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_CLOSED_SET_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.57 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.49 seconds; current allocated memory: 77.579 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:215:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:213:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:203:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:237:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:252:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:269:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:328:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:290:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:271:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:400:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:308:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:308:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:376:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:22)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:372:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:372:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.95 seconds; current allocated memory: 80.780 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.781 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 92.365 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 98.732 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:357) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:372) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:385) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:263) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:124) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:124) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_1' (assessment/toplevel.cpp:111) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:124) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:157) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_174_1' (assessment/toplevel.cpp:174) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:211) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:211) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:211) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:211) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.16 seconds; current allocated memory: 137.901 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:282:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:395:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:373:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:387:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:388:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:264:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:230:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:246:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:112:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:224:42)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:175:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:176:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:178:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:179:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:204:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.81 seconds; current allocated memory: 168.615 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.57 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.43 seconds; current allocated memory: 77.579 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:215:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:213:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:203:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:237:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:252:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:269:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:328:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:290:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:271:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:400:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:308:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:308:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:376:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:22)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:372:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:372:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.71 seconds; current allocated memory: 80.779 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.780 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 92.361 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 98.721 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:357) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:372) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:385) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:263) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:124) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:124) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_1' (assessment/toplevel.cpp:111) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:124) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:157) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_174_1' (assessment/toplevel.cpp:174) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:183) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:211) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:211) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:211) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:211) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:134:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.18 seconds; current allocated memory: 137.895 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:282:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:395:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:373:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:387:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:388:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:264:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:230:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:246:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:112:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:224:42)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:175:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:176:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:178:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:179:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:204:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.63 seconds. CPU system time: 0 seconds. Elapsed time: 2.71 seconds; current allocated memory: 168.580 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.393 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.28 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.34 seconds; current allocated memory: 93.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:209:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:199:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:233:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:248:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:265:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:337:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:331:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:324:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:299:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:286:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:267:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:396:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:304:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:304:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:372:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:22)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:368:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:368:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.61 seconds; current allocated memory: 96.829 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.829 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 108.401 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 114.754 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:353) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:368) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:381) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:259) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:278) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:120) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:120) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_1' (assessment/toplevel.cpp:107) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:120) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:153) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_170_1' (assessment/toplevel.cpp:170) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:207) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:207) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:207) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:207) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:95:7) to (assessment/toplevel.cpp:130:23) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.07 seconds; current allocated memory: 153.928 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:278:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:391:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:369:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:383:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:384:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:260:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:226:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:242:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:108:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:109:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:110:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:111:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:95:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:138:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:92:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:93:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:94:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:74:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:220:42)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:172:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:200:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.68 seconds; current allocated memory: 184.636 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.393 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.27 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.07 seconds; current allocated memory: 93.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:198:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:232:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:158:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:145:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:247:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:264:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:330:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:285:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:395:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:303:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:303:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:371:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:367:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:367:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.61 seconds; current allocated memory: 96.829 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.829 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 108.404 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 114.759 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:352) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:367) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:380) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:258) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:277) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_1' (assessment/toplevel.cpp:109) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:154) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.08 seconds. CPU system time: 0 seconds. Elapsed time: 2.13 seconds; current allocated memory: 153.931 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:277:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:390:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:368:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:382:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:383:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:259:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:225:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:219:42)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:199:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.63 seconds; current allocated memory: 184.649 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.393 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.4 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.16 seconds; current allocated memory: 93.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:198:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:232:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:158:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:145:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:247:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:264:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:330:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:285:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:395:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:303:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:303:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:371:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:367:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:367:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.6 seconds; current allocated memory: 96.829 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.830 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 108.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 114.754 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:352) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:367) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:380) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:258) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:277) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_1' (assessment/toplevel.cpp:109) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:154) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.12 seconds; current allocated memory: 153.945 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:277:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:390:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:368:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:382:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:383:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:259:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:225:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:219:42)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:199:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 184.677 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.393 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.41 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.04 seconds; current allocated memory: 77.560 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:198:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:232:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:158:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:145:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:247:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:264:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:330:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:285:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:395:25)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:371:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:367:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:367:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.36 seconds; current allocated memory: 80.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 90.644 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 97.745 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:352) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:367) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:380) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:258) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:277) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_1' (assessment/toplevel.cpp:109) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:154) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:303) in function 'toplevel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.99 seconds; current allocated memory: 136.896 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:277:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:390:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:368:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:382:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:383:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:259:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:225:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:219:42)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:199:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.68 seconds; current allocated memory: 167.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln398) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_CLOSED_SET_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_CLOSED_SET_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.86 seconds. CPU system time: 0.18 seconds. Elapsed time: 28.77 seconds; current allocated memory: 192.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.393 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.42 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.15 seconds; current allocated memory: 77.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:198:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:232:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:158:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:145:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:247:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:264:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:330:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:285:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:395:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:303:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:303:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:371:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:367:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:367:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.63 seconds; current allocated memory: 80.830 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.831 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 92.393 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 98.769 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:352) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:367) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:380) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:258) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (assessment/toplevel.cpp:109) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:154) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 130.542 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:277:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:390:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:368:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:382:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:383:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:259:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:225:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:219:42)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:199:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 139.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln398) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_CLOSED_SET_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_CLOSED_SET_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln131', assessment/toplevel.cpp:131)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln131', assessment/toplevel.cpp:131)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_3')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_3')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_4')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_4')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_5')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_5')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_6')) in the first pipeline iteration (II = 1 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.393 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.24 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.13 seconds; current allocated memory: 93.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:198:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:232:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:158:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:145:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:247:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:264:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:330:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:285:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:395:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:303:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:303:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:371:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:225:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:22)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:367:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:367:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.6 seconds; current allocated memory: 96.830 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.831 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 108.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 114.753 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:352) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:367) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:380) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:258) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (assessment/toplevel.cpp:109) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:154) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 146.533 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:277:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:390:14) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:368:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:382:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:383:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:259:20)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:225:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:219:42)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:199:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 155.407 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln398) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_CLOSED_SET_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_CLOSED_SET_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln131', assessment/toplevel.cpp:131)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_3')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_4')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_5')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878_6')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	'phi' operation ('parent') with incoming values : ('idx', assessment/toplevel.cpp:232) ('parent', assessment/toplevel.cpp:189) [504]  (0 ns)
	'sub' operation ('sub_ln189', assessment/toplevel.cpp:189) [520]  (2.08 ns)
	'sub' operation ('sub_ln189_1', assessment/toplevel.cpp:189) [522]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:189) [524]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_10', assessment/toplevel.cpp:190) [526]  (0 ns)
	'load' operation ('parent_node.f_score.V', assessment/toplevel.cpp:190) on array 'open_set_heap_f_score_V' [530]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.36 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.16 seconds; current allocated memory: 77.579 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:209:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:207:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:197:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:231:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:158:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:145:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:263:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:322:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:317:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:297:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:394:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:302:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:302:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:370:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:366:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:366:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.48 seconds; current allocated memory: 80.478 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.479 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 90.349 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 98.062 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:351) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:366) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:379) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:96:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:96:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:205) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_1' (assessment/toplevel.cpp:109) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:154) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 130.078 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:394:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:367:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:381:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:382:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:258:20)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:218:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:224:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:198:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 159.288 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 162.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 165.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 168.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 171.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.45 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.24 seconds; current allocated memory: 77.579 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:209:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:207:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:197:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:231:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:158:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:145:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:263:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:322:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:317:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:297:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:394:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:302:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:302:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:370:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:366:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:366:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.44 seconds; current allocated memory: 80.479 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.480 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 90.349 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 98.065 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:351) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:366) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:379) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:96:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:96:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:205) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_1' (assessment/toplevel.cpp:109) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:154) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 130.076 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:394:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:367:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:381:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:382:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:258:20)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:218:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:224:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:198:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 159.274 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 162.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 165.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 168.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 171.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.393 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.02 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.9 seconds; current allocated memory: 77.560 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(ap_uint<9>, ap_uint<9>)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(ap_uint<9>, ap_uint<9>)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:209:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:207:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:197:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:231:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:158:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:145:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:263:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:37)
INFO: [HLS 214-131] Inlining function 'is_closed(ap_uint<9>, ap_uint<9>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:322:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(ap_uint<9>, ap_uint<9>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:317:17)
INFO: [HLS 214-131] Inlining function 'set_closed(ap_uint<9>, ap_uint<9>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:297:9)
INFO: [HLS 214-131] Inlining function 'is_closed(ap_uint<9>, ap_uint<9>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:394:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:302:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:302:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:370:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:366:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:366:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.13 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.56 seconds; current allocated memory: 80.542 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 91.795 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 102.056 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:351) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:366) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:379) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:96:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:96:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:205) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_1' (assessment/toplevel.cpp:109) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:154) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 137.362 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:394:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:367:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:381:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:382:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:258:20)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:218:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:224:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:198:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 166.946 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 170.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 172.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 175.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 179.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.32 seconds; current allocated memory: 93.597 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:209:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:207:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:197:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:230:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:158:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:145:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:243:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:269:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:328:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:400:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:308:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:308:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:236:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:236:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:236:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:236:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:376:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:372:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:372:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.63 seconds; current allocated memory: 96.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 106.350 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 114.055 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:357) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:372) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:385) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:263) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:96:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:96:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (assessment/toplevel.cpp:169) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:178) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:205) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_109_1' (assessment/toplevel.cpp:109) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:118) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:154) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:99:7) to (assessment/toplevel.cpp:131:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 146.057 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:400:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:373:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:387:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:388:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:264:20)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:217:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:223:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:198:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:237:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 175.241 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 178.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 181.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 183.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 187.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.34 seconds; current allocated memory: 77.596 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:89:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:89:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:198:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:231:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:146:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:244:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:270:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:324:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:304:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:299:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:403:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:309:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:309:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:379:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:377:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:377:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.68 seconds; current allocated memory: 80.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.481 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 89.745 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 97.454 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:358) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:388) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:264) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:97:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:97:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:119) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_170_1' (assessment/toplevel.cpp:170) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_1' (assessment/toplevel.cpp:110) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:119) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:155) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 129.438 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:403:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:390:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:391:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:265:20)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:79:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:218:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:224:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:172:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:199:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:238:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:112:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:140:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 157.614 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 160.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 163.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 166.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 169.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.38 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.2 seconds; current allocated memory: 93.597 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:89:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:89:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:198:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:231:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:146:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:244:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:270:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:324:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:304:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:299:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:401:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:309:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:309:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:237:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:377:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:373:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:373:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.84 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.24 seconds; current allocated memory: 96.482 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.483 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 106.350 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 114.057 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:358) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:373) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:386) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_CLOSED_SET_LOOP' (assessment/toplevel.cpp:264) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:97:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:97:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:119) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_170_1' (assessment/toplevel.cpp:170) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:179) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:206) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_1' (assessment/toplevel.cpp:110) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:119) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:155) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:7) to (assessment/toplevel.cpp:132:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 146.049 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:401:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:374:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:388:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:389:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:265:20)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:79:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:218:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:224:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:172:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:199:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:238:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:112:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:100:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:140:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:98:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:99:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 175.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 178.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 181.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 183.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 187.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.421 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-5072] result of comparison of constant 250000 with expression of type 'uint16_t' (aka 'unsigned short') is always true: assessment/toplevel.cpp:266:47
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.31 seconds; current allocated memory: 77.607 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:200:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:233:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:272:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:331:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:326:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:306:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:301:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:403:25)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:379:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:375:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:375:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.25 seconds; current allocated memory: 79.577 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 85.612 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 93.378 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:360) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:266) in function 'toplevel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:379:19) to (assessment/toplevel.cpp:413:1) in function 'toplevel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 121.685 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:376:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 118.994 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 119.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 119.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 120.608 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.421 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-5072] result of comparison of constant 250000 with expression of type 'uint16_t' (aka 'unsigned short') is always true: assessment/toplevel.cpp:266:47
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.87 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.74 seconds; current allocated memory: 77.608 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:200:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:233:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:272:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:331:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:326:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:306:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:301:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:403:25)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:379:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:375:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:375:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.16 seconds; current allocated memory: 79.576 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.577 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 85.612 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 93.378 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:360) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:266) in function 'toplevel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:379:19) to (assessment/toplevel.cpp:413:1) in function 'toplevel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 121.682 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:376:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 118.990 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 119.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 119.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 120.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-5072] result of comparison of constant 250000 with expression of type 'uint16_t' (aka 'unsigned short') is always true: assessment/toplevel.cpp:266:47
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.19 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.92 seconds; current allocated memory: 77.600 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:200:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:233:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:272:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:331:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:326:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:306:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:301:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:403:25)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:379:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:375:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:375:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.57 seconds; current allocated memory: 79.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.486 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 85.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 93.288 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:360) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:266) in function 'toplevel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:379:19) to (assessment/toplevel.cpp:413:1) in function 'toplevel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 121.597 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:376:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 118.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 119.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 119.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 120.528 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-5072] result of comparison of constant 250000 with expression of type 'uint16_t' (aka 'unsigned short') is always true: assessment/toplevel.cpp:266:47
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.87 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.62 seconds; current allocated memory: 77.600 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:200:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:233:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:272:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:331:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:326:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:306:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:301:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:403:25)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:379:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:375:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:375:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.71 seconds; current allocated memory: 79.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.486 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 85.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 93.288 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:360) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:266) in function 'toplevel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:379:19) to (assessment/toplevel.cpp:413:1) in function 'toplevel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 121.597 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:376:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 118.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 119.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 119.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 120.528 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.75 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.57 seconds; current allocated memory: 93.595 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:200:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:233:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:272:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:331:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:326:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:306:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:301:13)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:403:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:311:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:311:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:379:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:375:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:375:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.84 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.18 seconds; current allocated memory: 96.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.431 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 107.286 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 116.857 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:360) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:388) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:266) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:99:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:99:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:208) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_1' (assessment/toplevel.cpp:112) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:157) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 151.461 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:403:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:376:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:390:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:391:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:267:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:220:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:226:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:173:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:174:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:201:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:114:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:117:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 180.708 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 184.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 186.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 189.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 193.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.47 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.29 seconds; current allocated memory: 77.597 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:200:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:232:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:245:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:271:27)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:348:18)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:347:18)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:337:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:331:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:326:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:306:9)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:415:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:311:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:311:33)
INFO: [HLS 214-178] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:372:0)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:391:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:387:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:387:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.2 seconds; current allocated memory: 81.155 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 92.451 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 102.245 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:372) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:387) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:400) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:265) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:285) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:99:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:99:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:252) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:208) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:252) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:208) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:252) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:208) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:252) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:208) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:208) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_1' (assessment/toplevel.cpp:112) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:157) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.28 seconds; current allocated memory: 140.841 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:285:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:415:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:388:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:402:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:403:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:266:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:345:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:346:54)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:173:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:174:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:201:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:219:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:225:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:239:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:114:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:117:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 188.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 200.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 203.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 205.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 209.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.46 seconds. CPU system time: 0.15 seconds. Elapsed time: 15.61 seconds; current allocated memory: 217.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.68 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.76 seconds; current allocated memory: 239.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 242.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_pop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 257.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 288.623 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_heap_push_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_heap_push_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_heap_push_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_moves_node_f_score_V_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.06 seconds; current allocated memory: 93.595 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:213:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:201:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:233:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:276:27)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:353:18)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:18)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:342:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:331:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:311:9)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:420:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:316:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:316:33)
INFO: [HLS 214-178] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:377:0)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:396:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:392:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:392:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.47 seconds; current allocated memory: 97.154 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.155 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 108.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 118.259 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:392) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:405) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:270) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:290) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:99:58).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:99:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_1' (assessment/toplevel.cpp:112) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:157) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.33 seconds. CPU system time: 0 seconds. Elapsed time: 2.33 seconds; current allocated memory: 156.870 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:290:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:420:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:393:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:407:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:408:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:271:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:350:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:351:54)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:173:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:174:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:202:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:220:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:226:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:114:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:117:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 3 seconds; current allocated memory: 204.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 216.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 219.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 222.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 225.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_5')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_5')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_7')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_7')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_9')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_9')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.72 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.82 seconds; current allocated memory: 234.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.5 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.18 seconds; current allocated memory: 77.597 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:213:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:201:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:233:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:246:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:275:27)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:18)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:18)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:330:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:310:9)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:419:25)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:315:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:315:33)
INFO: [HLS 214-178] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:376:0)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:23)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:395:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:391:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:391:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.16 seconds; current allocated memory: 81.154 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 92.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 102.261 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:376) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:391) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:404) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:269) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:289) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:99:58).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:99:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_1' (assessment/toplevel.cpp:112) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:157) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.23 seconds; current allocated memory: 140.862 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:289:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:419:32) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:392:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:406:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:407:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:270:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:349:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:350:54)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:173:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:174:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:202:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:220:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:226:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:114:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:117:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.81 seconds; current allocated memory: 188.136 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 200.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 203.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 205.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 209.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 14.88 seconds; current allocated memory: 218.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.67 seconds; current allocated memory: 239.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 242.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_pop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 257.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.43 seconds; current allocated memory: 93.595 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:213:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:201:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:281:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:347:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:316:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:283:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:321:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:321:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:401:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:397:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:397:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.66 seconds; current allocated memory: 96.567 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.568 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 107.451 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 117.363 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:382) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:275) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:397) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:410) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:165).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:99:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:295) in function 'a_star' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_1' (assessment/toplevel.cpp:112) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:157) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 152.432 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:295:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:398:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:412:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:413:24)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:173:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:174:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:202:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:114:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:117:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:276:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:228:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:244:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:355:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:356:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:222:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 193.815 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 198.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 201.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 203.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 206.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 208.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 210.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [140]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 210.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 211.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 215.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 232.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 246.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 258.381 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.61 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.34 seconds; current allocated memory: 77.596 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:213:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:201:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:281:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, ap_uint<2>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:347:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:316:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:283:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:401:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:397:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:397:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.86 seconds; current allocated memory: 80.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.224 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 91.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 102.954 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:382) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'os_sift_up' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'os_sift_up' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:275) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:397) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:410) in function 'toplevel' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:321) in function 'a_star' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 136.461 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:321:49) in function 'a_star' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:398:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:412:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:413:24)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:173:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:174:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:202:28)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:276:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:228:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:244:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:355:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:356:54)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:222:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 158.250 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_172_1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln878')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'os_sift_up' consists of the following:	'phi' operation ('parent') with incoming values : ('idx_cast') ('parent', assessment/toplevel.cpp:192) [54]  (0 ns)
	'sub' operation ('sub_ln192', assessment/toplevel.cpp:192) [70]  (2.08 ns)
	'sub' operation ('sub_ln192_1', assessment/toplevel.cpp:192) [72]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:192) [74]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_1', assessment/toplevel.cpp:193) [76]  (0 ns)
	'load' operation ('parent_node.f_score.V', assessment/toplevel.cpp:193) on array 'open_set_heap_f_score_V' [80]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 158.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 160.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 161.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [140]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 161.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 161.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 162.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 166.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.42 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.34 seconds; current allocated memory: 77.597 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:213:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:201:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:281:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:347:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:316:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:283:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:321:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:321:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:401:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:397:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:397:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.7 seconds; current allocated memory: 80.567 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.568 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 91.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 102.596 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:382) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:275) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:397) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:410) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:165).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:99:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:295) in function 'a_star' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_1' (assessment/toplevel.cpp:112) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:157) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 138.463 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:295:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:398:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:412:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:413:24)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:173:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:174:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:202:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:114:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:117:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:276:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:228:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:244:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:355:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:356:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:222:42)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 180.244 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 184.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 188.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 190.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 192.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 194.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 196.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [140]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 197.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 197.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 202.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 219.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 232.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 244.802 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.58 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.41 seconds; current allocated memory: 93.595 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:91:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:213:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:201:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:161:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:141:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:281:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:347:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:341:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:316:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:303:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:283:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:321:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:321:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:108:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:401:19)
INFO: [HLS 214-115] Multiple burst reads of length 7830 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:397:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:397:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.43 seconds; current allocated memory: 96.567 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.568 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 118.587 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:382) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:275) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:397) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:410) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:165).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:99:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:295) in function 'a_star' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (assessment/toplevel.cpp:172) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:181) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:209) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_1' (assessment/toplevel.cpp:112) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:157) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:260) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:7) to (assessment/toplevel.cpp:134:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 154.476 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:295:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:398:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:412:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:413:24)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:173:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:174:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:202:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:114:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:117:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:102:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:100:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:101:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:276:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:228:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:244:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:355:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:356:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:222:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 196.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 200.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 204.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 206.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 208.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 210.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 212.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [140]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 213.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 213.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 218.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 235.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 248.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.63 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.63 seconds; current allocated memory: 77.628 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:104:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:104:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:228:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:216:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:162:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:386:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:465:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:341:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:341:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:122:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:122:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:122:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:122:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:430:19)
INFO: [HLS 214-115] Multiple burst reads of length 15643 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:426:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:426:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.37 seconds; current allocated memory: 80.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.604 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.386 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 104.260 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:411) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:290) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:426) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:439) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_1' (assessment/toplevel.cpp:87) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:179).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:196) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:196) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:112:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315) in function 'a_star' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_187_1' (assessment/toplevel.cpp:187) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:196) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:224) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_126_1' (assessment/toplevel.cpp:126) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:171) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 139.376 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:454:32) in function 'toplevel' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:427:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:66:58)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:188:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:189:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:191:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:192:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:112:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:113:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:114:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:115:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:127:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:128:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:130:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:131:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:115:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:112:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:113:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:114:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:291:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:259:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:376:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:377:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:237:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 181.911 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 186.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 189.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 191.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 194.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 196.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 198.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:468) on array 'dx' and 'add' operation of DSP[148] ('idx', assessment/toplevel.cpp:63).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:468) on array 'dx' and 'add' operation of DSP[148] ('idx', assessment/toplevel.cpp:63).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:468) on array 'dx' and 'add' operation of DSP[148] ('idx', assessment/toplevel.cpp:63).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation ('current.y.V') and 'zext' operation ('zext_ln63_2', assessment/toplevel.cpp:63).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, loop 'VITIS_LOOP_464_1'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:473) [196]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 198.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 199.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 204.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.56 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.24 seconds; current allocated memory: 77.628 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:104:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:104:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:228:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:216:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:162:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:386:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:465:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:341:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:341:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:122:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:122:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:122:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:122:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:430:19)
INFO: [HLS 214-115] Multiple burst reads of length 15643 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:426:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:426:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.98 seconds; current allocated memory: 80.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.604 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.384 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 104.261 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:411) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:290) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:426) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:439) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_1' (assessment/toplevel.cpp:87) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:179).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:196) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:196) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:112:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315) in function 'a_star' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_187_1' (assessment/toplevel.cpp:187) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:196) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:224) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_126_1' (assessment/toplevel.cpp:126) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:135) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:171) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:7) to (assessment/toplevel.cpp:148:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 139.381 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:454:32) in function 'toplevel' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:427:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:66:58)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:188:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:189:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:191:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:192:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:112:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:113:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:114:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:115:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:127:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:128:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:130:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:131:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:115:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:156:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:112:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:113:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:114:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:291:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:259:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:376:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:377:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:237:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 181.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 186.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 189.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 191.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 194.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 196.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 198.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:468) on array 'dx' and 'add' operation of DSP[148] ('idx', assessment/toplevel.cpp:63).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:468) on array 'dx' and 'add' operation of DSP[148] ('idx', assessment/toplevel.cpp:63).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:468) on array 'dx' and 'add' operation of DSP[148] ('idx', assessment/toplevel.cpp:63).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation ('current.y.V') and 'zext' operation ('zext_ln63_2', assessment/toplevel.cpp:63).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, loop 'VITIS_LOOP_464_1'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:473) [196]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 198.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 199.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 204.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.1 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.85 seconds; current allocated memory: 77.597 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:466:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:464:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:19)
INFO: [HLS 214-115] Multiple burst reads of length 15643 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:424:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.95 seconds; current allocated memory: 80.634 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.635 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.416 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 104.280 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:409) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:462) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 139.509 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:452:34) in function 'toplevel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 181.971 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 186.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 190.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 191.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 194.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 196.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 198.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'MAKE_PATH_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:467) on array 'dx' and 'icmp' operation ('icmp_ln870_1').
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:467) on array 'dx' and 'icmp' operation ('icmp_ln870_1').
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:467) on array 'dx' and 'icmp' operation ('icmp_ln870_1').
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation ('current.y.V') and 'zext' operation ('zext_ln61_2', assessment/toplevel.cpp:61).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, loop 'MAKE_PATH_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:472) [201]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 199.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 199.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 204.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.71 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.47 seconds; current allocated memory: 77.596 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:465:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:464:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:19)
INFO: [HLS 214-115] Multiple burst reads of length 15643 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:424:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.62 seconds; current allocated memory: 80.775 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.776 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 104.433 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:409) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:462) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 139.561 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:452:34) in function 'toplevel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 182.081 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 186.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 190.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 191.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 194.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 196.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 198.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'MAKE_PATH_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:466) on array 'dx' and 'add' operation of DSP[152] ('idx', assessment/toplevel.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:466) on array 'dx' and 'add' operation of DSP[152] ('idx', assessment/toplevel.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:466) on array 'dx' and 'add' operation of DSP[152] ('idx', assessment/toplevel.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation ('current.y.V') and 'zext' operation ('zext_ln61_2', assessment/toplevel.cpp:61).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, loop 'MAKE_PATH_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:471) [194]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 199.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 199.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 204.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.58 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.25 seconds; current allocated memory: 77.596 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:4)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:465:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:463:3)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:19)
INFO: [HLS 214-115] Multiple burst reads of length 15643 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:424:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.92 seconds; current allocated memory: 80.798 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.799 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.624 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 104.476 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:409) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:462) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 139.715 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:452:34) in function 'toplevel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 182.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 186.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 190.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 192.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 194.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 196.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 198.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln87) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'MAKE_PATH_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:466) on array 'dx' and 'add' operation of DSP[169] ('add_ln87', assessment/toplevel.cpp:87).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:466) on array 'dx' and 'add' operation of DSP[169] ('add_ln87', assessment/toplevel.cpp:87).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'load' operation ('dx_load', assessment/toplevel.cpp:466) on array 'dx' and 'add' operation of DSP[169] ('add_ln87', assessment/toplevel.cpp:87).
WARNING: [HLS 200-880] The II Violation in module 'toplevel' (loop 'MAKE_PATH_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation ('current.y.V') and 'zext' operation ('zext_ln87_3', assessment/toplevel.cpp:87).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 13, loop 'MAKE_PATH_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:472) [218]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 199.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 200.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.69 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.59 seconds; current allocated memory: 93.595 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:466:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:465:2)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:19)
INFO: [HLS 214-115] Multiple burst reads of length 15643 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:424:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.88 seconds; current allocated memory: 96.759 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.760 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 110.557 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 120.417 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:409) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:462) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 155.542 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.2 seconds; current allocated memory: 198.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 202.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 206.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 207.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 210.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 212.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 214.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:472) [188]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 215.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 215.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 220.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 237.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.71 seconds; current allocated memory: 250.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.45 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.24 seconds; current allocated memory: 93.595 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:466:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:465:2)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:424:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.17 seconds; current allocated memory: 96.759 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.761 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 110.565 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 120.434 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:409) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:462) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 155.665 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 198.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 202.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 206.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 207.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 210.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 212.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 214.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 215.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 215.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 220.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.18 seconds; current allocated memory: 237.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 250.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:200:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:323:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:350:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:355:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:360:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:379:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:382:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:444:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:444:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:223
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:231
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:451:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:451:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:47
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:68
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.43 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.33 seconds; current allocated memory: 78.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.2 seconds; current allocated memory: 81.466 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.468 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 95.854 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 106.544 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 142.639 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:426:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 185.772 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 190.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 193.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 195.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 198.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 200.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 202.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 202.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 203.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 208.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.11 seconds; current allocated memory: 225.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 238.737 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:200:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:323:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:350:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:355:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:360:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:379:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:382:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:444:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:444:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:223
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:231
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:451:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:451:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:47
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:68
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.33 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.2 seconds; current allocated memory: 78.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.09 seconds; current allocated memory: 81.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.471 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 95.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 106.544 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 142.637 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:426:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 185.765 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 190.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 193.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 195.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 198.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 200.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 202.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 202.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 203.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 208.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 225.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 238.732 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:200:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:323:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:153
WARNING: [HLS 207-1017] unknown pragma ignored: assessment/toplevel.cpp:340:9
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:350:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:355:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:360:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:379:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:382:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:444:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:444:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:223
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:231
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:451:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:451:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:47
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:68
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.52 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.39 seconds; current allocated memory: 78.265 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.94 seconds; current allocated memory: 81.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 81.408 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 95.595 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 106.198 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339) in function 'a_star' completely with a factor of 4.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 142.258 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:426:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 185.235 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 189.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 193.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 195.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 197.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 199.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 201.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 202.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 203.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 207.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 224.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 238.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:200:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:323:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:350:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:355:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:360:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:379:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:382:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:444:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:444:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:223
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:231
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:451:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:451:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:47
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:68
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.33 seconds; current allocated memory: 78.232 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.96 seconds; current allocated memory: 81.542 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 95.929 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 106.618 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 142.712 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:426:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 185.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 190.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 193.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 195.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 198.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 200.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 202.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 203.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 203.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 208.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.13 seconds; current allocated memory: 225.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 238.843 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:159:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:200:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:208:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:213:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:260:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:323:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:323:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:350:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:355:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:360:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:379:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:382:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:382:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:444:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:444:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:223
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:231
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:451:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:451:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:47
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:466:68
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.99 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.99 seconds; current allocated memory: 78.233 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.31 seconds; current allocated memory: 81.542 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 95.929 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 106.619 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 142.709 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:426:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 185.856 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 190.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 193.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 195.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 198.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 200.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 202.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 203.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 203.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 208.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 225.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 238.841 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.47 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.28 seconds; current allocated memory: 77.589 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.94 seconds; current allocated memory: 80.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.821 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 104.512 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 139.158 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:426:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 199.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 202.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 205.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 205.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 205.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 208.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 211.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subfunction 'os_sift_down' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 212.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 213.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 215.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 216.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 216.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 220.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.4 seconds; current allocated memory: 77.597 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:263:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.9 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.26 seconds; current allocated memory: 80.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.729 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 94.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 104.351 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:177).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 139.151 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:426:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 190.278 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 193.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 196.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 196.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 196.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 199.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 202.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 204.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 206.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 206.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 207.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 210.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.61 seconds; current allocated memory: 220.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_pop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 226.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.03 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.87 seconds; current allocated memory: 77.589 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:248:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:263:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:377:18)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.64 seconds; current allocated memory: 81.947 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.948 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 96.397 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 106.221 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'a_star' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'a_star' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'a_star' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'a_star' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.9 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.91 seconds; current allocated memory: 77.589 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:248:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:263:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:377:18)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:321:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.33 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.64 seconds; current allocated memory: 81.947 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.948 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 96.397 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 106.221 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'a_star' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'a_star' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'a_star' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'a_star' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'a_star'... converting 5 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.13 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.99 seconds; current allocated memory: 77.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:214:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:248:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:263:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:14)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:377:18)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:336:9)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:339:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:339:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:429:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:425:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:425:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.75 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.09 seconds; current allocated memory: 81.538 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 95.572 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 105.516 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:410) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:288) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:425) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:438) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_push' (assessment/toplevel.cpp:110:58).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_heap_pop' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'a_star' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'os_heap_push' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'os_heap_push' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'os_heap_push': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_heap_pop' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_heap_pop' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_heap_pop': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_1' (assessment/toplevel.cpp:185) in function 'a_star' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:194) in function 'a_star' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:273) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:222) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_heap_pop'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.69 seconds; current allocated memory: 146.218 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:426:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:235:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:241:38)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:186:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:289:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.22 seconds. CPU system time: 0 seconds. Elapsed time: 3.2 seconds; current allocated memory: 207.154 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_push': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 219.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 222.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 225.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 228.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.5 seconds. CPU system time: 0.11 seconds. Elapsed time: 14.65 seconds; current allocated memory: 236.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.85 seconds; current allocated memory: 256.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 256.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.93 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.79 seconds; current allocated memory: 93.588 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:228:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:215:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:172:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:386:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:9)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:470:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:469:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:341:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:341:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:431:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:427:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:427:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:477:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.82 seconds; current allocated memory: 96.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.821 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 110.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 120.511 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:412) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:290) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:427) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:440) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:178).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:223) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315) in function 'a_star' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:465) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_186_1' (assessment/toplevel.cpp:186) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:223) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 155.165 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:428:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:443:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:188:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:191:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:237:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:259:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:291:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:376:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:377:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 215.589 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 218.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 221.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 221.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 221.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 228.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subfunction 'os_sift_down' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 228.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 228.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_5')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_5')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_7')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_7')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_9')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_9')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 229.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 231.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 232.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 233.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 236.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 246.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 251.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_pop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 266.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 270.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.59 seconds; current allocated memory: 280.253 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_g_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dy_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.75 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.95 seconds; current allocated memory: 292.340 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.91 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.8 seconds; current allocated memory: 77.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:228:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:215:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:172:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:386:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:9)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:470:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:469:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:341:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:341:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:431:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:427:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:427:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:477:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.68 seconds; current allocated memory: 80.819 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.821 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 94.517 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 104.513 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:412) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:290) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:427) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:440) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:178).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:223) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315) in function 'a_star' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:465) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_186_1' (assessment/toplevel.cpp:186) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:223) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 139.176 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:428:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:443:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:188:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:191:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:237:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:259:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:291:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:376:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:377:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 199.591 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 202.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 205.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 205.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 205.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 208.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 212.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subfunction 'os_sift_down' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 212.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_5')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_5')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_7')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_7')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_9')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_9')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 213.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 215.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 216.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 217.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 220.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.71 seconds; current allocated memory: 230.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 235.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_pop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.26 seconds; current allocated memory: 250.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 254.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 264.259 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_g_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dy_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.92 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.14 seconds; current allocated memory: 276.344 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.16 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.88 seconds; current allocated memory: 77.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:228:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:215:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:172:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:296:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:386:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:338:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:26)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:470:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:469:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:341:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:341:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:431:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:427:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:427:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:477:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.69 seconds; current allocated memory: 80.835 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 94.515 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 104.492 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:412) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:290) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:427) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:440) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:178).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:223) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315) in function 'a_star' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:465) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_186_1' (assessment/toplevel.cpp:186) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:223) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 139.182 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:315:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:428:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:443:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:188:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:191:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:237:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:38)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:291:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:259:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:376:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:377:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 190.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 193.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 195.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 196.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 196.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 199.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 202.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_3')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_5')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_5')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_7')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_7')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'OS_FIND_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_9')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_9')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'OS_FIND_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 204.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 206.006 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.09 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.9 seconds; current allocated memory: 77.589 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:102:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:228:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:226:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:215:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:172:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:295:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:377:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:371:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:360:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:355:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:337:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:322:26)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:469:27)
INFO: [HLS 214-131] Inlining function 'set_world_path_bit(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:4)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:340:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:340:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:120:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:430:19)
INFO: [HLS 214-115] Multiple burst reads of length 15644 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:426:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:426:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:476:22) has been inferred on port 'MAXI' (assessment/toplevel.cpp:476:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.66 seconds; current allocated memory: 80.835 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.837 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 94.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 104.485 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:411) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:289) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:426) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:439) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:476) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:178).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:223) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:110:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:314) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:464) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_186_1' (assessment/toplevel.cpp:186) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:195) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:223) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_1' (assessment/toplevel.cpp:124) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:133) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:169) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:275) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:113:7) to (assessment/toplevel.cpp:146:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 139.161 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:314:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:427:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:441:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:442:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:64:56)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:187:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:188:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:191:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:125:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:154:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:112:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:237:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:38)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:290:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:259:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:376:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 190.001 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 193.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 195.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 196.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 196.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 198.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 202.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 203.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 205.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 206.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 207.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 210.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 220.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.13 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.96 seconds; current allocated memory: 93.588 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:96:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:96:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:220:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:209:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:147:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:289:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:379:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:371:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:365:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:360:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:354:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:349:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:331:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:316:26)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:464:31)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:334:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:334:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:114:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:114:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:114:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:114:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:252:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:252:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:252:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:424:19)
INFO: [HLS 214-115] Multiple burst reads of length 9331 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:420:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:420:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:474:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:474:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.64 seconds; current allocated memory: 96.677 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.678 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 108.908 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 118.886 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:405) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:283) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:420) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:433) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:474) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:172).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:189) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:189) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:217) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:104:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:127) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:127) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:163) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:308) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:458) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_180_1' (assessment/toplevel.cpp:180) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:189) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:217) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_118_1' (assessment/toplevel.cpp:118) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:127) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:163) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:269) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:269) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:269) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:269) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:107:7) to (assessment/toplevel.cpp:140:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 153.586 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:308:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:421:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:435:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:436:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:463:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:181:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:182:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:183:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:105:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:107:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:119:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:120:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:123:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:107:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:148:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:105:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:231:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:237:38)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:284:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:253:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:369:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:370:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 202.462 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 205.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 208.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 208.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 208.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 211.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 214.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln63_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 216.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 218.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 219.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 219.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 223.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_heap_push'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 233.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:147:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:147:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:147:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:147:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:154:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:154:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:154:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:154:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:196:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:204:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:204:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:204:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:204:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:209:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:209:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:209:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:209:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:242:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:242:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:242:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:242:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:242:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:257:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:257:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:257:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:257:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:257:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:319:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:319:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:319:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:319:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:319:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:346:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:351:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:356:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:369:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:369:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:369:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:375:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:375:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:375:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:378:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:378:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:378:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:440:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:440:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:441:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:441:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:441:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:441:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:441:228
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:441:236
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:447:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:447:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:463:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:463:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:463:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.24 seconds. CPU system time: 0.73 seconds. Elapsed time: 6.16 seconds; current allocated memory: 94.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:97:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:97:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:210:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:155:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:148:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:290:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:355:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:350:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:332:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:317:26)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:465:31)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:335:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:335:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:115:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:115:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:115:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:115:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:425:19)
INFO: [HLS 214-115] Multiple burst reads of length 8831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:421:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:421:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:475:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:475:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.33 seconds; current allocated memory: 97.239 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.240 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 109.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 120.689 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:406) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:284) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:421) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:434) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:475) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:173).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:218) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:105:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:164) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:309) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:459) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_181_1' (assessment/toplevel.cpp:181) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:190) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:218) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_119_1' (assessment/toplevel.cpp:119) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:128) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:164) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:270) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:270) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:270) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:270) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:108:7) to (assessment/toplevel.cpp:141:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 156.202 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:309:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:422:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:436:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:437:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:464:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:182:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:105:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:106:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:107:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:108:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:211:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:120:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:121:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:123:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:108:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:149:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:105:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:106:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:107:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:232:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:238:38)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:285:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:254:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:370:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:371:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.49 seconds; current allocated memory: 205.584 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 209.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 211.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 211.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 211.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 214.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 218.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln64_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 219.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 221.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 222.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 223.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 226.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:152:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:194:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:240:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:240:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:240:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:240:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:240:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:255:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:255:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:255:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:255:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:255:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:317:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:317:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:317:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:317:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:317:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:344:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:349:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:354:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:367:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:367:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:367:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:373:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:376:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:376:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:376:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:438:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:438:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:439:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:439:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:439:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:439:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:439:228
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:439:236
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:445:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:445:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:461:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:461:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:461:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.82 seconds. CPU system time: 0.66 seconds. Elapsed time: 5.68 seconds; current allocated memory: 94.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:219:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:208:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:165:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:146:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:288:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:370:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:364:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:359:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:353:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:348:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:330:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:315:26)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:463:31)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:333:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:333:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:113:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:113:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:113:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:113:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:251:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:251:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:251:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:252:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:252:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:252:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:252:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:423:19)
INFO: [HLS 214-115] Multiple burst reads of length 8831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:419:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:419:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH'(assessment/toplevel.cpp:473:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:473:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.27 seconds; current allocated memory: 97.239 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 97.241 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 109.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 120.680 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:404) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:282) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:419) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:432) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH' (assessment/toplevel.cpp:473) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:171).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:188) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:188) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:216) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:103:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:126) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:126) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:162) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:307) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:457) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_179_1' (assessment/toplevel.cpp:179) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:188) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:216) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_117_1' (assessment/toplevel.cpp:117) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:126) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:162) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:268) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:268) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:268) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:268) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:106:7) to (assessment/toplevel.cpp:139:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 156.198 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:307:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:420:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:434:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:435:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:462:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:180:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:181:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:182:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:183:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:209:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:118:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:119:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:120:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:147:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:103:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:104:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:105:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:230:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:236:38)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:283:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:252:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:368:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:369:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 205.587 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 209.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 211.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 211.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 214.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 218.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 219.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 221.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 222.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 223.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 226.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:197:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:320:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:347:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:352:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:357:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:370:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:370:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:370:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:376:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:376:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:376:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:379:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:441:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:441:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:228
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:236
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:448:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:448:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:464:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:464:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:464:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.33 seconds. CPU system time: 0.66 seconds. Elapsed time: 5.22 seconds; current allocated memory: 94.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:98:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:98:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:291:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:381:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:373:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:333:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:26)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:466:31)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:336:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:336:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:426:19)
INFO: [HLS 214-115] Multiple burst reads of length 8831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:422:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:422:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:476:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:476:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.7 seconds; current allocated memory: 97.255 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.257 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 109.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 120.706 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:407) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:285) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:422) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:435) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:476) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:174).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:106:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:129) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:129) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:165) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:310) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:460) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_1' (assessment/toplevel.cpp:182) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_120_1' (assessment/toplevel.cpp:120) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:129) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:165) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 156.213 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:310:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:423:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:437:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:465:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:106:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:108:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:121:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:123:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:150:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:106:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:108:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:233:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:286:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:255:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:371:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 205.600 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 209.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 211.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 211.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 214.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 218.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 219.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 221.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 222.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 223.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 226.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.385 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:197:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:320:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:347:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:352:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:357:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:370:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:370:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:370:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:376:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:376:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:376:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:379:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:441:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:441:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:228
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:236
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:448:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:448:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:464:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:464:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:464:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.62 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.44 seconds; current allocated memory: 78.209 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:98:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:98:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:291:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:381:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:373:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:333:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:26)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:466:31)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:336:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:336:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:426:19)
INFO: [HLS 214-115] Multiple burst reads of length 9031 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:422:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:422:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:476:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:476:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.82 seconds; current allocated memory: 81.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.255 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 93.933 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 104.747 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:407) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:285) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:422) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:435) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:476) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:174).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:106:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:129) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:129) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:165) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:310) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:460) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_1' (assessment/toplevel.cpp:182) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_120_1' (assessment/toplevel.cpp:120) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:129) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:165) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 140.268 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:310:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:423:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:437:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:465:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:106:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:108:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:121:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:123:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:150:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:106:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:108:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:233:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:286:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:255:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:371:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 189.650 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 193.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 195.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 195.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 198.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 202.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 203.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 205.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 206.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 207.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 210.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_heap_push' 
INFO: [HLS 200-10] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:148:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:155:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:197:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:205:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:210:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:243:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:258:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:320:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:320:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:347:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:352:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:357:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:370:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:370:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:370:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:376:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:376:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:376:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:379:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:379:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:441:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:441:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:228
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:442:236
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:448:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:448:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:464:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:464:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:464:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.41 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.18 seconds; current allocated memory: 94.248 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:98:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:98:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:156:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:291:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:381:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:373:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:333:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:466:31)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:336:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:336:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:116:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:426:19)
INFO: [HLS 214-115] Multiple burst reads of length 9031 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:422:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:422:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:476:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:476:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.64 seconds; current allocated memory: 97.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 110.280 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 120.984 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:407) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:285) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:422) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:435) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:476) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:174).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:106:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:129) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:129) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:165) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:310) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:460) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_1' (assessment/toplevel.cpp:182) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_120_1' (assessment/toplevel.cpp:120) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:129) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:165) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:109:7) to (assessment/toplevel.cpp:142:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 157.105 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:310:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:423:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:437:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:465:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:106:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:108:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:121:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:123:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:150:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:106:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:108:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:286:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:255:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:371:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:233:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 198.304 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 202.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 206.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 208.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 210.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 212.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 214.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 215.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 216.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 221.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 238.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:198:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:321:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:348:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:353:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:358:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:371:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:377:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:380:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:115
WARNING: [HLS 207-5528] unexpected pragma argument ',', expects identifier: assessment/toplevel.cpp:409:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:442:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:442:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:228
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:236
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:449:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:449:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:465:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.43 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.24 seconds; current allocated memory: 94.250 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.8 seconds; current allocated memory: 97.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.364 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 110.187 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 120.886 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:286) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:107:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 156.990 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 197.949 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 202.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 206.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 207.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 210.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 212.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 214.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 215.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 215.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 220.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 237.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:198:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:321:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:348:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:353:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:358:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:371:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:377:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:380:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:442:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:442:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:227
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:235
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:449:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:449:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:465:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.22 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.22 seconds; current allocated memory: 94.248 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 8331 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.8 seconds; current allocated memory: 97.420 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 110.139 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 120.838 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:286) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:107:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'a_star' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'a_star': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'a_star': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 156.958 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'a_star' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 198.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 202.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 206.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 208.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 210.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 212.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 214.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.98 seconds; current allocated memory: 215.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 216.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 220.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:198:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:321:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:348:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:353:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:358:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:371:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:377:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:380:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:442:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:442:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:227
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:235
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:449:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:449:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:465:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.39 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.3 seconds; current allocated memory: 94.248 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'a_star' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 8331 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.74 seconds; current allocated memory: 97.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 97.317 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 109.814 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 120.657 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:286) in function 'a_star' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:107:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_find' (assessment/toplevel.cpp:268:56).
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'os_find': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 155.958 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 223.752 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 227.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 229.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_push' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_push': contains subfunction 'os_sift_up' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 229.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 230.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 232.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 236.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_heap_pop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'os_heap_pop': contains subfunction 'os_sift_down' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 236.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 236.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_find' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_find': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 236.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subfunction 'os_heap_pop' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 237.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 239.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:198:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:321:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:348:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:353:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:358:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:371:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:377:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:380:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:442:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:442:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:227
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:235
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:449:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:449:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:465:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.37 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.2 seconds; current allocated memory: 94.248 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:247:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:262:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:375:18)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:451:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 8331 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.73 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.98 seconds; current allocated memory: 98.244 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 98.246 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 114.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 122.296 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 500 to 499 for loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477:39) in function 'toplevel'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.85 seconds; current allocated memory: 172.438 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:449:48) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V.1' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target.1' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V.1' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V.1' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V.1' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.7 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.65 seconds; current allocated memory: 234.681 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:198:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:321:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:348:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:353:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:358:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:371:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:377:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:380:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:442:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:442:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:227
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:235
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:449:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:449:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:465:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.07 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.11 seconds; current allocated memory: 78.249 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:262:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:451:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 8331 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.84 seconds; current allocated memory: 81.407 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.408 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 95.200 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 104.765 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 140.774 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:449:48) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 164.264 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 169.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 172.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.04 seconds; current allocated memory: 177.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 184.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 187.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 207.514 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:198:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:321:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:348:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:353:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:358:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:371:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:377:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:380:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:442:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:442:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:227
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:235
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:449:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:449:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:465:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.3 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.99 seconds; current allocated memory: 78.249 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:262:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:451:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 8331 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.69 seconds; current allocated memory: 81.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.407 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 95.197 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 104.763 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 140.775 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:449:48) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 164.384 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 169.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 172.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.09 seconds; current allocated memory: 177.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 184.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 187.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 207.633 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:198:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:321:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:348:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:353:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:358:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:371:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:377:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:380:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:442:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:442:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:227
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:235
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:449:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:449:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:465:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.26 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.09 seconds; current allocated memory: 94.248 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:262:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:451:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 8031 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.14 seconds; current allocated memory: 97.404 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 110.130 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 119.688 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 155.697 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:449:48) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 180.315 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 185.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 188.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.22 seconds; current allocated memory: 193.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 200.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 203.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 223.585 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 92.383 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:149:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:97
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:156:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:198:69
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:206:138
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:114
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:244:150
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:65
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:93
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:259:165
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:321:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:78
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:321:153
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:348:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:353:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:358:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:371:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:371:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:377:89
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:380:77
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:380:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:442:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:442:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:151
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:154
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:158
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:183
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:227
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:443:235
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:449:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:449:46
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:465:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:465:108
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.95 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.77 seconds; current allocated memory: 94.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:262:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:451:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 8031 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.44 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.61 seconds; current allocated memory: 97.330 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 110.042 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 119.594 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.36 seconds; current allocated memory: 155.602 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:449:48) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.25 seconds; current allocated memory: 180.102 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 185.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 188.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.36 seconds. CPU system time: 0.13 seconds. Elapsed time: 5.38 seconds; current allocated memory: 193.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 200.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.72 seconds; current allocated memory: 203.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.33 seconds; current allocated memory: 223.369 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.369 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.32 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.35 seconds; current allocated memory: 93.564 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:262:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:451:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 8031 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.26 seconds; current allocated memory: 96.639 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.640 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 108.833 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 117.574 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 152.742 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:451:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 176.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.69 seconds; current allocated memory: 182.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 184.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.02 seconds; current allocated memory: 190.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 197.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 200.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 220.063 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dy_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.34 seconds. CPU system time: 0.17 seconds. Elapsed time: 5.42 seconds; current allocated memory: 258.459 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.377 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.35 seconds; current allocated memory: 93.575 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:262:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:451:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
INFO: [HLS 214-115] Multiple burst reads of length 8031 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.68 seconds; current allocated memory: 96.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.731 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 108.908 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 117.646 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.6 seconds; current allocated memory: 152.817 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:451:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 176.927 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 182.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 185.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.31 seconds; current allocated memory: 190.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 197.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.44 seconds; current allocated memory: 200.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 220.154 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dy_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.82 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.9 seconds; current allocated memory: 258.558 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.377 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.48 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.17 seconds; current allocated memory: 93.575 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:225:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:212:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:169:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:262:6)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:374:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:368:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:363:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:357:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:334:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:294:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:467:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:451:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:337:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:337:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:427:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
INFO: [HLS 214-115] Multiple burst reads of length 8031 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:423:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:423:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:477:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:477:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.92 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.11 seconds; current allocated memory: 96.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.731 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 108.908 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 117.646 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:408) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:423) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:436) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:477) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311) in function 'toplevel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:175).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'toplevel' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'toplevel' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:461) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_183_1' (assessment/toplevel.cpp:183) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'toplevel'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 152.816 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:311:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:451:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:287:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:234:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:466:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:185:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:188:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 176.928 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 182.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 185.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.11 seconds; current allocated memory: 190.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 197.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 200.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 220.158 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_up_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dy_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.99 seconds. CPU system time: 0.21 seconds. Elapsed time: 5.07 seconds; current allocated memory: 258.561 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.52 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.19 seconds; current allocated memory: 77.563 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:392:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:364:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:358:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:353:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:320:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:295:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:452:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:338:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:338:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
INFO: [HLS 214-115] Multiple burst reads of length 7931 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:424:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:478:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:478:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.02 seconds; current allocated memory: 80.649 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.650 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 92.091 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 101.438 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:409) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:478) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:174).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:107:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:462) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_1' (assessment/toplevel.cpp:182) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.98 seconds; current allocated memory: 136.603 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:452:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:288:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:255:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:233:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:467:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 166.747 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 170.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 174.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 176.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 178.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subfunction 'os_sift_down' which is not pipelined.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 180.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 183.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 187.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 204.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 219.048 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_down_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_down_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_down_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dy_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.04 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.1 seconds; current allocated memory: 238.037 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 92.377 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.42 seconds; current allocated memory: 93.575 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:382:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:291:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:381:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:373:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:333:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:318:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:466:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:450:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:336:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:336:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:426:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
INFO: [HLS 214-115] Multiple burst reads of length 8031 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:422:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:422:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:476:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:476:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.05 seconds; current allocated memory: 96.782 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.784 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 108.767 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 117.799 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:407) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:422) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:435) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:476) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:310) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:174).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:107:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:460) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_1' (assessment/toplevel.cpp:182) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 153.196 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:310:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:450:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:423:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:437:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:286:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:255:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:371:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:372:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:233:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:465:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 184.976 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 189.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 193.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 194.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 197.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 199.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 202.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 207.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 224.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.93 seconds; current allocated memory: 239.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.377 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.37 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.12 seconds; current allocated memory: 93.575 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:392:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:27)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:364:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:358:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:353:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:320:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:295:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:452:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:338:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:338:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
INFO: [HLS 214-115] Multiple burst reads of length 7931 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:424:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:478:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:478:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.13 seconds; current allocated memory: 96.712 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.714 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 108.151 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 117.497 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:409) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:478) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:174).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:107:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:462) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_1' (assessment/toplevel.cpp:182) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 152.653 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:452:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:288:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:255:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:233:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:467:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 182.810 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 186.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 190.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 192.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 194.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subfunction 'os_sift_down' which is not pipelined.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 196.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 199.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 203.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 220.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.89 seconds; current allocated memory: 235.180 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_down_moves_node_f_score_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_down_moves_node_x_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_os_sift_down_moves_target_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_grid_info_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_f_score_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_open_set_heap_x_V_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'toplevel_dy_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.77 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.82 seconds; current allocated memory: 254.252 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.36 seconds; current allocated memory: 77.572 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:293:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:383:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:375:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:369:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:364:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:358:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:353:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:335:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:320:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:295:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:468:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:452:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:338:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:338:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:428:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
INFO: [HLS 214-115] Multiple burst reads of length 7931 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:424:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:424:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:478:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:478:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.1 seconds; current allocated memory: 80.779 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.781 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 92.743 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 101.772 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:409) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:424) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:437) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:478) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:312) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:174).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:107:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:462) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_1' (assessment/toplevel.cpp:182) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 137.176 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:312:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:452:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:425:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:440:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:288:19)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:255:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:373:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:374:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:233:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:467:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 168.959 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 173.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 177.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 178.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 181.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 183.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 186.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 191.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.27 seconds; current allocated memory: 208.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.84 seconds; current allocated memory: 223.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.3 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.98 seconds; current allocated memory: 77.572 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:224:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:168:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:157:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:150:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:393:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:295:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:392:14)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:377:18)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:367:37)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:37)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:356:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:351:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:333:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:319:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:478:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:462:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:336:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:336:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:117:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:438:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:254:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:22)
INFO: [HLS 214-115] Multiple burst reads of length 7931 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:434:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:434:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:488:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:488:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.68 seconds; current allocated memory: 80.795 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.796 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 92.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 101.795 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:419) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:434) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:447) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:287) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:488) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:174).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:107:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:287) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:472) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_1' (assessment/toplevel.cpp:182) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:191) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:219) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_121_1' (assessment/toplevel.cpp:121) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:130) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:166) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:110:7) to (assessment/toplevel.cpp:143:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 137.271 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:313:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:462:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:435:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:449:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:450:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:290:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:255:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:375:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:376:54)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:233:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:477:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:183:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:184:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:186:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:123:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:126:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:151:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:107:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:108:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:109:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 169.963 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 174.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 178.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 179.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 182.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_V_addr_17_write_ln290', assessment/toplevel.cpp:290) of constant 0 on array 'grid_info_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.99 seconds; current allocated memory: 185.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 188.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 193.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.29 seconds; current allocated memory: 210.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.377 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.24 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.33 seconds; current allocated memory: 93.575 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:234:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:232:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:178:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:407:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:343:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:494:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:478:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:454:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
INFO: [HLS 214-115] Multiple burst reads of length 7931 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:450:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:450:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:504:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:504:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.17 seconds; current allocated memory: 96.865 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 109.151 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 118.636 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:435) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:450) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:504) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:184).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:117:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:488) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_1' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_1' (assessment/toplevel.cpp:131) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:176) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 154.631 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:478:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:451:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:465:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:466:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:249:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:388:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:389:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:493:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:193:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:194:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:196:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:197:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:133:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:134:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:135:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:161:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 187.772 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 192.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 195.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 197.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 200.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_V_addr_17_write_ln300', assessment/toplevel.cpp:300) of constant 0 on array 'grid_info_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.08 seconds; current allocated memory: 202.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 206.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 211.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.25 seconds; current allocated memory: 228.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.2 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.89 seconds; current allocated memory: 77.572 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:234:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:232:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:178:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:407:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:343:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:494:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:478:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:454:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
INFO: [HLS 214-115] Multiple burst reads of length 7931 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:450:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:450:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:504:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:504:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.97 seconds; current allocated memory: 80.861 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 93.150 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 102.641 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:435) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:450) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:504) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:184).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:117:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' partially with a factor of 8.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:488) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_1' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_1' (assessment/toplevel.cpp:131) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:176) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.3 seconds; current allocated memory: 138.593 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:478:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:451:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:465:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:466:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:249:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:388:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:389:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:493:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:193:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:194:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:196:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:197:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:133:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:134:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:135:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:161:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 171.248 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 175.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 179.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 181.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 183.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_V_addr_9_write_ln300', assessment/toplevel.cpp:300) of constant 0 on array 'grid_info_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 186.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.03 seconds; current allocated memory: 189.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 194.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 211.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.97 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.8 seconds; current allocated memory: 77.572 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:234:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:232:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:178:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:407:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:343:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:494:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:478:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:454:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
INFO: [HLS 214-115] Multiple burst reads of length 7931 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:450:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:450:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:504:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:504:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.87 seconds; current allocated memory: 80.862 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 93.150 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 102.642 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:435) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:450) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:504) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:184).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:117:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:488) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_1' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_1' (assessment/toplevel.cpp:131) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:176) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 138.552 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:478:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:451:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:465:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:466:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:249:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:388:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:389:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:493:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:193:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:194:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:196:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:197:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:133:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:134:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:135:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:161:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 170.849 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 175.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 178.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 180.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 183.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.72 seconds; current allocated memory: 185.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.99 seconds; current allocated memory: 189.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 193.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 210.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'waypoint_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_9ns_9ns_18_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_18_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.04 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.74 seconds; current allocated memory: 77.572 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:234:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:232:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:178:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:407:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:343:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:494:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:478:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:454:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
INFO: [HLS 214-115] Multiple burst reads of length 7931 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:450:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:450:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:504:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:504:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.04 seconds; current allocated memory: 80.862 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 93.149 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 102.634 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:435) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:450) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:504) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:184).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:117:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:488) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_1' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_1' (assessment/toplevel.cpp:131) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:176) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 138.619 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:478:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:451:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:465:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:466:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:249:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:388:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:389:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:493:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:193:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:194:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:196:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:197:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:133:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:134:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:135:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:161:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 171.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 176.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 179.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 181.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 184.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_V_addr_17_write_ln300', assessment/toplevel.cpp:300) of constant 0 on array 'grid_info_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 187.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 190.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 195.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.21 seconds; current allocated memory: 212.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.35 seconds. CPU system time: 0.91 seconds. Elapsed time: 4.02 seconds; current allocated memory: 77.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:234:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:232:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:178:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:407:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:343:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:494:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:478:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:454:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
INFO: [HLS 214-115] Multiple burst reads of length 8831 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:450:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:450:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:504:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:504:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.89 seconds; current allocated memory: 80.799 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 103.786 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:435) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:450) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:504) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:184).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:117:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:488) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_1' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_1' (assessment/toplevel.cpp:131) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:176) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 139.769 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:478:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:451:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:465:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:466:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:249:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:388:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:389:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:493:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:193:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:194:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:196:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:197:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:133:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:134:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:135:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:161:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 171.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 176.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 180.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 181.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 184.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_V_addr_17_write_ln300', assessment/toplevel.cpp:300) of constant 0 on array 'grid_info_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 187.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 190.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 195.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.17 seconds; current allocated memory: 212.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.26 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.86 seconds; current allocated memory: 77.572 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:234:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:232:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:178:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:407:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:343:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:494:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:478:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:454:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
INFO: [HLS 214-115] Multiple burst reads of length 8631 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:450:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:450:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:504:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:504:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.92 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.04 seconds; current allocated memory: 80.862 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.311 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 103.803 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:435) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:450) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:504) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:184).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:117:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:488) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_1' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_1' (assessment/toplevel.cpp:131) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:176) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 139.791 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:478:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:451:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:465:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:466:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:249:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:388:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:389:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:493:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:193:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:194:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:196:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:197:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:133:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:134:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:135:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:161:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.43 seconds; current allocated memory: 171.929 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 176.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 180.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 181.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 184.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_V_addr_17_write_ln300', assessment/toplevel.cpp:300) of constant 0 on array 'grid_info_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.14 seconds; current allocated memory: 187.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 190.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.24 seconds; current allocated memory: 195.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.41 seconds; current allocated memory: 212.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.12 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.82 seconds; current allocated memory: 77.572 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:234:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:232:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:178:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:407:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:343:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:494:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:478:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:454:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
INFO: [HLS 214-115] Multiple burst reads of length 8631 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:450:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:450:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:504:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:504:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.92 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.17 seconds; current allocated memory: 80.861 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.308 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 103.805 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:435) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:450) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:504) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:184).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:117:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:488) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_1' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_1' (assessment/toplevel.cpp:131) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:176) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 139.785 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:478:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:451:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:465:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:466:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:249:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:388:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:389:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:493:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:193:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:194:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:196:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:197:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:133:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:134:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:135:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:161:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 171.878 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 176.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 180.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 181.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 184.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_V_addr_17_write_ln300', assessment/toplevel.cpp:300) of constant 0 on array 'grid_info_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.18 seconds; current allocated memory: 187.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 190.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 195.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 212.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.28 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.06 seconds; current allocated memory: 77.572 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:109:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:234:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:232:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:221:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:178:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:305:27)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:407:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:378:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:372:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:366:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:343:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:329:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:494:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:478:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:346:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:346:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:127:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:454:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:264:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:265:22)
INFO: [HLS 214-115] Multiple burst reads of length 8631 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:450:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:450:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:504:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:504:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.17 seconds; current allocated memory: 80.862 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 94.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 103.800 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:435) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:450) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:463) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:504) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:184).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:117:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:297) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:488) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_1' (assessment/toplevel.cpp:192) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:201) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:229) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_1' (assessment/toplevel.cpp:131) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:140) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:176) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:120:7) to (assessment/toplevel.cpp:153:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 139.789 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:323:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:478:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:451:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:465:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:466:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' (assessment/toplevel.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:249:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:265:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:388:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:389:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:243:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:493:71)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:193:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:194:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:196:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:197:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:133:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:134:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:135:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:120:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:161:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:118:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:119:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 171.929 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 176.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 180.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 181.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 184.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_V_addr_17_write_ln300', assessment/toplevel.cpp:300) of constant 0 on array 'grid_info_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 187.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 190.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 195.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 212.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.61 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.35 seconds; current allocated memory: 77.563 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:128:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:128:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:253:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:251:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:199:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:197:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:186:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:179:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:324:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:428:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:427:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:426:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:399:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:397:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:391:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:348:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:326:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:513:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:497:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:365:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:365:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:473:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:268:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:268:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:268:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:268:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:22)
INFO: [HLS 214-115] Multiple burst reads of length 8631 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:469:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:469:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:523:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:523:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.5 seconds; current allocated memory: 80.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.989 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 94.300 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 103.193 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:454) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:469) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:482) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:316) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:523) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:342) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:203).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:248) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:136:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 31250 for loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:316:38) in function 'toplevel'.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:316) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:301) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:301) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:301) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:301) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:507) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_211_1' (assessment/toplevel.cpp:211) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:248) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_150_1' (assessment/toplevel.cpp:150) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:195) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-561] Updating loop upper bound from 1954 to 1953 for loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1954 to 1953 for loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 138.685 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:342:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:497:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:470:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:484:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:485:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:319:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:268:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:284:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:86:21)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:407:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:408:58)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:102:21)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:262:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:512:71)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:118:21)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:214:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:215:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:216:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:138:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:139:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:241:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:152:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:139:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:180:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:138:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 170.088 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 174.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 178.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.98 seconds; current allocated memory: 180.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 182.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln107) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_addr_17_write_ln319', assessment/toplevel.cpp:319) of constant 0 on array 'grid_info' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.8 seconds; current allocated memory: 185.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 188.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 193.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 210.237 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.369 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.88 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.57 seconds; current allocated memory: 93.564 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:128:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:128:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:253:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:251:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:240:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:199:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:197:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:186:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:179:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:324:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:428:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:427:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:426:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:409:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:399:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:397:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:391:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:385:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:380:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:362:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:348:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:326:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:513:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:497:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:365:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:365:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:473:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:268:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:268:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:268:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:268:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:22)
INFO: [HLS 214-115] Multiple burst reads of length 8631 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:469:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:469:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:523:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:523:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.34 seconds. Elapsed time: 4 seconds; current allocated memory: 96.990 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.991 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 110.304 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 119.193 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:454) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:469) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:482) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:316) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:523) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:342) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:203).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:248) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:136:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 31250 for loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:316:38) in function 'toplevel'.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:316) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:301) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:301) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:301) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:301) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:507) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_211_1' (assessment/toplevel.cpp:211) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:248) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_150_1' (assessment/toplevel.cpp:150) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:195) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-561] Updating loop upper bound from 1954 to 1953 for loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1954 to 1953 for loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 154.684 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:342:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:497:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:470:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:484:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:485:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:319:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:268:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:284:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:86:21)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:407:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:408:58)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:102:21)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:262:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:512:71)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:118:21)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:214:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:215:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:216:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:138:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:139:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:241:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:152:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:139:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:180:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:138:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 186.084 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 190.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 194.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 196.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 198.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln107) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_addr_17_write_ln319', assessment/toplevel.cpp:319) of constant 0 on array 'grid_info' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.75 seconds; current allocated memory: 201.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 204.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 209.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.3 seconds; current allocated memory: 225.988 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.369 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.23 seconds; current allocated memory: 93.564 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:128:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:128:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:252:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:250:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:239:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:199:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:197:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:186:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:179:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:427:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:426:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:425:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:398:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:396:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:379:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:347:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:325:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:512:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:496:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:364:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:364:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:472:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:267:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:267:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:267:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:267:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:22)
INFO: [HLS 214-115] Multiple burst reads of length 8631 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:468:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:468:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:522:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:522:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.72 seconds; current allocated memory: 96.990 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.991 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 110.302 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 119.185 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:453) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:468) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:481) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:315) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:522) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:341) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:203).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:247) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:136:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 31250 for loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:315:38) in function 'toplevel'.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:315) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:300) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:300) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:300) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:300) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:506) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_211_1' (assessment/toplevel.cpp:211) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:247) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_150_1' (assessment/toplevel.cpp:150) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:195) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-561] Updating loop upper bound from 1954 to 1953 for loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1954 to 1953 for loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 154.682 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:341:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:496:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:469:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:483:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:484:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:318:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:267:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:283:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:86:21)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:406:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:407:58)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:102:21)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:261:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:511:71)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:118:21)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:214:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:215:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:216:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:138:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:139:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:152:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:139:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:180:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:138:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 186.088 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 190.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 194.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 196.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 198.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln107) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_addr_17_write_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 201.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 204.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 226.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.376 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.59 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.22 seconds; current allocated memory: 93.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:128:35)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:128:9)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:252:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:250:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:239:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:199:3)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:197:2)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:186:4)
INFO: [HLS 214-131] Inlining function 'copy_asnode(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:179:4)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:323:27)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:427:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:426:14)
INFO: [HLS 214-131] Inlining function 'set_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:425:17)
INFO: [HLS 214-131] Inlining function 'set_dir(unsigned short, unsigned short, unsigned char)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:408:22)
INFO: [HLS 214-131] Inlining function 'os_find(ap_uint<11>, ap_uint<11>)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:398:41)
INFO: [HLS 214-131] Inlining function 'get_open(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:396:30)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:390:37)
INFO: [HLS 214-131] Inlining function 'get_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:384:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:379:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:361:9)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:347:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star(Coord, Coord)' (assessment/toplevel.cpp:325:5)
INFO: [HLS 214-131] Inlining function 'get_dir(unsigned short, unsigned short)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:512:31)
INFO: [HLS 214-131] Inlining function 'a_star(Coord, Coord)' into 'toplevel(unsigned int*, unsigned int*)' (assessment/toplevel.cpp:496:27)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:364:33) in function 'toplevel' completely with a factor of 4 (assessment/toplevel.cpp:364:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:16)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:472:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:267:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:267:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:267:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:267:38)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:22)
INFO: [HLS 214-115] Multiple burst reads of length 8631 and bit width 32 in loop 'COPY_RAM_LOOP'(assessment/toplevel.cpp:468:20) has been inferred on port 'MAXI' (assessment/toplevel.cpp:468:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_BACK_PATH_LOOP'(assessment/toplevel.cpp:522:25) has been inferred on port 'MAXI' (assessment/toplevel.cpp:522:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.73 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.89 seconds; current allocated memory: 97.068 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.069 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 110.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 119.258 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:453) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'COPY_RAM_LOOP' (assessment/toplevel.cpp:468) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:481) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:315) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_BACK_PATH_LOOP' (assessment/toplevel.cpp:522) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:341) in function 'toplevel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_up' (assessment/toplevel.cpp:203).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:247) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'os_sift_down' (assessment/toplevel.cpp:136:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 31250 for loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:315:38) in function 'toplevel'.
INFO: [XFORM 203-501] Unrolling loop 'EMPTY_GRID_INFO_LOOP' (assessment/toplevel.cpp:315) in function 'toplevel' partially with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:300) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:300) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:300) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'OS_FIND_LOOP' (assessment/toplevel.cpp:300) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'MAKE_PATH_LOOP' (assessment/toplevel.cpp:506) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_211_1' (assessment/toplevel.cpp:211) in function 'os_sift_up' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:220) in function 'os_sift_up' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_UP_COPY_LOOP' (assessment/toplevel.cpp:247) in function 'os_sift_up': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_150_1' (assessment/toplevel.cpp:150) in function 'os_sift_down' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:159) in function 'os_sift_down' completely with a factor of 16.
WARNING: [HLS 200-936] Cannot unroll loop 'SIFT_DOWN_COPY_LOOP' (assessment/toplevel.cpp:195) in function 'os_sift_down': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-561] Updating loop upper bound from 1954 to 1953 for loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1954 to 1953 for loop 'EMPTY_GRID_INFO_LOOP' in function 'toplevel'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:139:7) to (assessment/toplevel.cpp:172:29) in function 'os_sift_down'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 154.755 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:341:14) in function 'toplevel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'WAYPOINT_LOOP' (assessment/toplevel.cpp:496:34) in function 'toplevel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:469:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x.V' (assessment/toplevel.cpp:483:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y.V' (assessment/toplevel.cpp:484:24)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:318:15)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:267:38)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:283:22)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:86:21)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:406:58)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score.V' (assessment/toplevel.cpp:407:58)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:102:21)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score.V' (assessment/toplevel.cpp:261:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:511:71)
INFO: [HLS 200-472] Inferring partial write operation for 'grid_info' (assessment/toplevel.cpp:118:21)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:212:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:214:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:215:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:216:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:138:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:139:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:240:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:152:28)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.y.V' (assessment/toplevel.cpp:139:7)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.target' (assessment/toplevel.cpp:180:29)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.f_score.V' (assessment/toplevel.cpp:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.g_score.V' (assessment/toplevel.cpp:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'moves.node.x.V' (assessment/toplevel.cpp:138:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 186.153 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_down': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 190.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 194.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'os_sift_up': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_UP_COPY_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 196.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 198.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=iteration_limit) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln107) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_RAM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_RAM_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'EMPTY_GRID_INFO_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('grid_info_addr_17_write_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grid_info'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'EMPTY_GRID_INFO_LOOP'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'AS_SEARCH_LOOP': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_BACK_PATH_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_BACK_PATH_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 201.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 204.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_down'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 209.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'os_sift_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'os_sift_up'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.24 seconds; current allocated memory: 226.314 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
