<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3972" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3972{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3972{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3972{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3972{left:95px;bottom:1088px;}
#t5_3972{left:121px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_3972{left:121px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t7_3972{left:95px;bottom:1046px;}
#t8_3972{left:121px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_3972{left:95px;bottom:1022px;}
#ta_3972{left:121px;bottom:1022px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tb_3972{left:69px;bottom:996px;}
#tc_3972{left:95px;bottom:999px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#td_3972{left:95px;bottom:982px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#te_3972{left:69px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_3972{left:69px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tg_3972{left:69px;bottom:882px;letter-spacing:0.13px;}
#th_3972{left:151px;bottom:882px;letter-spacing:0.15px;word-spacing:0.01px;}
#ti_3972{left:69px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tj_3972{left:829px;bottom:865px;}
#tk_3972{left:69px;bottom:842px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tl_3972{left:69px;bottom:825px;letter-spacing:-0.18px;}
#tm_3972{left:129px;bottom:832px;}
#tn_3972{left:141px;bottom:825px;letter-spacing:-0.24px;word-spacing:-0.4px;}
#to_3972{left:69px;bottom:766px;letter-spacing:0.13px;}
#tp_3972{left:151px;bottom:766px;letter-spacing:0.15px;word-spacing:0.01px;}
#tq_3972{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tr_3972{left:69px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ts_3972{left:764px;bottom:732px;}
#tt_3972{left:69px;bottom:699px;}
#tu_3972{left:95px;bottom:703px;letter-spacing:-0.15px;}
#tv_3972{left:142px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tw_3972{left:95px;bottom:686px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tx_3972{left:69px;bottom:660px;}
#ty_3972{left:95px;bottom:663px;letter-spacing:-0.17px;}
#tz_3972{left:154px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t10_3972{left:95px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_3972{left:95px;bottom:622px;}
#t12_3972{left:121px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_3972{left:121px;bottom:605px;letter-spacing:-0.14px;}
#t14_3972{left:95px;bottom:580px;}
#t15_3972{left:121px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t16_3972{left:69px;bottom:554px;}
#t17_3972{left:95px;bottom:558px;letter-spacing:-0.17px;}
#t18_3972{left:154px;bottom:558px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t19_3972{left:95px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_3972{left:95px;bottom:516px;}
#t1b_3972{left:121px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_3972{left:121px;bottom:499px;letter-spacing:-0.14px;}
#t1d_3972{left:95px;bottom:475px;}
#t1e_3972{left:121px;bottom:475px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1f_3972{left:69px;bottom:449px;}
#t1g_3972{left:95px;bottom:452px;letter-spacing:-0.2px;word-spacing:-0.47px;}
#t1h_3972{left:257px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_3972{left:95px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_3972{left:95px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1k_3972{left:69px;bottom:392px;}
#t1l_3972{left:95px;bottom:396px;letter-spacing:-0.14px;}
#t1m_3972{left:134px;bottom:396px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1n_3972{left:69px;bottom:369px;}
#t1o_3972{left:95px;bottom:373px;letter-spacing:-0.19px;word-spacing:-1.02px;}
#t1p_3972{left:596px;bottom:373px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1q_3972{left:95px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_3972{left:95px;bottom:339px;letter-spacing:-0.13px;}
#t1s_3972{left:95px;bottom:315px;}
#t1t_3972{left:121px;bottom:315px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1u_3972{left:69px;bottom:243px;letter-spacing:-0.16px;}
#t1v_3972{left:91px;bottom:243px;letter-spacing:-0.12px;word-spacing:-0.33px;}
#t1w_3972{left:91px;bottom:226px;letter-spacing:-0.12px;}
#t1x_3972{left:69px;bottom:204px;letter-spacing:-0.11px;}
#t1y_3972{left:91px;bottom:204px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#t1z_3972{left:91px;bottom:188px;letter-spacing:-0.12px;}
#t20_3972{left:69px;bottom:166px;letter-spacing:-0.16px;}
#t21_3972{left:91px;bottom:166px;letter-spacing:-0.12px;}
#t22_3972{left:91px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t23_3972{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t24_3972{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_3972{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3972{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3972{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3972{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3972{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3972{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3972{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3972{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3972" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3972Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3972" style="-webkit-user-select: none;"><object width="935" height="1210" data="3972/3972.svg" type="image/svg+xml" id="pdf3972" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3972" class="t s1_3972">26-2 </span><span id="t2_3972" class="t s1_3972">Vol. 3C </span>
<span id="t3_3972" class="t s2_3972">VMX NON-ROOT OPERATION </span>
<span id="t4_3972" class="t s3_3972">— </span><span id="t5_3972" class="t s3_3972">A general-protection fault due to the relevant segment (ES for INS; DS for OUTS unless overridden by an </span>
<span id="t6_3972" class="t s3_3972">instruction prefix) being unusable </span>
<span id="t7_3972" class="t s3_3972">— </span><span id="t8_3972" class="t s3_3972">A general-protection fault due to an offset beyond the limit of the relevant segment </span>
<span id="t9_3972" class="t s3_3972">— </span><span id="ta_3972" class="t s3_3972">An alignment-check exception </span>
<span id="tb_3972" class="t s4_3972">• </span><span id="tc_3972" class="t s3_3972">Fault-like VM exits have priority over exceptions other than those mentioned above. For example, RDMSR of a </span>
<span id="td_3972" class="t s3_3972">non-existent MSR with CPL = 0 generates a VM exit and not a general-protection exception. </span>
<span id="te_3972" class="t s3_3972">When Section 26.1.2 or Section 26.1.3 (below) identify an instruction execution that may lead to a VM exit, it is </span>
<span id="tf_3972" class="t s3_3972">assumed that the instruction does not incur a fault that takes priority over a VM exit. </span>
<span id="tg_3972" class="t s5_3972">26.1.2 </span><span id="th_3972" class="t s5_3972">Instructions That Cause VM Exits Unconditionally </span>
<span id="ti_3972" class="t s3_3972">The following instructions cause VM exits when they are executed in VMX non-root operation: CPUID, GETSEC, </span>
<span id="tj_3972" class="t s6_3972">1 </span>
<span id="tk_3972" class="t s3_3972">INVD, and XSETBV. This is also true of instructions introduced with VMX, which include: INVEPT, INVVPID, </span>
<span id="tl_3972" class="t s3_3972">VMCALL, </span>
<span id="tm_3972" class="t s6_3972">2 </span>
<span id="tn_3972" class="t s3_3972">VMCLEAR, VMLAUNCH, VMPTRLD, VMPTRST, VMRESUME, VMXOFF, and VMXON. </span>
<span id="to_3972" class="t s5_3972">26.1.3 </span><span id="tp_3972" class="t s5_3972">Instructions That Cause VM Exits Conditionally </span>
<span id="tq_3972" class="t s3_3972">Certain instructions cause VM exits in VMX non-root operation depending on the setting of the VM-execution </span>
<span id="tr_3972" class="t s3_3972">controls. The following instructions can cause “fault-like” VM exits based on the conditions described: </span>
<span id="ts_3972" class="t s6_3972">3 </span>
<span id="tt_3972" class="t s4_3972">• </span><span id="tu_3972" class="t s7_3972">CLTS. </span><span id="tv_3972" class="t s3_3972">The CLTS instruction causes a VM exit if the bits in position 3 (corresponding to CR0.TS) are set in both </span>
<span id="tw_3972" class="t s3_3972">the CR0 guest/host mask and the CR0 read shadow. </span>
<span id="tx_3972" class="t s4_3972">• </span><span id="ty_3972" class="t s7_3972">ENCLS. </span><span id="tz_3972" class="t s3_3972">The ENCLS instruction causes a VM exit if the “enable ENCLS exiting” VM-execution control is 1 and </span>
<span id="t10_3972" class="t s3_3972">one of the following is true: </span>
<span id="t11_3972" class="t s3_3972">— </span><span id="t12_3972" class="t s3_3972">The value of EAX is less than 63 and the corresponding bit in the ENCLS-exiting bitmap is 1 (see Section </span>
<span id="t13_3972" class="t s3_3972">25.6.16). </span>
<span id="t14_3972" class="t s3_3972">— </span><span id="t15_3972" class="t s3_3972">The value of EAX is greater than or equal to 63 and bit 63 in the ENCLS-exiting bitmap is 1. </span>
<span id="t16_3972" class="t s4_3972">• </span><span id="t17_3972" class="t s7_3972">ENCLV. </span><span id="t18_3972" class="t s3_3972">The ENCLV instruction causes a VM exit if the “enable ENCLV exiting” VM-execution control is 1 and </span>
<span id="t19_3972" class="t s3_3972">one of the following is true: </span>
<span id="t1a_3972" class="t s3_3972">— </span><span id="t1b_3972" class="t s3_3972">The value of EAX is less than 63 and the corresponding bit in the ENCLV-exiting bitmap is 1 (see Section </span>
<span id="t1c_3972" class="t s3_3972">25.6.17). </span>
<span id="t1d_3972" class="t s3_3972">— </span><span id="t1e_3972" class="t s3_3972">The value of EAX is greater than or equal to 63 and bit 63 in the ENCLV-exiting bitmap is 1. </span>
<span id="t1f_3972" class="t s4_3972">• </span><span id="t1g_3972" class="t s7_3972">ENQCMD, ENQCMDS. </span><span id="t1h_3972" class="t s3_3972">The behavior of each of these instructions is determined by the setting of the “PASID </span>
<span id="t1i_3972" class="t s3_3972">translation” VM-execution control. If that control is 0, the instruction executes normally. If the control is 1, </span>
<span id="t1j_3972" class="t s3_3972">instruction behavior is modified and may cause a VM exit. See Section 26.5.8. </span>
<span id="t1k_3972" class="t s4_3972">• </span><span id="t1l_3972" class="t s7_3972">HLT. </span><span id="t1m_3972" class="t s3_3972">The HLT instruction causes a VM exit if the “HLT exiting” VM-execution control is 1. </span>
<span id="t1n_3972" class="t s4_3972">• </span><span id="t1o_3972" class="t s7_3972">IN, INS/INSB/INSW/INSD, OUT, OUTS/OUTSB/OUTSW/OUTSD. </span><span id="t1p_3972" class="t s3_3972">The behavior of each of these instruc- </span>
<span id="t1q_3972" class="t s3_3972">tions is determined by the settings of the “unconditional I/O exiting” and “use I/O bitmaps” VM-execution </span>
<span id="t1r_3972" class="t s3_3972">controls: </span>
<span id="t1s_3972" class="t s3_3972">— </span><span id="t1t_3972" class="t s3_3972">If both controls are 0, the instruction executes normally. </span>
<span id="t1u_3972" class="t s8_3972">1. </span><span id="t1v_3972" class="t s8_3972">An execution of GETSEC in VMX non-root operation causes a VM exit if CR4.SMXE[Bit 14] = 1 regardless of the value of CPL or RAX. </span>
<span id="t1w_3972" class="t s8_3972">An execution of GETSEC causes an invalid-opcode exception (#UD) if CR4.SMXE[Bit 14] = 0. </span>
<span id="t1x_3972" class="t s8_3972">2. </span><span id="t1y_3972" class="t s8_3972">Under the dual-monitor treatment of SMIs and SMM, executions of VMCALL cause SMM VM exits in VMX root operation outside SMM. </span>
<span id="t1z_3972" class="t s8_3972">See Section 32.15.2. </span>
<span id="t20_3972" class="t s8_3972">3. </span><span id="t21_3972" class="t s8_3972">Items in this section may refer to secondary processor-based VM-execution controls and tertiary processor-based VM-execution </span>
<span id="t22_3972" class="t s8_3972">controls. If bit 31 of the primary processor-based VM-execution controls is 0, VMX non-root operation functions as if the secondary </span>
<span id="t23_3972" class="t s8_3972">processor-based VM-execution controls were all 0; similarly, if bit 17 of the primary processor-based VM-execution controls is 0, </span>
<span id="t24_3972" class="t s8_3972">VMX non-root operation functions as if the tertiary processor-based VM-execution controls were all 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
