vendor_name = ModelSim
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/XOR_FUNCTION.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/Test_state_machine.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/Test_roundkey.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/test_register.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/test_pc1.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/Test_mux.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/test_f_function.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/S_BOX.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/SHIFT_LEFT_2.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/SHIFT_LEFT_1.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/ROUND_KEY.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/REGISTER_TOP.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/REGISTER_C0_D0.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/P_MATRIX.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/PC_2.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/PC_1.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/MUX2_1_TOP.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/MUX2_1.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/IP_1.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/IP.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/F_XOR_L0.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/F_FUNCTION.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/E_XOR_KEY.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/E_MATRIX.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/DES_TESTBENCH_128_BIT.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/DES_ALGORITHM_128BIT.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/clock_2.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/REGISTER_FINAL.v
source_file = 1, E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/db/DES_ALGORITHM_128BIT.cbx.xml
design_name = STATE_MACHINE
instance = comp, \Add0~6 , Add0~6, STATE_MACHINE, 1
instance = comp, \Add0~8 , Add0~8, STATE_MACHINE, 1
instance = comp, \Equal0~1 , Equal0~1, STATE_MACHINE, 1
instance = comp, \always2~2 , always2~2, STATE_MACHINE, 1
instance = comp, \Clk~I , Clk, STATE_MACHINE, 1
instance = comp, \Add0~0 , Add0~0, STATE_MACHINE, 1
instance = comp, \Add0~2 , Add0~2, STATE_MACHINE, 1
instance = comp, \Counter~0 , Counter~0, STATE_MACHINE, 1
instance = comp, \Reset~I , Reset, STATE_MACHINE, 1
instance = comp, \Reset~clkctrl , Reset~clkctrl, STATE_MACHINE, 1
instance = comp, \Counter[1]~reg0 , Counter[1]~reg0, STATE_MACHINE, 1
instance = comp, \Add0~4 , Add0~4, STATE_MACHINE, 1
instance = comp, \Counter[3]~reg0 , Counter[3]~reg0, STATE_MACHINE, 1
instance = comp, \Counter[2]~reg0 , Counter[2]~reg0, STATE_MACHINE, 1
instance = comp, \Equal0~0 , Equal0~0, STATE_MACHINE, 1
instance = comp, \Counter~1 , Counter~1, STATE_MACHINE, 1
instance = comp, \Counter[4]~reg0 , Counter[4]~reg0, STATE_MACHINE, 1
instance = comp, \Equal1~0 , Equal1~0, STATE_MACHINE, 1
instance = comp, \Next_state~5 , Next_state~5, STATE_MACHINE, 1
instance = comp, \Next_state~6 , Next_state~6, STATE_MACHINE, 1
instance = comp, \Pre_state~reg0 , Pre_state~reg0, STATE_MACHINE, 1
instance = comp, \Pre_state~reg0clkctrl , Pre_state~reg0clkctrl, STATE_MACHINE, 1
instance = comp, \Counter[0]~reg0 , Counter[0]~reg0, STATE_MACHINE, 1
instance = comp, \always2~0 , always2~0, STATE_MACHINE, 1
instance = comp, \always2~1 , always2~1, STATE_MACHINE, 1
instance = comp, \Next_state~4 , Next_state~4, STATE_MACHINE, 1
instance = comp, \Done~0 , Done~0, STATE_MACHINE, 1
instance = comp, \Select_mux_pc_temp~I , Select_mux_pc_temp, STATE_MACHINE, 1
instance = comp, \Select_mux_shift_temp~I , Select_mux_shift_temp, STATE_MACHINE, 1
instance = comp, \Counter[0]~I , Counter[0], STATE_MACHINE, 1
instance = comp, \Counter[1]~I , Counter[1], STATE_MACHINE, 1
instance = comp, \Counter[2]~I , Counter[2], STATE_MACHINE, 1
instance = comp, \Counter[3]~I , Counter[3], STATE_MACHINE, 1
instance = comp, \Counter[4]~I , Counter[4], STATE_MACHINE, 1
instance = comp, \Pre_state~I , Pre_state, STATE_MACHINE, 1
instance = comp, \Next_state~I , Next_state, STATE_MACHINE, 1
instance = comp, \Done~I , Done, STATE_MACHINE, 1
