INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_labs/lab7/lab7.srcs/sim_1/new/shiftReg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftReg_tb
