
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.094072                       # Number of seconds simulated
sim_ticks                                3094072270000                       # Number of ticks simulated
final_tick                               3094072270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3429075                       # Simulator instruction rate (inst/s)
host_op_rate                                  3429074                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            75302360218                       # Simulator tick rate (ticks/s)
host_mem_usage                                 473584                       # Number of bytes of host memory used
host_seconds                                    41.09                       # Real time elapsed on the host
sim_insts                                   140895983                       # Number of instructions simulated
sim_ops                                     140895983                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       37520384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      156009984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       20297536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        8613120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       31676160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       10850944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        4406976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        1514176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst        2984704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        2938368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst        2193600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        1677568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         989120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         350976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst        1226624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data         976128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          284230400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     37520384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     20297536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     31676160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      4406976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst      2984704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst      2193600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       989120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst      1226624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     101295104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31050176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33882560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          586256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2437656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          317149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          134580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          494940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          169546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           68859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           23659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst           46636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           45912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst           34275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           26212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst           15455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data            5484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst           19166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data           15252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4441100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        485159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             529415                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          12126538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          50422217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           6560136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           2783749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          10237692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           3507011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1424329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            489380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            964652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data            949677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            708969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data            542188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            319682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data            113435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            396443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data            315483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91862883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     12126538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      6560136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     10237692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1424329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       964652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       708969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       319682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       396443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32738441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10035375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         915423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10950798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10035375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         12126538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         50422217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         916726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          6560136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          2783749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         10237692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          3507011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1424329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           489380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           964652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data           949677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           708969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data           542188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           319682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data           113435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           396443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data           315483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102813681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2990751380000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    103317760000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        202089538560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        202089538560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         66932026560                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         66932026560                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1797729171750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1797729171750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2066750736870                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2066750736870                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4423304                       # Transaction distribution
system.membus.trans_dist::ReadResp            4423304                       # Transaction distribution
system.membus.trans_dist::WriteReq              41178                       # Transaction distribution
system.membus.trans_dist::WriteResp             41178                       # Transaction distribution
system.membus.trans_dist::Writeback            485159                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           103459                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          65221                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          168680                       # Transaction distribution
system.membus.trans_dist::ReadExReq            387106                       # Transaction distribution
system.membus.trans_dist::ReadExResp           387106                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1172516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1172516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        32812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5325141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5357953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       634298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       634298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave        12634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       633149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       645783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       989958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       989958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave        17876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       774658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       792534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       137726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       137726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         7120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       140937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       148057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port        93278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total        93278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave         6792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port       154091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total       160883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port        68576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total        68576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave         6628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port       103451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total       110079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port        30910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total        30910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave         6608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port        52271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total        58879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port        38334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total        38334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave         6616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port        78897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total        85513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10614207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2845760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2845760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     37520512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     37520512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        64078                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    177142656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    177206734                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port     20297536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total     20297536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        50536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     18261312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     18311848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     31678656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     31678656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        45596                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     25267584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     25313180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      4407232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      4407232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        27908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      4235264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      4263172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port      2984896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total      2984896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave        26704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port      5153216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total      5179920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port      2194432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total      2194432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave        26491                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port      3275328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total      3301819                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port       989120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total       989120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave        26432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port      1382400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total      1408832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port      1226688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total      1226688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave        26464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port      2414848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total      2441312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               341571649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5501140                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                5501140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total             5501140                       # Request fanout histogram
system.iocache.tags.replacements                44433                       # number of replacements
system.iocache.tags.tagsinuse                0.762916                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44433                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2938792090017                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.762916                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.047682                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.047682                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400185                       # Number of tag accesses
system.iocache.tags.data_accesses              400185                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    11408240                       # DTB read hits
system.cpu0.dtb.read_misses                        43                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                    1040                       # DTB read accesses
system.cpu0.dtb.write_hits                    4821702                       # DTB write hits
system.cpu0.dtb.write_misses                        2                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                    508                       # DTB write accesses
system.cpu0.dtb.data_hits                    16229942                       # DTB hits
system.cpu0.dtb.data_misses                        45                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                    1548                       # DTB accesses
system.cpu0.itb.fetch_hits                    1526275                       # ITB hits
system.cpu0.itb.fetch_misses                       24                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                1526299                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       309384285                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   67229413                       # Number of instructions committed
system.cpu0.committedOps                     67229413                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             65028132                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                176905                       # Number of float alu accesses
system.cpu0.num_func_calls                    2126830                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      9055228                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    65028132                       # number of integer instructions
system.cpu0.num_fp_insts                       176905                       # number of float instructions
system.cpu0.num_int_register_reads           89052294                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          50248377                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               62774                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              64446                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     16249591                       # number of memory refs
system.cpu0.num_load_insts                   11417372                       # Number of load instructions
system.cpu0.num_store_insts                   4832219                       # Number of store instructions
system.cpu0.num_idle_cycles              242166115.928257                       # Number of idle cycles
system.cpu0.num_busy_cycles              67218169.071743                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.217264                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.782736                       # Percentage of idle cycles
system.cpu0.Branches                         11612675                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              1359018      2.02%      2.02% # Class of executed instruction
system.cpu0.op_class::IntAlu                 48608562     72.30%     74.32% # Class of executed instruction
system.cpu0.op_class::IntMult                  127131      0.19%     74.51% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     74.51% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  54245      0.08%     74.59% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::FloatDiv                     82      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     74.59% # Class of executed instruction
system.cpu0.op_class::MemRead                11656541     17.34%     91.93% # Class of executed instruction
system.cpu0.op_class::MemWrite                4850617      7.22%     99.15% # Class of executed instruction
system.cpu0.op_class::IprAccess                573262      0.85%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  67229458                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7291                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    139427                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   47993     36.94%     36.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     16      0.01%     36.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3053      2.35%     39.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    783      0.60%     39.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  78090     60.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              129935                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    47892     48.45%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      16      0.02%     48.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3053      3.09%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     783      0.79%     52.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   47113     47.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                98857                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2846387070000     92.00%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               22810000      0.00%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             2989930000      0.10%     92.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1774970000      0.06%     92.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           242595040000      7.84%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3093769820000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997896                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.603317                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.760819                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1259      0.93%      0.93% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.93% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.93% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.93% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1807      1.33%      2.27% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      2.27% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.01%      2.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl               122142     90.14%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6333      4.67%     97.08% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     97.08% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.00%     97.08% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     97.09% # number of callpals executed
system.cpu0.kern.callpal::rti                    3944      2.91%    100.00% # number of callpals executed
system.cpu0.kern.callpal::callsys                   4      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                135508                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             5662                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  5                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  5                      
system.cpu0.kern.mode_good::user                    5                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.000883                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.001765                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2992213530000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            51860000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1808                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7574                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7574                       # Transaction distribution
system.iobus.trans_dist::WriteReq               85434                       # Transaction distribution
system.iobus.trans_dist::WriteResp              41178                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        63402                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20506                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         6042                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        97086                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  186016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       253608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio        24148                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       294209                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3131849                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements           585744                       # number of replacements
system.cpu0.icache.tags.tagsinuse          506.469510                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66399080                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           585744                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           113.358532                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     162205290000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   506.469510                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.989198                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.989198                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        135045174                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       135045174                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     66643200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66643200                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     66643200                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66643200                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     66643200                       # number of overall hits
system.cpu0.icache.overall_hits::total       66643200                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       586258                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       586258                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       586258                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        586258                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       586258                       # number of overall misses
system.cpu0.icache.overall_misses::total       586258                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     67229458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     67229458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     67229458                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     67229458                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     67229458                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     67229458                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008720                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008720                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008720                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008720                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008720                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008720                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2448069                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          996.471599                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13480715                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2448069                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.506673                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        348570000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   996.471599                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.973117                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.973117                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          867                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          847                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.846680                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         34949679                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        34949679                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8968408                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8968408                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4450909                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4450909                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       145566                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       145566                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       139700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       139700                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     13419317                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13419317                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     13419317                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13419317                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2284901                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2284901                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       214412                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       214412                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        12997                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12997                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        12140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        12140                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2499313                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2499313                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2499313                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2499313                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11253309                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11253309                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4665321                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4665321                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       158563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       158563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       151840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       151840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     15918630                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15918630                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     15918630                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15918630                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.203043                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.203043                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.045959                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045959                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.081967                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.081967                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.079953                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079953                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.157006                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.157006                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.157006                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.157006                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       276241                       # number of writebacks
system.cpu0.dcache.writebacks::total           276241                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     3944073                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                    2362259                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                     6306332                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                    1212366                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                1212366                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       309381761                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   19498696                       # Number of instructions committed
system.cpu1.committedOps                     19498696                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             18899959                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                257839                       # Number of float alu accesses
system.cpu1.num_func_calls                     669021                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1881927                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    18899959                       # number of integer instructions
system.cpu1.num_fp_insts                       257839                       # number of float instructions
system.cpu1.num_int_register_reads           26341379                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          14328250                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads              124831                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             128594                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      6336787                       # number of memory refs
system.cpu1.num_load_insts                    3959297                       # Number of load instructions
system.cpu1.num_store_insts                   2377490                       # Number of store instructions
system.cpu1.num_idle_cycles              289888687.074523                       # Number of idle cycles
system.cpu1.num_busy_cycles              19493073.925477                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.063007                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.936993                       # Percentage of idle cycles
system.cpu1.Branches                          2813781                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                95420      0.49%      0.49% # Class of executed instruction
system.cpu1.op_class::IntAlu                 12461888     63.91%     64.40% # Class of executed instruction
system.cpu1.op_class::IntMult                   50412      0.26%     64.66% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.66% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  12016      0.06%     64.72% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      4      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.72% # Class of executed instruction
system.cpu1.op_class::MemRead                 4037824     20.71%     85.43% # Class of executed instruction
system.cpu1.op_class::MemWrite                2432980     12.48%     97.91% # Class of executed instruction
system.cpu1.op_class::IprAccess                408152      2.09%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  19498696                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    5245                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     94420                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   30151     35.95%     35.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3001      3.58%     39.53% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1599      1.91%     41.44% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  49110     58.56%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               83861                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    29383     47.57%     47.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3001      4.86%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1599      2.59%     55.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   27784     44.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                61767                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2816568820000     91.04%     91.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             2940980000      0.10%     91.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             3668460000      0.12%     91.25% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           270586780000      8.75%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3093765040000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.974528                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.565750                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.736540                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                 1497      1.67%      1.67% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      1.67% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      1.67% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 3044      3.39%      5.06% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      5.07% # number of callpals executed
system.cpu1.kern.callpal::swpipl                73892     82.27%     87.34% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6002      6.68%     94.02% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.02% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     94.02% # number of callpals executed
system.cpu1.kern.callpal::rti                    5368      5.98%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 89818                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1648                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               5999                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1520                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                 1520                      
system.cpu1.kern.mode_switch_good::kernel     0.922330                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.253376                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.397542                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      136357640000      4.61%      4.61% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0      0.00%      4.61% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2819198350000     95.39%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    3045                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           316656                       # number of replacements
system.cpu1.icache.tags.tagsinuse          463.908677                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13819097                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           316656                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            43.640724                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   463.908677                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.906072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.906072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39314541                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39314541                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     19181547                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19181547                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     19181547                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19181547                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     19181547                       # number of overall hits
system.cpu1.icache.overall_hits::total       19181547                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       317149                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       317149                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       317149                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        317149                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       317149                       # number of overall misses
system.cpu1.icache.overall_misses::total       317149                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     19498696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19498696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     19498696                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19498696                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     19498696                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19498696                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.016265                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.016265                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.016265                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.016265                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.016265                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.016265                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           113587                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          690.931484                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5305997                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           113587                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            46.713066                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   690.931484                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.674738                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.674738                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          590                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          586                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.576172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12886976                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12886976                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      3761105                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3761105                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2204393                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2204393                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        37320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        37320                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        28170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        28170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5965498                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5965498                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5965498                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5965498                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       145867                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145867                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       109378                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       109378                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        14991                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        14991                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        22968                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        22968                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       255245                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        255245                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       255245                       # number of overall misses
system.cpu1.dcache.overall_misses::total       255245                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3906972                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3906972                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2313771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2313771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        52311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        52311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        51138                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        51138                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      6220743                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6220743                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      6220743                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6220743                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.037335                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037335                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.047273                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.047273                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.286575                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.286575                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.449138                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.449138                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.041031                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.041031                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.041031                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.041031                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        46741                       # number of writebacks
system.cpu1.dcache.writebacks::total            46741                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     4453462                       # DTB read hits
system.cpu2.dtb.read_misses                      4564                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  428101                       # DTB read accesses
system.cpu2.dtb.write_hits                    2794178                       # DTB write hits
system.cpu2.dtb.write_misses                      500                       # DTB write misses
system.cpu2.dtb.write_acv                          62                       # DTB write access violations
system.cpu2.dtb.write_accesses                 147827                       # DTB write accesses
system.cpu2.dtb.data_hits                     7247640                       # DTB hits
system.cpu2.dtb.data_misses                      5064                       # DTB misses
system.cpu2.dtb.data_acv                           62                       # DTB access violations
system.cpu2.dtb.data_accesses                  575928                       # DTB accesses
system.cpu2.itb.fetch_hits                    2857614                       # ITB hits
system.cpu2.itb.fetch_misses                     2557                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                2860171                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       309382030                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   23166924                       # Number of instructions committed
system.cpu2.committedOps                     23166924                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             22437687                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                128862                       # Number of float alu accesses
system.cpu2.num_func_calls                     810020                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2265792                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    22437687                       # number of integer instructions
system.cpu2.num_fp_insts                       128862                       # number of float instructions
system.cpu2.num_int_register_reads           30963792                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          17090679                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               65765                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes              66744                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      7274047                       # number of memory refs
system.cpu2.num_load_insts                    4469237                       # Number of load instructions
system.cpu2.num_store_insts                   2804810                       # Number of store instructions
system.cpu2.num_idle_cycles              286213481.010093                       # Number of idle cycles
system.cpu2.num_busy_cycles              23168548.989907                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.074887                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.925113                       # Percentage of idle cycles
system.cpu2.Branches                          3368657                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               151706      0.65%      0.65% # Class of executed instruction
system.cpu2.op_class::IntAlu                 14974325     64.62%     65.28% # Class of executed instruction
system.cpu2.op_class::IntMult                   45772      0.20%     65.47% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     65.47% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  14584      0.06%     65.54% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   1536      0.01%     65.54% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     65.54% # Class of executed instruction
system.cpu2.op_class::MemRead                 4611087     19.90%     85.44% # Class of executed instruction
system.cpu2.op_class::MemWrite                2810600     12.13%     97.57% # Class of executed instruction
system.cpu2.op_class::IprAccess                562440      2.43%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  23172050                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    5410                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    126751                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   37560     34.31%     34.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    100      0.09%     34.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3000      2.74%     37.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    765      0.70%     37.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  68049     62.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              109474                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    36878     47.98%     47.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     100      0.13%     48.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3000      3.90%     52.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     765      1.00%     53.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   36113     46.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                76856                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2822678530000     91.24%     91.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              143000000      0.00%     91.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             2940000000      0.10%     91.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             1785580000      0.06%     91.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           266218970000      8.61%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3093766080000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.981842                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.530691                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.702048                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         6      3.77%      3.77% # number of syscalls executed
system.cpu2.kern.syscall::3                        15      9.43%     13.21% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      2.52%     15.72% # number of syscalls executed
system.cpu2.kern.syscall::6                        19     11.95%     27.67% # number of syscalls executed
system.cpu2.kern.syscall::12                        1      0.63%     28.30% # number of syscalls executed
system.cpu2.kern.syscall::17                        9      5.66%     33.96% # number of syscalls executed
system.cpu2.kern.syscall::19                        7      4.40%     38.36% # number of syscalls executed
system.cpu2.kern.syscall::20                        3      1.89%     40.25% # number of syscalls executed
system.cpu2.kern.syscall::23                        1      0.63%     40.88% # number of syscalls executed
system.cpu2.kern.syscall::24                        3      1.89%     42.77% # number of syscalls executed
system.cpu2.kern.syscall::33                        7      4.40%     47.17% # number of syscalls executed
system.cpu2.kern.syscall::45                       28     17.61%     64.78% # number of syscalls executed
system.cpu2.kern.syscall::47                        3      1.89%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::48                        3      1.89%     68.55% # number of syscalls executed
system.cpu2.kern.syscall::54                        6      3.77%     72.33% # number of syscalls executed
system.cpu2.kern.syscall::58                        1      0.63%     72.96% # number of syscalls executed
system.cpu2.kern.syscall::71                       22     13.84%     86.79% # number of syscalls executed
system.cpu2.kern.syscall::73                        3      1.89%     88.68% # number of syscalls executed
system.cpu2.kern.syscall::74                        6      3.77%     92.45% # number of syscalls executed
system.cpu2.kern.syscall::87                        1      0.63%     93.08% # number of syscalls executed
system.cpu2.kern.syscall::90                        1      0.63%     93.71% # number of syscalls executed
system.cpu2.kern.syscall::92                        5      3.14%     96.86% # number of syscalls executed
system.cpu2.kern.syscall::97                        1      0.63%     97.48% # number of syscalls executed
system.cpu2.kern.syscall::98                        1      0.63%     98.11% # number of syscalls executed
system.cpu2.kern.syscall::132                       1      0.63%     98.74% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.63%     99.37% # number of syscalls executed
system.cpu2.kern.syscall::147                       1      0.63%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   159                       # number of syscalls executed
system.cpu2.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::wripir                  795      0.69%      0.69% # number of callpals executed
system.cpu2.kern.callpal::wrmces                    1      0.00%      0.69% # number of callpals executed
system.cpu2.kern.callpal::wrfen                     1      0.00%      0.69% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 1836      1.59%      2.29% # number of callpals executed
system.cpu2.kern.callpal::tbi                      15      0.01%      2.30% # number of callpals executed
system.cpu2.kern.callpal::wrent                     7      0.01%      2.31% # number of callpals executed
system.cpu2.kern.callpal::swpipl               100386     87.14%     89.45% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6558      5.69%     95.14% # number of callpals executed
system.cpu2.kern.callpal::wrkgp                     1      0.00%     95.14% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%     95.14% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     6      0.01%     95.15% # number of callpals executed
system.cpu2.kern.callpal::whami                     3      0.00%     95.15% # number of callpals executed
system.cpu2.kern.callpal::rti                    5222      4.53%     99.68% # number of callpals executed
system.cpu2.kern.callpal::callsys                 248      0.22%     99.90% # number of callpals executed
system.cpu2.kern.callpal::imb                     117      0.10%    100.00% # number of callpals executed
system.cpu2.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                115201                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             6390                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                691                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                691                      
system.cpu2.kern.mode_good::user                  691                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.108138                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.195170                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      3049939530000     99.51%     99.51% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         14955650000      0.49%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    1837                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           494354                       # number of replacements
system.cpu2.icache.tags.tagsinuse          476.619389                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22602810                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           494354                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            45.721912                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2939107860000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   476.619389                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.930897                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.930897                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         46839079                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        46839079                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     22677071                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       22677071                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     22677071                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        22677071                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     22677071                       # number of overall hits
system.cpu2.icache.overall_hits::total       22677071                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       494979                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       494979                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       494979                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        494979                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       494979                       # number of overall misses
system.cpu2.icache.overall_misses::total       494979                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     23172050                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23172050                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     23172050                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23172050                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     23172050                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23172050                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.021361                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.021361                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.021361                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.021361                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.021361                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.021361                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           217648                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          926.003614                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6946411                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           217648                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            31.915804                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2948683150000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   926.003614                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.904300                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.904300                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          628                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14789618                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14789618                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4190782                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4190782                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2605136                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2605136                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        67265                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        67265                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        60724                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        60724                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      6795918                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6795918                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      6795918                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6795918                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       189536                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       189536                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       107264                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       107264                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        15311                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15311                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        18303                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        18303                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       296800                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        296800                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       296800                       # number of overall misses
system.cpu2.dcache.overall_misses::total       296800                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4380318                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4380318                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2712400                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2712400                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        82576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        82576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        79027                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        79027                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      7092718                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7092718                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      7092718                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7092718                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.043270                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.043270                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.039546                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.039546                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.185417                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.185417                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.231604                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.231604                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.041846                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041846                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.041846                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041846                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       113830                       # number of writebacks
system.cpu2.dcache.writebacks::total           113830                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     1461695                       # DTB read hits
system.cpu3.dtb.read_misses                      2052                       # DTB read misses
system.cpu3.dtb.read_acv                           72                       # DTB read access violations
system.cpu3.dtb.read_accesses                   13239                       # DTB read accesses
system.cpu3.dtb.write_hits                     824194                       # DTB write hits
system.cpu3.dtb.write_misses                      208                       # DTB write misses
system.cpu3.dtb.write_acv                          47                       # DTB write access violations
system.cpu3.dtb.write_accesses                   6175                       # DTB write accesses
system.cpu3.dtb.data_hits                     2285889                       # DTB hits
system.cpu3.dtb.data_misses                      2260                       # DTB misses
system.cpu3.dtb.data_acv                          119                       # DTB access violations
system.cpu3.dtb.data_accesses                   19414                       # DTB accesses
system.cpu3.itb.fetch_hits                     854872                       # ITB hits
system.cpu3.itb.fetch_misses                      795                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                 855667                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       309380527                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    6943988                       # Number of instructions committed
system.cpu3.committedOps                      6943988                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              6657819                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 14820                       # Number of float alu accesses
system.cpu3.num_func_calls                     270691                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       581037                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     6657819                       # number of integer instructions
system.cpu3.num_fp_insts                        14820                       # number of float instructions
system.cpu3.num_int_register_reads            9051430                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           5184475                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                7259                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               7430                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      2297241                       # number of memory refs
system.cpu3.num_load_insts                    1467964                       # Number of load instructions
system.cpu3.num_store_insts                    829277                       # Number of store instructions
system.cpu3.num_idle_cycles              302436688.663587                       # Number of idle cycles
system.cpu3.num_busy_cycles              6943838.336413                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.022444                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.977556                       # Percentage of idle cycles
system.cpu3.Branches                           983230                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                49633      0.71%      0.71% # Class of executed instruction
system.cpu3.op_class::IntAlu                  4255001     61.26%     61.97% # Class of executed instruction
system.cpu3.op_class::IntMult                   21673      0.31%     62.28% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.28% # Class of executed instruction
system.cpu3.op_class::FloatAdd                    931      0.01%     62.29% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     62.29% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     62.29% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     62.29% # Class of executed instruction
system.cpu3.op_class::FloatDiv                     40      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::MemRead                 1506105     21.68%     83.98% # Class of executed instruction
system.cpu3.op_class::MemWrite                 829772     11.95%     95.92% # Class of executed instruction
system.cpu3.op_class::IprAccess                283212      4.08%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   6946367                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4011                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     64499                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   15343     28.11%     28.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2998      5.49%     33.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    175      0.32%     33.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  36065     66.08%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               54581                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    15263     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2998      8.94%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     175      0.52%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   15088     45.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                33524                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2884378210000     93.23%     93.23% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             2938040000      0.09%     93.33% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              483850000      0.02%     93.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           205964940000      6.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3093765040000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.994786                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.418356                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.614206                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::2                         1      3.57%      3.57% # number of syscalls executed
system.cpu3.kern.syscall::6                         8     28.57%     32.14% # number of syscalls executed
system.cpu3.kern.syscall::41                        2      7.14%     39.29% # number of syscalls executed
system.cpu3.kern.syscall::45                        2      7.14%     46.43% # number of syscalls executed
system.cpu3.kern.syscall::48                        5     17.86%     64.29% # number of syscalls executed
system.cpu3.kern.syscall::54                        3     10.71%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        4     14.29%     89.29% # number of syscalls executed
system.cpu3.kern.syscall::90                        1      3.57%     92.86% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      3.57%     96.43% # number of syscalls executed
system.cpu3.kern.syscall::147                       1      3.57%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    28                       # number of syscalls executed
system.cpu3.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::wripir                   84      0.14%      0.15% # number of callpals executed
system.cpu3.kern.callpal::wrmces                    1      0.00%      0.15% # number of callpals executed
system.cpu3.kern.callpal::wrfen                     1      0.00%      0.15% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  523      0.90%      1.05% # number of callpals executed
system.cpu3.kern.callpal::tbi                      27      0.05%      1.10% # number of callpals executed
system.cpu3.kern.callpal::wrent                     7      0.01%      1.11% # number of callpals executed
system.cpu3.kern.callpal::swpipl                47746     82.11%     83.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                   6013     10.34%     93.56% # number of callpals executed
system.cpu3.kern.callpal::wrkgp                     1      0.00%     93.56% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     93.56% # number of callpals executed
system.cpu3.kern.callpal::whami                     3      0.01%     93.56% # number of callpals executed
system.cpu3.kern.callpal::rti                    3661      6.30%     99.86% # number of callpals executed
system.cpu3.kern.callpal::callsys                  68      0.12%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                      12      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 58150                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4107                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                409                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                409                      
system.cpu3.kern.mode_good::user                  409                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.099586                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.181134                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      3064700920000     99.96%     99.96% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          1073380000      0.04%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     524                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            68348                       # number of replacements
system.cpu3.icache.tags.tagsinuse          468.720637                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6790251                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            68348                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            99.348203                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2987169200000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   468.720637                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.915470                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.915470                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         13961597                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        13961597                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      6877504                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        6877504                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      6877504                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         6877504                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      6877504                       # number of overall hits
system.cpu3.icache.overall_hits::total        6877504                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        68863                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        68863                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        68863                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         68863                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        68863                       # number of overall misses
system.cpu3.icache.overall_misses::total        68863                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst      6946367                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      6946367                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      6946367                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      6946367                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      6946367                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      6946367                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.009914                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009914                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.009914                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009914                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.009914                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009914                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            26781                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          819.920039                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2174333                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            26781                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            81.189388                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2994908320000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   819.920039                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.800703                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.800703                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          615                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          611                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.600586                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4626435                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4626435                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1401554                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1401554                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       783829                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        783829                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        22112                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22112                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        15497                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15497                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2185383                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2185383                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2185383                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2185383                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        39495                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        39495                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        17610                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        17610                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         2639                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2639                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         4059                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4059                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        57105                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         57105                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        57105                       # number of overall misses
system.cpu3.dcache.overall_misses::total        57105                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1441049                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1441049                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       801439                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       801439                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        24751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        19556                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19556                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2242488                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2242488                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2242488                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2242488                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.027407                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027407                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.021973                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021973                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.106622                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.106622                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.207558                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.207558                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.025465                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.025465                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.025465                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.025465                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        13331                       # number of writebacks
system.cpu3.dcache.writebacks::total            13331                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                     1559768                       # DTB read hits
system.cpu4.dtb.read_misses                      3189                       # DTB read misses
system.cpu4.dtb.read_acv                           14                       # DTB read access violations
system.cpu4.dtb.read_accesses                  211522                       # DTB read accesses
system.cpu4.dtb.write_hits                     866680                       # DTB write hits
system.cpu4.dtb.write_misses                      294                       # DTB write misses
system.cpu4.dtb.write_acv                          37                       # DTB write access violations
system.cpu4.dtb.write_accesses                  92185                       # DTB write accesses
system.cpu4.dtb.data_hits                     2426448                       # DTB hits
system.cpu4.dtb.data_misses                      3483                       # DTB misses
system.cpu4.dtb.data_acv                           51                       # DTB access violations
system.cpu4.dtb.data_accesses                  303707                       # DTB accesses
system.cpu4.itb.fetch_hits                    1651639                       # ITB hits
system.cpu4.itb.fetch_misses                     1343                       # ITB misses
system.cpu4.itb.fetch_acv                           1                       # ITB acv
system.cpu4.itb.fetch_accesses                1652982                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                       309396139                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    7269860                       # Number of instructions committed
system.cpu4.committedOps                      7269860                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              6967953                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 31213                       # Number of float alu accesses
system.cpu4.num_func_calls                     258187                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       635928                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     6967953                       # number of integer instructions
system.cpu4.num_fp_insts                        31213                       # number of float instructions
system.cpu4.num_int_register_reads            9525731                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           5392495                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               20004                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes              19801                       # number of times the floating registers were written
system.cpu4.num_mem_refs                      2437617                       # number of memory refs
system.cpu4.num_load_insts                    1566368                       # Number of load instructions
system.cpu4.num_store_insts                    871249                       # Number of store instructions
system.cpu4.num_idle_cycles              302124303.304787                       # Number of idle cycles
system.cpu4.num_busy_cycles              7271835.695213                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.023503                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.976497                       # Percentage of idle cycles
system.cpu4.Branches                          1022820                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                68049      0.94%      0.94% # Class of executed instruction
system.cpu4.op_class::IntAlu                  4423874     60.82%     61.76% # Class of executed instruction
system.cpu4.op_class::IntMult                   21941      0.30%     62.06% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatAdd                   9185      0.13%     62.19% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     62.19% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     62.19% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     62.19% # Class of executed instruction
system.cpu4.op_class::FloatDiv                   1771      0.02%     62.21% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     62.21% # Class of executed instruction
system.cpu4.op_class::MemRead                 1599309     21.99%     84.20% # Class of executed instruction
system.cpu4.op_class::MemWrite                 871536     11.98%     96.18% # Class of executed instruction
system.cpu4.op_class::IprAccess                277729      3.82%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   7273394                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    3927                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     61426                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   13532     27.10%     27.10% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   2997      6.00%     33.11% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     89      0.18%     33.29% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  33307     66.71%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               49925                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    13522     45.01%     45.01% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    2997      9.98%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      89      0.30%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   13433     44.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                30041                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            2889334000000     93.39%     93.39% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22             2937060000      0.09%     93.48% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30              286150000      0.01%     93.49% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31           201364280000      6.51%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        3093921490000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999261                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.403309                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.601723                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                        10      9.90%      9.90% # number of syscalls executed
system.cpu4.kern.syscall::6                        10      9.90%     19.80% # number of syscalls executed
system.cpu4.kern.syscall::15                        1      0.99%     20.79% # number of syscalls executed
system.cpu4.kern.syscall::17                        5      4.95%     25.74% # number of syscalls executed
system.cpu4.kern.syscall::20                        1      0.99%     26.73% # number of syscalls executed
system.cpu4.kern.syscall::23                        3      2.97%     29.70% # number of syscalls executed
system.cpu4.kern.syscall::24                        3      2.97%     32.67% # number of syscalls executed
system.cpu4.kern.syscall::33                        3      2.97%     35.64% # number of syscalls executed
system.cpu4.kern.syscall::45                       18     17.82%     53.47% # number of syscalls executed
system.cpu4.kern.syscall::47                        3      2.97%     56.44% # number of syscalls executed
system.cpu4.kern.syscall::59                        2      1.98%     58.42% # number of syscalls executed
system.cpu4.kern.syscall::71                       27     26.73%     85.15% # number of syscalls executed
system.cpu4.kern.syscall::74                        9      8.91%     94.06% # number of syscalls executed
system.cpu4.kern.syscall::92                        1      0.99%     95.05% # number of syscalls executed
system.cpu4.kern.syscall::97                        1      0.99%     96.04% # number of syscalls executed
system.cpu4.kern.syscall::98                        1      0.99%     97.03% # number of syscalls executed
system.cpu4.kern.syscall::132                       3      2.97%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                   101                       # number of syscalls executed
system.cpu4.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::wripir                   22      0.04%      0.04% # number of callpals executed
system.cpu4.kern.callpal::wrmces                    1      0.00%      0.04% # number of callpals executed
system.cpu4.kern.callpal::wrfen                     1      0.00%      0.05% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  376      0.70%      0.75% # number of callpals executed
system.cpu4.kern.callpal::tbi                      13      0.02%      0.77% # number of callpals executed
system.cpu4.kern.callpal::wrent                     7      0.01%      0.79% # number of callpals executed
system.cpu4.kern.callpal::swpipl                43278     80.95%     81.74% # number of callpals executed
system.cpu4.kern.callpal::rdps                   6017     11.26%     93.00% # number of callpals executed
system.cpu4.kern.callpal::wrkgp                     1      0.00%     93.00% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     3      0.01%     93.00% # number of callpals executed
system.cpu4.kern.callpal::whami                     3      0.01%     93.01% # number of callpals executed
system.cpu4.kern.callpal::rti                    3560      6.66%     99.67% # number of callpals executed
system.cpu4.kern.callpal::callsys                 131      0.25%     99.91% # number of callpals executed
system.cpu4.kern.callpal::imb                      45      0.08%    100.00% # number of callpals executed
system.cpu4.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 53460                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             3938                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                476                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                476                      
system.cpu4.kern.mode_good::user                  476                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.120874                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.215677                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      3063857180000     99.69%     99.69% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user          9580140000      0.31%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     377                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements            46077                       # number of replacements
system.cpu4.icache.tags.tagsinuse          396.745127                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            7184517                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            46077                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           155.924149                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     2997591170000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   396.745127                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.774893                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.774893                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         14593427                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        14593427                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      7226755                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        7226755                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      7226755                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         7226755                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      7226755                       # number of overall hits
system.cpu4.icache.overall_hits::total        7226755                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        46639                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        46639                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        46639                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         46639                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        46639                       # number of overall misses
system.cpu4.icache.overall_misses::total        46639                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst      7273394                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      7273394                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      7273394                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      7273394                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      7273394                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      7273394                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.006412                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.006412                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.006412                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.006412                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.006412                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.006412                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            44927                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          501.975209                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            2329242                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            44927                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            51.845038                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     2996735350000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   501.975209                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.490210                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.490210                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          951                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.928711                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          4915838                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         4915838                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      1491690                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1491690                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       829909                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        829909                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        22060                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        22060                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        14346                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14346                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      2321599                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2321599                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      2321599                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2321599                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        48341                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        48341                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        16999                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        16999                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         1044                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1044                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         1966                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1966                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        65340                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         65340                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        65340                       # number of overall misses
system.cpu4.dcache.overall_misses::total        65340                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1540031                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1540031                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       846908                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       846908                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data        23104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        23104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        16312                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16312                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      2386939                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2386939                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      2386939                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2386939                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.031390                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.031390                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.020072                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.020072                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.045187                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.045187                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.120525                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.120525                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.027374                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.027374                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.027374                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.027374                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        17391                       # number of writebacks
system.cpu4.dcache.writebacks::total            17391                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                     1364323                       # DTB read hits
system.cpu5.dtb.read_misses                      2033                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                  158200                       # DTB read accesses
system.cpu5.dtb.write_hits                     749389                       # DTB write hits
system.cpu5.dtb.write_misses                      178                       # DTB write misses
system.cpu5.dtb.write_acv                          16                       # DTB write access violations
system.cpu5.dtb.write_accesses                  76625                       # DTB write accesses
system.cpu5.dtb.data_hits                     2113712                       # DTB hits
system.cpu5.dtb.data_misses                      2211                       # DTB misses
system.cpu5.dtb.data_acv                           16                       # DTB access violations
system.cpu5.dtb.data_accesses                  234825                       # DTB accesses
system.cpu5.itb.fetch_hits                    1426035                       # ITB hits
system.cpu5.itb.fetch_misses                     1245                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                1427280                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                       309380445                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    6347046                       # Number of instructions committed
system.cpu5.committedOps                      6347046                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              6078634                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 12890                       # Number of float alu accesses
system.cpu5.num_func_calls                     241989                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       519590                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     6078634                       # number of integer instructions
system.cpu5.num_fp_insts                        12890                       # number of float instructions
system.cpu5.num_int_register_reads            8290244                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           4746094                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                7888                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               7695                       # number of times the floating registers were written
system.cpu5.num_mem_refs                      2121354                       # number of memory refs
system.cpu5.num_load_insts                    1368112                       # Number of load instructions
system.cpu5.num_store_insts                    753242                       # Number of store instructions
system.cpu5.num_idle_cycles              303033115.816437                       # Number of idle cycles
system.cpu5.num_busy_cycles              6347329.183563                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.020516                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.979484                       # Percentage of idle cycles
system.cpu5.Branches                           879568                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                60472      0.95%      0.95% # Class of executed instruction
system.cpu5.op_class::IntAlu                  3862113     60.83%     61.78% # Class of executed instruction
system.cpu5.op_class::IntMult                   19856      0.31%     62.09% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.09% # Class of executed instruction
system.cpu5.op_class::FloatAdd                   2954      0.05%     62.14% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     62.14% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     62.14% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     62.14% # Class of executed instruction
system.cpu5.op_class::FloatDiv                    560      0.01%     62.15% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     62.15% # Class of executed instruction
system.cpu5.op_class::MemRead                 1395357     21.98%     84.12% # Class of executed instruction
system.cpu5.op_class::MemWrite                 753654     11.87%     95.99% # Class of executed instruction
system.cpu5.op_class::IprAccess                254307      4.01%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   6349273                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    3929                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     58213                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   12786     26.43%     26.43% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   2995      6.19%     32.62% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     87      0.18%     32.80% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  32516     67.20%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               48384                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    12780     44.76%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    2995     10.49%     55.24% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      87      0.30%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   12693     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                28555                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            2888657610000     93.37%     93.37% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22             2935100000      0.09%     93.47% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30              280530000      0.01%     93.47% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31           201891800000      6.53%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        3093765040000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                 0.999531                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.390362                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.590174                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::2                         1      1.59%      1.59% # number of syscalls executed
system.cpu5.kern.syscall::3                         6      9.52%     11.11% # number of syscalls executed
system.cpu5.kern.syscall::4                         3      4.76%     15.87% # number of syscalls executed
system.cpu5.kern.syscall::6                         6      9.52%     25.40% # number of syscalls executed
system.cpu5.kern.syscall::17                        3      4.76%     30.16% # number of syscalls executed
system.cpu5.kern.syscall::19                        4      6.35%     36.51% # number of syscalls executed
system.cpu5.kern.syscall::20                        2      3.17%     39.68% # number of syscalls executed
system.cpu5.kern.syscall::24                        2      3.17%     42.86% # number of syscalls executed
system.cpu5.kern.syscall::33                        1      1.59%     44.44% # number of syscalls executed
system.cpu5.kern.syscall::45                       10     15.87%     60.32% # number of syscalls executed
system.cpu5.kern.syscall::47                        2      3.17%     63.49% # number of syscalls executed
system.cpu5.kern.syscall::48                        1      1.59%     65.08% # number of syscalls executed
system.cpu5.kern.syscall::54                        3      4.76%     69.84% # number of syscalls executed
system.cpu5.kern.syscall::58                        1      1.59%     71.43% # number of syscalls executed
system.cpu5.kern.syscall::71                        9     14.29%     85.71% # number of syscalls executed
system.cpu5.kern.syscall::73                        2      3.17%     88.89% # number of syscalls executed
system.cpu5.kern.syscall::74                        2      3.17%     92.06% # number of syscalls executed
system.cpu5.kern.syscall::87                        1      1.59%     93.65% # number of syscalls executed
system.cpu5.kern.syscall::90                        1      1.59%     95.24% # number of syscalls executed
system.cpu5.kern.syscall::92                        2      3.17%     98.41% # number of syscalls executed
system.cpu5.kern.syscall::144                       1      1.59%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                    63                       # number of syscalls executed
system.cpu5.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu5.kern.callpal::wripir                    8      0.02%      0.02% # number of callpals executed
system.cpu5.kern.callpal::wrmces                    1      0.00%      0.02% # number of callpals executed
system.cpu5.kern.callpal::wrfen                     1      0.00%      0.02% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  189      0.37%      0.39% # number of callpals executed
system.cpu5.kern.callpal::tbi                       4      0.01%      0.39% # number of callpals executed
system.cpu5.kern.callpal::wrent                     7      0.01%      0.41% # number of callpals executed
system.cpu5.kern.callpal::swpipl                41960     81.23%     81.64% # number of callpals executed
system.cpu5.kern.callpal::rdps                   5991     11.60%     93.23% # number of callpals executed
system.cpu5.kern.callpal::wrkgp                     1      0.00%     93.24% # number of callpals executed
system.cpu5.kern.callpal::wrusp                     1      0.00%     93.24% # number of callpals executed
system.cpu5.kern.callpal::rdusp                     1      0.00%     93.24% # number of callpals executed
system.cpu5.kern.callpal::whami                     3      0.01%     93.25% # number of callpals executed
system.cpu5.kern.callpal::rti                    3341      6.47%     99.71% # number of callpals executed
system.cpu5.kern.callpal::callsys                  89      0.17%     99.89% # number of callpals executed
system.cpu5.kern.callpal::imb                      58      0.11%    100.00% # number of callpals executed
system.cpu5.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 51657                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             3532                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                262                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                262                      
system.cpu5.kern.mode_good::user                  262                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.074179                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.138113                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      3080583980000     99.75%     99.75% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user          7633140000      0.25%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     190                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements            33711                       # number of replacements
system.cpu5.icache.tags.tagsinuse          394.736450                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            6279370                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            33711                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           186.270653                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3075087490000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   394.736450                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.770970                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.770970                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         12732834                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        12732834                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      6314985                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        6314985                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      6314985                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         6314985                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      6314985                       # number of overall hits
system.cpu5.icache.overall_hits::total        6314985                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        34288                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        34288                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        34288                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         34288                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        34288                       # number of overall misses
system.cpu5.icache.overall_misses::total        34288                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst      6349273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      6349273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      6349273                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      6349273                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      6349273                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      6349273                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.005400                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005400                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.005400                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005400                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.005400                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005400                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            25121                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          490.205055                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2056484                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            25121                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            81.863142                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3074845120000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   490.205055                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.478716                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.478716                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          887                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          885                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.866211                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          4265862                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         4265862                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      1315824                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1315824                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       722065                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        722065                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        15487                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        15487                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        11420                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        11420                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      2037889                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2037889                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      2037889                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2037889                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        34018                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        34018                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        10456                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        10456                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          735                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          735                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         1927                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1927                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        44474                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         44474                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        44474                       # number of overall misses
system.cpu5.dcache.overall_misses::total        44474                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1349842                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1349842                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       732521                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       732521                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        16222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        13347                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        13347                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      2082363                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2082363                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      2082363                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2082363                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.025201                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.025201                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.014274                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.014274                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.045309                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.045309                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.144377                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.144377                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.021357                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.021357                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.021357                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.021357                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9179                       # number of writebacks
system.cpu5.dcache.writebacks::total             9179                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                     1103084                       # DTB read hits
system.cpu6.dtb.read_misses                       324                       # DTB read misses
system.cpu6.dtb.read_acv                           12                       # DTB read access violations
system.cpu6.dtb.read_accesses                    1846                       # DTB read accesses
system.cpu6.dtb.write_hits                     582879                       # DTB write hits
system.cpu6.dtb.write_misses                       39                       # DTB write misses
system.cpu6.dtb.write_acv                           9                       # DTB write access violations
system.cpu6.dtb.write_accesses                    906                       # DTB write accesses
system.cpu6.dtb.data_hits                     1685963                       # DTB hits
system.cpu6.dtb.data_misses                       363                       # DTB misses
system.cpu6.dtb.data_acv                           21                       # DTB access violations
system.cpu6.dtb.data_accesses                    2752                       # DTB accesses
system.cpu6.itb.fetch_hits                     659589                       # ITB hits
system.cpu6.itb.fetch_misses                      125                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                 659714                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                       309380612                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    5039529                       # Number of instructions committed
system.cpu6.committedOps                      5039529                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              4820774                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                  1715                       # Number of float alu accesses
system.cpu6.num_func_calls                     208254                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       369901                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     4820774                       # number of integer instructions
system.cpu6.num_fp_insts                         1715                       # number of float instructions
system.cpu6.num_int_register_reads            6557919                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           3823186                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                 871                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                875                       # number of times the floating registers were written
system.cpu6.num_mem_refs                      1690332                       # number of memory refs
system.cpu6.num_load_insts                    1104080                       # Number of load instructions
system.cpu6.num_store_insts                    586252                       # Number of store instructions
system.cpu6.num_idle_cycles              304343661.512343                       # Number of idle cycles
system.cpu6.num_busy_cycles              5036950.487657                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.016281                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.983719                       # Percentage of idle cycles
system.cpu6.Branches                           686623                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                30857      0.61%      0.61% # Class of executed instruction
system.cpu6.op_class::IntAlu                  3055637     60.63%     61.24% # Class of executed instruction
system.cpu6.op_class::IntMult                   18505      0.37%     61.61% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::FloatAdd                     85      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      7      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     61.61% # Class of executed instruction
system.cpu6.op_class::MemRead                 1126047     22.34%     83.95% # Class of executed instruction
system.cpu6.op_class::MemWrite                 586271     11.63%     95.59% # Class of executed instruction
system.cpu6.op_class::IprAccess                222504      4.41%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   5039913                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    3950                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     53834                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   12210     25.85%     25.85% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   2994      6.34%     32.19% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     89      0.19%     32.38% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  31932     67.62%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               47225                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    12210     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    2994     10.92%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      89      0.32%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   12123     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                27416                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            2887692110000     93.34%     93.34% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22             2934120000      0.09%     93.43% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30              285320000      0.01%     93.44% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31           202854950000      6.56%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        3093766500000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.379651                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.580540                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu6.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     3                       # number of syscalls executed
system.cpu6.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::wrmces                    1      0.00%      0.01% # number of callpals executed
system.cpu6.kern.callpal::wrfen                     1      0.00%      0.01% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   80      0.16%      0.17% # number of callpals executed
system.cpu6.kern.callpal::tbi                       4      0.01%      0.18% # number of callpals executed
system.cpu6.kern.callpal::wrent                     7      0.01%      0.19% # number of callpals executed
system.cpu6.kern.callpal::swpipl                40993     81.59%     81.78% # number of callpals executed
system.cpu6.kern.callpal::rdps                   5989     11.92%     93.70% # number of callpals executed
system.cpu6.kern.callpal::wrkgp                     1      0.00%     93.70% # number of callpals executed
system.cpu6.kern.callpal::whami                     3      0.01%     93.71% # number of callpals executed
system.cpu6.kern.callpal::rti                    3149      6.27%     99.98% # number of callpals executed
system.cpu6.kern.callpal::callsys                   9      0.02%    100.00% # number of callpals executed
system.cpu6.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu6.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 50241                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             3231                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 67                      
system.cpu6.kern.mode_good::user                   67                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.020737                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.040631                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      3089035220000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user           166030000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      81                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements            14938                       # number of replacements
system.cpu6.icache.tags.tagsinuse          393.970216                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            4913816                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            14938                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           328.947383                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   393.970216                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.769473                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.769473                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         10095281                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        10095281                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      5024458                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        5024458                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      5024458                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         5024458                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      5024458                       # number of overall hits
system.cpu6.icache.overall_hits::total        5024458                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst        15455                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        15455                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst        15455                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         15455                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst        15455                       # number of overall misses
system.cpu6.icache.overall_misses::total        15455                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst      5039913                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      5039913                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      5039913                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      5039913                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      5039913                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      5039913                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.003067                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003067                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.003067                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003067                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.003067                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003067                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements             4521                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          494.705453                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1182848                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             4521                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           261.634152                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   494.705453                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.483111                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.483111                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          748                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          3386869                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         3386869                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      1070193                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1070193                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       565043                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        565043                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        13738                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        13738                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         8590                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8590                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      1635236                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1635236                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      1635236                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1635236                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        19345                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19345                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         3914                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3914                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          453                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          453                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1891                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1891                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        23259                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         23259                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        23259                       # number of overall misses
system.cpu6.dcache.overall_misses::total        23259                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1089538                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1089538                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       568957                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       568957                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data        14191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        14191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        10481                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        10481                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1658495                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1658495                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1658495                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1658495                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.017755                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.017755                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.006879                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.006879                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.031922                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.031922                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.180422                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.180422                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.014024                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.014024                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.014024                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.014024                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1065                       # number of writebacks
system.cpu6.dcache.writebacks::total             1065                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                     1172040                       # DTB read hits
system.cpu7.dtb.read_misses                       371                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                   34037                       # DTB read accesses
system.cpu7.dtb.write_hits                     663191                       # DTB write hits
system.cpu7.dtb.write_misses                      106                       # DTB write misses
system.cpu7.dtb.write_acv                           5                       # DTB write access violations
system.cpu7.dtb.write_accesses                  15515                       # DTB write accesses
system.cpu7.dtb.data_hits                     1835231                       # DTB hits
system.cpu7.dtb.data_misses                       477                       # DTB misses
system.cpu7.dtb.data_acv                            5                       # DTB access violations
system.cpu7.dtb.data_accesses                   49552                       # DTB accesses
system.cpu7.itb.fetch_hits                     802019                       # ITB hits
system.cpu7.itb.fetch_misses                      152                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                 802171                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                       309411178                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    5400527                       # Number of instructions committed
system.cpu7.committedOps                      5400527                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              5165858                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                  5036                       # Number of float alu accesses
system.cpu7.num_func_calls                     215118                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       404777                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     5165858                       # number of integer instructions
system.cpu7.num_fp_insts                         5036                       # number of float instructions
system.cpu7.num_int_register_reads            7064150                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           4050097                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                3085                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               3072                       # number of times the floating registers were written
system.cpu7.num_mem_refs                      1839609                       # number of memory refs
system.cpu7.num_load_insts                    1172993                       # Number of load instructions
system.cpu7.num_store_insts                    666616                       # Number of store instructions
system.cpu7.num_idle_cycles              304012602.813250                       # Number of idle cycles
system.cpu7.num_busy_cycles              5398575.186750                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.017448                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.982552                       # Percentage of idle cycles
system.cpu7.Branches                           733652                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                37719      0.70%      0.70% # Class of executed instruction
system.cpu7.op_class::IntAlu                  3252479     60.22%     60.92% # Class of executed instruction
system.cpu7.op_class::IntMult                   19220      0.36%     61.27% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     61.27% # Class of executed instruction
system.cpu7.op_class::FloatAdd                   1232      0.02%     61.30% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::FloatDiv                    231      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     61.30% # Class of executed instruction
system.cpu7.op_class::MemRead                 1196485     22.15%     83.45% # Class of executed instruction
system.cpu7.op_class::MemWrite                 666791     12.35%     95.80% # Class of executed instruction
system.cpu7.op_class::IprAccess                226852      4.20%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   5401009                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    3950                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     54691                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                   12499     26.06%     26.06% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   2993      6.24%     32.31% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    168      0.35%     32.66% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  32294     67.34%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               47954                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                    12497     44.40%     44.40% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    2993     10.63%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     168      0.60%     55.63% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                   12491     44.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                28149                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            2886406400000     93.29%     93.29% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22             2933140000      0.09%     93.38% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30              329940000      0.01%     93.39% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31           204397270000      6.61%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        3094066750000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                 0.999840                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.386790                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.587000                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu7.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu7.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu7.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu7.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu7.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu7.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                    12                       # number of syscalls executed
system.cpu7.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu7.kern.callpal::wripir                    7      0.01%      0.02% # number of callpals executed
system.cpu7.kern.callpal::wrmces                    1      0.00%      0.02% # number of callpals executed
system.cpu7.kern.callpal::wrfen                     1      0.00%      0.02% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   75      0.15%      0.17% # number of callpals executed
system.cpu7.kern.callpal::wrent                     7      0.01%      0.18% # number of callpals executed
system.cpu7.kern.callpal::swpipl                41694     81.79%     81.97% # number of callpals executed
system.cpu7.kern.callpal::rdps                   5987     11.74%     93.72% # number of callpals executed
system.cpu7.kern.callpal::wrkgp                     1      0.00%     93.72% # number of callpals executed
system.cpu7.kern.callpal::wrusp                     1      0.00%     93.72% # number of callpals executed
system.cpu7.kern.callpal::whami                     3      0.01%     93.73% # number of callpals executed
system.cpu7.kern.callpal::rti                    3179      6.24%     99.96% # number of callpals executed
system.cpu7.kern.callpal::callsys                  15      0.03%     99.99% # number of callpals executed
system.cpu7.kern.callpal::imb                       2      0.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 50975                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             3255                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                 97                      
system.cpu7.kern.mode_good::user                   98                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.029800                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.058157                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      3092556730000     99.95%     99.95% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user          1510000000      0.05%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      76                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements            18645                       # number of replacements
system.cpu7.icache.tags.tagsinuse          400.426727                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            5233311                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            18645                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           280.681738                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3090526560000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   400.426727                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.782083                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.782083                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         10821185                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        10821185                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      5381842                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        5381842                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      5381842                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         5381842                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      5381842                       # number of overall hits
system.cpu7.icache.overall_hits::total        5381842                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        19167                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        19167                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        19167                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         19167                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        19167                       # number of overall misses
system.cpu7.icache.overall_misses::total        19167                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst      5401009                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      5401009                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      5401009                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      5401009                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      5401009                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      5401009                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.003549                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003549                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.003549                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003549                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.003549                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003549                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            14419                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          594.674428                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1776808                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            14419                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           123.226853                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3090166460000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   594.674428                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.580737                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.580737                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          582                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          3695155                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         3695155                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      1132224                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1132224                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       637864                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        637864                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data        17124                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17124                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         9432                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         9432                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      1770088                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1770088                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      1770088                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1770088                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        22634                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        22634                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        10532                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        10532                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          625                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          625                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         1967                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1967                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        33166                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         33166                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        33166                       # number of overall misses
system.cpu7.dcache.overall_misses::total        33166                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1154858                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1154858                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       648396                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       648396                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data        17749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        11399                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        11399                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1803254                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1803254                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1803254                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1803254                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.019599                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.019599                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.016243                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.016243                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.035213                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.035213                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.172559                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.172559                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.018392                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018392                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.018392                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018392                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7381                       # number of writebacks
system.cpu7.dcache.writebacks::total             7381                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.402336                       # Number of seconds simulated
sim_ticks                                402335880000                       # Number of ticks simulated
final_tick                               3496408150000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7258616                       # Simulator instruction rate (inst/s)
host_op_rate                                  7258613                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            11387721014                       # Simulator tick rate (ticks/s)
host_mem_usage                                 478704                       # Number of bytes of host memory used
host_seconds                                    35.33                       # Real time elapsed on the host
sim_insts                                   256451475                       # Number of instructions simulated
sim_ops                                     256451475                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1616896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         433088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         197952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          60032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       19330560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        7765824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst       18381440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        8305984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst       16990144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        5904064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst       12820480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        3065536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst       11990976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data        1932800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst        1801152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data         665984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111262912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1616896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       197952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     19330560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst     18381440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst     16990144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst     12820480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst     11990976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst      1801152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      83129600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15270080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16117952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           25264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            6767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            3093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          302040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          121341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          287210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          129781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst          265471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           92251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst          200320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           47899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst          187359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           30200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst           28143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data           10406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1738483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        238595                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             251843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           4018772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           1076434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            492007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            149209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          48045827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          19301843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          45686803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          20644403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          42228757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          14674466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          31865117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           7619345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          29803397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           4803946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           4476737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           1655294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             276542356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      4018772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       492007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     48045827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     45686803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     42228757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     31865117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     29803397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      4476737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        206617416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37953563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2107374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40060936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37953563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          4018772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          1076434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2107374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           492007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           149209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         48045827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         19301843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         45686803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         20644403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         42228757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         14674466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         31865117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          7619345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         29803397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          4803946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          4476737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          1655294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            316603292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   388903916250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     13434980000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        228368359440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        228368359440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         75635568315                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         75635568315                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2031497823750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2031497823750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2335501751505                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2335501751505                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2349433                       # Transaction distribution
system.membus.trans_dist::ReadResp            2349433                       # Transaction distribution
system.membus.trans_dist::WriteReq              31151                       # Transaction distribution
system.membus.trans_dist::WriteResp             31151                       # Transaction distribution
system.membus.trans_dist::Writeback            238595                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           368072                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         188717                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          556789                       # Transaction distribution
system.membus.trans_dist::ReadExReq            188611                       # Transaction distribution
system.membus.trans_dist::ReadExResp           188611                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        50528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        50528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        14708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        64026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        78734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         6186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         6186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         9788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        10672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       604080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       604080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave        13774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       928276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       942050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       574420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       574420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave        13658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       970935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       984593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port       530944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total       530944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave        12246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port       815762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total       828008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port       400640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total       400640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave         8146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port       516406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total       524552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port       374718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total       374718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave         7258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port       436974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total       444232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port        56286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total        56286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave         1664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port        78194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total        79858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6517059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       849856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       849856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1616896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1616896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        12866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1520128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1532994                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       197952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       197952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         3536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       224384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       227920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     19330560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     19330560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        52555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     23910656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     23963211                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port     18381440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total     18381440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        54284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port     24975872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total     25030156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port     16990208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total     16990208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave        48984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port     20031360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total     20080344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port     12820480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total     12820480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave        32584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port     11964224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total     11996808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port     11990976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total     11990976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave        29032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port      9600960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total      9629992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port      1801152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total      1801152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave         6649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port      2024512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total      2031161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               178472106                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3341658                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                3341658    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total             3341658                       # Request fanout histogram
system.iocache.tags.replacements                13279                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13279                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119511                       # Number of tag accesses
system.iocache.tags.data_accesses              119511                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      655367                       # DTB read hits
system.cpu0.dtb.read_misses                       388                       # DTB read misses
system.cpu0.dtb.read_acv                           12                       # DTB read access violations
system.cpu0.dtb.read_accesses                   27921                       # DTB read accesses
system.cpu0.dtb.write_hits                     331698                       # DTB write hits
system.cpu0.dtb.write_misses                       52                       # DTB write misses
system.cpu0.dtb.write_acv                           9                       # DTB write access violations
system.cpu0.dtb.write_accesses                   8011                       # DTB write accesses
system.cpu0.dtb.data_hits                      987065                       # DTB hits
system.cpu0.dtb.data_misses                       440                       # DTB misses
system.cpu0.dtb.data_acv                           21                       # DTB access violations
system.cpu0.dtb.data_accesses                   35932                       # DTB accesses
system.cpu0.itb.fetch_hits                     329234                       # ITB hits
system.cpu0.itb.fetch_misses                      137                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 329371                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        40235157                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    3184350                       # Number of instructions committed
system.cpu0.committedOps                      3184350                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              3056358                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 71573                       # Number of float alu accesses
system.cpu0.num_func_calls                     180576                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       279247                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     3056358                       # number of integer instructions
system.cpu0.num_fp_insts                        71573                       # number of float instructions
system.cpu0.num_int_register_reads            4186216                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           2349228                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               70225                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              54690                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       991907                       # number of memory refs
system.cpu0.num_load_insts                     658145                       # Number of load instructions
system.cpu0.num_store_insts                    333762                       # Number of store instructions
system.cpu0.num_idle_cycles              37050686.819215                       # Number of idle cycles
system.cpu0.num_busy_cycles              3184470.180785                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.079146                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.920854                       # Percentage of idle cycles
system.cpu0.Branches                           502040                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                17050      0.54%      0.54% # Class of executed instruction
system.cpu0.op_class::IntAlu                  2043211     64.15%     64.69% # Class of executed instruction
system.cpu0.op_class::IntMult                    6992      0.22%     64.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     64.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  18833      0.59%     65.50% # Class of executed instruction
system.cpu0.op_class::FloatCmp                   1963      0.06%     65.56% # Class of executed instruction
system.cpu0.op_class::FloatCvt                    489      0.02%     65.58% # Class of executed instruction
system.cpu0.op_class::FloatMult                  4585      0.14%     65.72% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   1682      0.05%     65.77% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::MemRead                  682318     21.42%     87.20% # Class of executed instruction
system.cpu0.op_class::MemWrite                 335079     10.52%     97.72% # Class of executed instruction
system.cpu0.op_class::IprAccess                 72609      2.28%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   3184811                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     748                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     15829                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4568     33.83%     33.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.07%     33.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    412      3.05%     36.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    205      1.52%     38.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8306     61.52%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               13501                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4568     47.79%     47.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.10%     47.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     412      4.31%     52.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     205      2.14%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4363     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 9558                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            379707520000     94.37%     94.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               15000000      0.00%     94.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              403760000      0.10%     94.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              492940000      0.12%     94.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            21724870000      5.40%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        402344090000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.525283                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.707948                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     4                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  150      1.03%      1.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  412      2.82%      3.85% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.03%      3.88% # number of callpals executed
system.cpu0.kern.callpal::swpipl                11906     81.53%     85.40% # number of callpals executed
system.cpu0.kern.callpal::rdps                    852      5.83%     91.24% # number of callpals executed
system.cpu0.kern.callpal::rti                     968      6.63%     97.86% # number of callpals executed
system.cpu0.kern.callpal::callsys                 283      1.94%     99.80% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.01%     99.81% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 28      0.19%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 14604                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1380                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                342                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                342                      
system.cpu0.kern.mode_good::user                  342                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.247826                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.397213                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      489087030000     99.72%     99.72% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1396490000      0.28%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     412                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 5049                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5049                       # Transaction distribution
system.iobus.trans_dist::WriteReq               44399                       # Transaction distribution
system.iobus.trans_dist::WriteResp              31151                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        58314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        13052                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        72338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26558                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26558                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   98896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       233256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         6526                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       240490                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1088610                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements            25264                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2737123                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            25264                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           108.340841                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6394886                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6394886                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      3159547                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3159547                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3159547                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3159547                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3159547                       # number of overall hits
system.cpu0.icache.overall_hits::total        3159547                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        25264                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        25264                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        25264                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         25264                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        25264                       # number of overall misses
system.cpu0.icache.overall_misses::total        25264                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3184811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3184811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3184811                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3184811                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3184811                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3184811                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.007933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007933                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.007933                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.007933                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007933                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             7561                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          927.723958                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             603908                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             7561                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            79.871446                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   927.723958                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.905980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.905980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          805                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1986842                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1986842                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       626673                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         626673                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       312860                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        312860                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         7724                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7724                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         5401                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5401                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       939533                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          939533                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       939533                       # number of overall hits
system.cpu0.dcache.overall_hits::total         939533                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        16452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16452                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         8730                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8730                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         2061                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2061                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         3207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3207                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        25182                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25182                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        25182                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25182                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data       643125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       643125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       321590                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       321590                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         9785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         8608                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8608                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       964715                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       964715                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       964715                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       964715                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.025581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025581                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.027146                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.027146                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.210629                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.210629                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.372560                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.372560                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.026103                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026103                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.026103                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026103                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3126                       # number of writebacks
system.cpu0.dcache.writebacks::total             3126                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      161685                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                      84855                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                      246540                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                      89260                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  89260                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        40237216                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     754463                       # Number of instructions committed
system.cpu1.committedOps                       754463                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               725000                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   268                       # Number of float alu accesses
system.cpu1.num_func_calls                      30334                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        59720                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      725000                       # number of integer instructions
system.cpu1.num_fp_insts                          268                       # number of float instructions
system.cpu1.num_int_register_reads            1000652                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            573338                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 132                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                136                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       247014                       # number of memory refs
system.cpu1.num_load_insts                     161705                       # Number of load instructions
system.cpu1.num_store_insts                     85309                       # Number of store instructions
system.cpu1.num_idle_cycles              39482972.493422                       # Number of idle cycles
system.cpu1.num_busy_cycles              754243.506578                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.018745                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.981255                       # Percentage of idle cycles
system.cpu1.Branches                           104525                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 4128      0.55%      0.55% # Class of executed instruction
system.cpu1.op_class::IntAlu                   467284     61.94%     62.48% # Class of executed instruction
system.cpu1.op_class::IntMult                    2835      0.38%     62.86% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      8      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.86% # Class of executed instruction
system.cpu1.op_class::MemRead                  164741     21.84%     84.70% # Class of executed instruction
system.cpu1.op_class::MemWrite                  85313     11.31%     96.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                 30154      4.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    754463                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     442                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      7374                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1703     26.06%     26.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    412      6.31%     32.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     30      0.46%     32.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   4389     67.17%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                6534                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1703     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     412     10.79%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      30      0.79%     56.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1673     43.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3818                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            397409910000     98.77%     98.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              403760000      0.10%     98.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               98780000      0.02%     98.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             4455290000      1.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        402367740000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.381180                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.584328                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpctx                    4      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 5650     81.51%     81.56% # number of callpals executed
system.cpu1.kern.callpal::rdps                    836     12.06%     93.62% # number of callpals executed
system.cpu1.kern.callpal::rti                     442      6.38%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  6932                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                444                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  2                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.004505                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.008969                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         167820000      0.05%      0.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0      0.00%      0.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        307038830000     99.95%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       4                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             3089                       # number of replacements
system.cpu1.icache.tags.tagsinuse          490.779426                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             606013                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3089                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           196.184202                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   490.779426                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.958554                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.958554                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1512019                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1512019                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       751370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         751370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       751370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          751370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       751370                       # number of overall hits
system.cpu1.icache.overall_hits::total         751370                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3093                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3093                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3093                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3093                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3093                       # number of overall misses
system.cpu1.icache.overall_misses::total         3093                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst       754463                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       754463                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       754463                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       754463                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       754463                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       754463                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004100                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004100                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004100                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004100                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004100                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004100                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements              698                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          784.312154                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             327066                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              698                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           468.575931                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   784.312154                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.765930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.765930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          767                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.778320                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           495558                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          495558                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       157129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         157129                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        81792                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         81792                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1425                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1425                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          946                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          946                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       238921                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          238921                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       238921                       # number of overall hits
system.cpu1.dcache.overall_hits::total         238921                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3093                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1154                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           58                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          509                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          509                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         4247                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4247                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         4247                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4247                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data       160222                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       160222                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        82946                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        82946                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       243168                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       243168                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       243168                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       243168                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019304                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019304                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.013913                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013913                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.039110                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.039110                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.349828                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.349828                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017465                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017465                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.017465                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017465                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          160                       # number of writebacks
system.cpu1.dcache.writebacks::total              160                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     5859211                       # DTB read hits
system.cpu2.dtb.read_misses                      1716                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  727867                       # DTB read accesses
system.cpu2.dtb.write_hits                    2897522                       # DTB write hits
system.cpu2.dtb.write_misses                     1213                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 198484                       # DTB write accesses
system.cpu2.dtb.data_hits                     8756733                       # DTB hits
system.cpu2.dtb.data_misses                      2929                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                  926351                       # DTB accesses
system.cpu2.itb.fetch_hits                    4665647                       # ITB hits
system.cpu2.itb.fetch_misses                      443                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                4666090                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        40237194                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   26799701                       # Number of instructions committed
system.cpu2.committedOps                     26799701                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             25354517                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               1788889                       # Number of float alu accesses
system.cpu2.num_func_calls                     873285                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2956207                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    25354517                       # number of integer instructions
system.cpu2.num_fp_insts                      1788889                       # number of float instructions
system.cpu2.num_int_register_reads           36657674                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          18525889                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             1899651                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            1458529                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      8816387                       # number of memory refs
system.cpu2.num_load_insts                    5892933                       # Number of load instructions
system.cpu2.num_store_insts                   2923454                       # Number of store instructions
system.cpu2.num_idle_cycles              13434517.243962                       # Number of idle cycles
system.cpu2.num_busy_cycles              26802676.756038                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.666117                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.333883                       # Percentage of idle cycles
system.cpu2.Branches                          4128472                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               143654      0.54%      0.54% # Class of executed instruction
system.cpu2.op_class::IntAlu                 16431165     61.30%     61.84% # Class of executed instruction
system.cpu2.op_class::IntMult                   55540      0.21%     62.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     62.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                 558515      2.08%     64.13% # Class of executed instruction
system.cpu2.op_class::FloatCmp                  38689      0.14%     64.28% # Class of executed instruction
system.cpu2.op_class::FloatCvt                   9169      0.03%     64.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                159045      0.59%     64.90% # Class of executed instruction
system.cpu2.op_class::FloatDiv                  33414      0.12%     65.03% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     65.03% # Class of executed instruction
system.cpu2.op_class::MemRead                 6016214     22.45%     87.47% # Class of executed instruction
system.cpu2.op_class::MemWrite                2934782     10.95%     98.42% # Class of executed instruction
system.cpu2.op_class::IprAccess                422449      1.58%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  26802637                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2859                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     79818                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   24496     40.88%     40.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.03%     40.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    416      0.69%     41.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   2748      4.59%     46.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  32246     53.81%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               59924                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    24495     49.55%     49.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.04%     49.59% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     416      0.84%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    2748      5.56%     55.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   21756     44.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                49433                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            224951510000     55.91%     55.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               25740000      0.01%     55.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              405000000      0.10%     56.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             6184610000      1.54%     57.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           170776490000     42.45%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        402343350000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999959                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.674688                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.824928                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      1.39%      1.39% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.39%      2.78% # number of syscalls executed
system.cpu2.kern.syscall::4                        32     44.44%     47.22% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      5.56%     52.78% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.39%     54.17% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.39%     55.56% # number of syscalls executed
system.cpu2.kern.syscall::71                       20     27.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      2.78%     86.11% # number of syscalls executed
system.cpu2.kern.syscall::74                        7      9.72%     95.83% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.39%     97.22% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.39%     98.61% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.39%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    72                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 3292      4.49%      4.49% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 6087      8.31%     12.80% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.01%     12.81% # number of callpals executed
system.cpu2.kern.callpal::swpipl                48010     65.53%     78.35% # number of callpals executed
system.cpu2.kern.callpal::rdps                    932      1.27%     79.62% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     79.62% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     79.62% # number of callpals executed
system.cpu2.kern.callpal::rti                    8738     11.93%     91.55% # number of callpals executed
system.cpu2.kern.callpal::callsys                5348      7.30%     98.85% # number of callpals executed
system.cpu2.kern.callpal::rdunique                844      1.15%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 73263                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            14824                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               5602                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               5602                      
system.cpu2.kern.mode_good::user                 5602                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.377901                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.548517                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      390556410000     91.71%     91.71% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         35306850000      8.29%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    6087                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           302040                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           26544894                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           302040                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            87.885360                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         53907314                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        53907314                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     26500597                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       26500597                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     26500597                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        26500597                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     26500597                       # number of overall hits
system.cpu2.icache.overall_hits::total       26500597                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       302040                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       302040                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       302040                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        302040                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       302040                       # number of overall misses
system.cpu2.icache.overall_misses::total       302040                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     26802637                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     26802637                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     26802637                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     26802637                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     26802637                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     26802637                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.011269                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011269                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.011269                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011269                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.011269                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011269                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           140764                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          947.712995                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8506864                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           140764                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            60.433520                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   947.712995                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.925501                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.925501                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          978                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          976                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17896528                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17896528                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      5597015                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5597015                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2691842                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2691842                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        47751                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        47751                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        33318                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        33318                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      8288857                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8288857                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      8288857                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8288857                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       213077                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       213077                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       138442                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       138442                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        33203                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        33203                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        43115                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        43115                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       351519                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        351519                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       351519                       # number of overall misses
system.cpu2.dcache.overall_misses::total       351519                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      5810092                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5810092                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2830284                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2830284                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        80954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        80954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        76433                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        76433                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8640376                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8640376                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8640376                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8640376                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.036674                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036674                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.048915                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.048915                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.410147                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.410147                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.564089                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.564089                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.040683                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040683                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.040683                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.040683                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        72602                       # number of writebacks
system.cpu2.dcache.writebacks::total            72602                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     5898911                       # DTB read hits
system.cpu3.dtb.read_misses                      1360                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                  728320                       # DTB read accesses
system.cpu3.dtb.write_hits                    2812073                       # DTB write hits
system.cpu3.dtb.write_misses                      843                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                 176098                       # DTB write accesses
system.cpu3.dtb.data_hits                     8710984                       # DTB hits
system.cpu3.dtb.data_misses                      2203                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                  904418                       # DTB accesses
system.cpu3.itb.fetch_hits                    4573703                       # ITB hits
system.cpu3.itb.fetch_misses                      196                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                4573899                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        40237363                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   26550713                       # Number of instructions committed
system.cpu3.committedOps                     26550713                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             25062316                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               1895341                       # Number of float alu accesses
system.cpu3.num_func_calls                     869948                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      2948102                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    25062316                       # number of integer instructions
system.cpu3.num_fp_insts                      1895341                       # number of float instructions
system.cpu3.num_int_register_reads           36280941                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          18288464                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             2030518                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            1560807                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      8770470                       # number of memory refs
system.cpu3.num_load_insts                    5932245                       # Number of load instructions
system.cpu3.num_store_insts                   2838225                       # Number of store instructions
system.cpu3.num_idle_cycles              13684490.355350                       # Number of idle cycles
system.cpu3.num_busy_cycles              26552872.644650                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.659906                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.340094                       # Percentage of idle cycles
system.cpu3.Branches                          4115476                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               127486      0.48%      0.48% # Class of executed instruction
system.cpu3.op_class::IntAlu                 16191663     60.98%     61.46% # Class of executed instruction
system.cpu3.op_class::IntMult                   54325      0.20%     61.66% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     61.66% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 604477      2.28%     63.94% # Class of executed instruction
system.cpu3.op_class::FloatCmp                  41289      0.16%     64.10% # Class of executed instruction
system.cpu3.op_class::FloatCvt                   9552      0.04%     64.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                170708      0.64%     64.77% # Class of executed instruction
system.cpu3.op_class::FloatDiv                  35590      0.13%     64.91% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.91% # Class of executed instruction
system.cpu3.op_class::MemRead                 6053661     22.80%     87.71% # Class of executed instruction
system.cpu3.op_class::MemWrite                2850277     10.73%     98.44% # Class of executed instruction
system.cpu3.op_class::IprAccess                413909      1.56%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  26552937                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2803                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     78478                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   23990     40.36%     40.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    413      0.69%     41.05% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   2789      4.69%     45.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  32248     54.25%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               59440                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    23990     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     413      0.85%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    2789      5.76%     56.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   21239     43.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                48431                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            221445620000     55.04%     55.04% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              404070000      0.10%     55.14% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             6276140000      1.56%     56.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           174219770000     43.30%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        402345600000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.658614                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.814788                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2     40.00%     40.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 3582      4.92%      4.92% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 6174      8.47%     13.39% # number of callpals executed
system.cpu3.kern.callpal::tbi                      13      0.02%     13.41% # number of callpals executed
system.cpu3.kern.callpal::swpipl                47405     65.06%     78.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                    857      1.18%     79.65% # number of callpals executed
system.cpu3.kern.callpal::rti                    8839     12.13%     91.78% # number of callpals executed
system.cpu3.kern.callpal::callsys                5480      7.52%     99.30% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.00%     99.30% # number of callpals executed
system.cpu3.kern.callpal::rdunique                510      0.70%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 72862                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            15014                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               5711                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               5711                      
system.cpu3.kern.mode_good::user                 5711                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.380378                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.551122                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      391560730000     91.94%     91.94% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         34335640000      8.06%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    6174                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements           287210                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           25492116                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           287210                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            88.757759                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          465                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         53393084                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        53393084                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     26265727                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       26265727                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     26265727                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        26265727                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     26265727                       # number of overall hits
system.cpu3.icache.overall_hits::total       26265727                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       287210                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       287210                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       287210                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        287210                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       287210                       # number of overall misses
system.cpu3.icache.overall_misses::total       287210                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     26552937                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     26552937                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     26552937                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     26552937                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     26552937                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     26552937                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.010817                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010817                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.010817                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010817                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.010817                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010817                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           152724                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          955.339606                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8333660                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           152724                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            54.566800                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   955.339606                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.932949                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.932949                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          904                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          844                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17819837                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17819837                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      5617280                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5617280                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2610497                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2610497                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        46040                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        46040                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        30947                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30947                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      8227777                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8227777                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      8227777                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8227777                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       233730                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       233730                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       135825                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       135825                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        33811                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        33811                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        44383                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        44383                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       369555                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        369555                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       369555                       # number of overall misses
system.cpu3.dcache.overall_misses::total       369555                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      5851010                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5851010                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      2746322                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2746322                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        79851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        79851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        75330                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        75330                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      8597332                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8597332                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      8597332                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8597332                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.039947                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.039947                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.049457                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049457                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.423426                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.423426                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.589181                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.589181                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.042985                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042985                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.042985                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042985                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        75437                       # number of writebacks
system.cpu3.dcache.writebacks::total            75437                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                     5293207                       # DTB read hits
system.cpu4.dtb.read_misses                      1403                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                  651015                       # DTB read accesses
system.cpu4.dtb.write_hits                    2581278                       # DTB write hits
system.cpu4.dtb.write_misses                      938                       # DTB write misses
system.cpu4.dtb.write_acv                           5                       # DTB write access violations
system.cpu4.dtb.write_accesses                 165179                       # DTB write accesses
system.cpu4.dtb.data_hits                     7874485                       # DTB hits
system.cpu4.dtb.data_misses                      2341                       # DTB misses
system.cpu4.dtb.data_acv                            5                       # DTB access violations
system.cpu4.dtb.data_accesses                  816194                       # DTB accesses
system.cpu4.itb.fetch_hits                    4115751                       # ITB hits
system.cpu4.itb.fetch_misses                      224                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                4115975                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                        40251353                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   24017468                       # Number of instructions committed
system.cpu4.committedOps                     24017468                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             22702308                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses               1661903                       # Number of float alu accesses
system.cpu4.num_func_calls                     791303                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      2610941                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    22702308                       # number of integer instructions
system.cpu4.num_fp_insts                      1661903                       # number of float instructions
system.cpu4.num_int_register_reads           32891774                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          16609216                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads             1764283                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes            1357750                       # number of times the floating registers were written
system.cpu4.num_mem_refs                      7930573                       # number of memory refs
system.cpu4.num_load_insts                    5324739                       # Number of load instructions
system.cpu4.num_store_insts                   2605834                       # Number of store instructions
system.cpu4.num_idle_cycles              16223398.473217                       # Number of idle cycles
system.cpu4.num_busy_cycles              24027954.526783                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.596948                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.403052                       # Percentage of idle cycles
system.cpu4.Branches                          3673438                       # Number of branches fetched
system.cpu4.op_class::No_OpClass               116920      0.49%      0.49% # Class of executed instruction
system.cpu4.op_class::IntAlu                 14675923     61.10%     61.59% # Class of executed instruction
system.cpu4.op_class::IntMult                   49725      0.21%     61.79% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     61.79% # Class of executed instruction
system.cpu4.op_class::FloatAdd                 521812      2.17%     63.97% # Class of executed instruction
system.cpu4.op_class::FloatCmp                  36115      0.15%     64.12% # Class of executed instruction
system.cpu4.op_class::FloatCvt                   8624      0.04%     64.15% # Class of executed instruction
system.cpu4.op_class::FloatMult                146610      0.61%     64.76% # Class of executed instruction
system.cpu4.op_class::FloatDiv                  31117      0.13%     64.89% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.89% # Class of executed instruction
system.cpu4.op_class::MemRead                 5435678     22.63%     87.52% # Class of executed instruction
system.cpu4.op_class::MemWrite                2615660     10.89%     98.41% # Class of executed instruction
system.cpu4.op_class::IprAccess                381630      1.59%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  24019814                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    2749                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     71221                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   21903     40.90%     40.90% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    415      0.77%     41.68% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                   2705      5.05%     46.73% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  28527     53.27%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               53550                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    21901     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     415      0.94%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                    2705      6.11%     56.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   19226     43.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                44247                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            239282960000     59.45%     59.45% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22              404690000      0.10%     59.55% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30             6078270000      1.51%     61.06% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31           156715220000     38.94%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        402481140000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999909                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.673958                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.826275                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1      7.69%      7.69% # number of syscalls executed
system.cpu4.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      7.69%     23.08% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      7.69%     30.77% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      7.69%     38.46% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     23.08%     61.54% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     30.77%     92.31% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      7.69%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    13                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                 3010      4.59%      4.59% # number of callpals executed
system.cpu4.kern.callpal::swpctx                 5830      8.90%     13.49% # number of callpals executed
system.cpu4.kern.callpal::tbi                       9      0.01%     13.50% # number of callpals executed
system.cpu4.kern.callpal::swpipl                42212     64.41%     77.91% # number of callpals executed
system.cpu4.kern.callpal::rdps                    850      1.30%     79.21% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.00%     79.21% # number of callpals executed
system.cpu4.kern.callpal::rti                    8225     12.55%     91.76% # number of callpals executed
system.cpu4.kern.callpal::callsys                4950      7.55%     99.31% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.00%     99.32% # number of callpals executed
system.cpu4.kern.callpal::rdunique                448      0.68%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 65538                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel            14054                       # number of protection mode switches
system.cpu4.kern.mode_switch::user               5161                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel               5160                      
system.cpu4.kern.mode_good::user                 5161                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.367155                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.537132                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      392317280000     92.75%     92.75% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         30648010000      7.25%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                    5830                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements           265471                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.997572                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           23649078                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           265471                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            89.083471                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   511.997572                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.999995                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         48305100                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        48305100                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     23754342                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       23754342                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     23754342                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        23754342                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     23754342                       # number of overall hits
system.cpu4.icache.overall_hits::total       23754342                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       265472                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       265472                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       265472                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        265472                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       265472                       # number of overall misses
system.cpu4.icache.overall_misses::total       265472                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst     24019814                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     24019814                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     24019814                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     24019814                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     24019814                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     24019814                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.011052                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.011052                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.011052                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.011052                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.011052                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.011052                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           107301                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          928.401950                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            7653899                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           107301                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            71.331106                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   928.401950                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.906643                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.906643                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          582                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         16089714                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        16089714                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      5058508                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        5058508                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      2403334                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2403334                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        41907                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        41907                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        27598                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        27598                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      7461842                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         7461842                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      7461842                       # number of overall hits
system.cpu4.dcache.overall_hits::total        7461842                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       192385                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       192385                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       118799                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       118799                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data        30536                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        30536                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        40728                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        40728                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       311184                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        311184                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       311184                       # number of overall misses
system.cpu4.dcache.overall_misses::total       311184                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data      5250893                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      5250893                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      2522133                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2522133                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data        72443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        72443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        68326                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        68326                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      7773026                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      7773026                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      7773026                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      7773026                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.036639                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.036639                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.047103                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.047103                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.421518                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.421518                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.596083                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.596083                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.040034                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.040034                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.040034                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.040034                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        50866                       # number of writebacks
system.cpu4.dcache.writebacks::total            50866                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                     3577850                       # DTB read hits
system.cpu5.dtb.read_misses                       641                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                  439067                       # DTB read accesses
system.cpu5.dtb.write_hits                    1782849                       # DTB write hits
system.cpu5.dtb.write_misses                      562                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                 104327                       # DTB write accesses
system.cpu5.dtb.data_hits                     5360699                       # DTB hits
system.cpu5.dtb.data_misses                      1203                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                  543394                       # DTB accesses
system.cpu5.itb.fetch_hits                    2808671                       # ITB hits
system.cpu5.itb.fetch_misses                       59                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                2808730                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                        40236824                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   16607136                       # Number of instructions committed
system.cpu5.committedOps                     16607136                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             15702891                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses               1185458                       # Number of float alu accesses
system.cpu5.num_func_calls                     548334                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      1716654                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    15702891                       # number of integer instructions
system.cpu5.num_fp_insts                      1185458                       # number of float instructions
system.cpu5.num_int_register_reads           22921313                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          11559050                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads             1242380                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes             963332                       # number of times the floating registers were written
system.cpu5.num_mem_refs                      5401047                       # number of memory refs
system.cpu5.num_load_insts                    3600597                       # Number of load instructions
system.cpu5.num_store_insts                   1800450                       # Number of store instructions
system.cpu5.num_idle_cycles              23629347.862994                       # Number of idle cycles
system.cpu5.num_busy_cycles              16607476.137006                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.412743                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.587257                       # Percentage of idle cycles
system.cpu5.Branches                          2453592                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                76238      0.46%      0.46% # Class of executed instruction
system.cpu5.op_class::IntAlu                 10233974     61.62%     62.08% # Class of executed instruction
system.cpu5.op_class::IntMult                   36395      0.22%     62.30% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.30% # Class of executed instruction
system.cpu5.op_class::FloatAdd                 365636      2.20%     64.50% # Class of executed instruction
system.cpu5.op_class::FloatCmp                  23932      0.14%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCvt                   5141      0.03%     64.67% # Class of executed instruction
system.cpu5.op_class::FloatMult                103220      0.62%     65.30% # Class of executed instruction
system.cpu5.op_class::FloatDiv                  20805      0.13%     65.42% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     65.42% # Class of executed instruction
system.cpu5.op_class::MemRead                 3672063     22.11%     87.53% # Class of executed instruction
system.cpu5.op_class::MemWrite                1805301     10.87%     98.40% # Class of executed instruction
system.cpu5.op_class::IprAccess                265634      1.60%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  16608339                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    2355                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     48927                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   15479     41.60%     41.60% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    415      1.12%     42.71% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                   2138      5.75%     48.46% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  19180     51.54%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               37212                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    15479     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     415      1.32%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                    2138      6.81%     57.46% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   13350     42.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                31382                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            287407290000     71.43%     71.43% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22              404690000      0.10%     71.53% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30             4828500000      1.20%     72.73% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31           109704210000     27.27%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        402344690000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.696038                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.843330                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     1                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                 1525      3.38%      3.38% # number of callpals executed
system.cpu5.kern.callpal::swpctx                 4322      9.58%     12.96% # number of callpals executed
system.cpu5.kern.callpal::tbi                       8      0.02%     12.98% # number of callpals executed
system.cpu5.kern.callpal::swpipl                28653     63.51%     76.49% # number of callpals executed
system.cpu5.kern.callpal::rdps                    920      2.04%     78.52% # number of callpals executed
system.cpu5.kern.callpal::rti                    6011     13.32%     91.85% # number of callpals executed
system.cpu5.kern.callpal::callsys                3392      7.52%     99.37% # number of callpals executed
system.cpu5.kern.callpal::rdunique                286      0.63%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 45117                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel            10333                       # number of protection mode switches
system.cpu5.kern.mode_switch::user               3479                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel               3479                      
system.cpu5.kern.mode_good::user                 3479                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.336688                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.503765                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      373950030000     94.79%     94.79% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         20537380000      5.21%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                    4322                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements           200320                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           14638441                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           200320                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            73.075285                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         33416998                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        33416998                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst     16408019                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       16408019                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     16408019                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        16408019                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     16408019                       # number of overall hits
system.cpu5.icache.overall_hits::total       16408019                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       200320                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       200320                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       200320                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        200320                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       200320                       # number of overall misses
system.cpu5.icache.overall_misses::total       200320                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst     16608339                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     16608339                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     16608339                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     16608339                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     16608339                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     16608339                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.012061                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.012061                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.012061                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.012061                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.012061                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.012061                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            53479                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          935.671372                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2880809                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            53479                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            53.868042                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   935.671372                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.913742                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.913742                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          743                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          718                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.725586                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         10945831                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        10945831                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      3429068                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3429068                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      1667018                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1667018                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        27477                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        27477                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        18171                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18171                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      5096086                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5096086                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      5096086                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5096086                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       122117                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       122117                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        76642                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        76642                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data        21294                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        21294                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        27904                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        27904                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       198759                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        198759                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       198759                       # number of overall misses
system.cpu5.dcache.overall_misses::total       198759                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data      3551185                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3551185                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      1743660                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1743660                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        48771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        48771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        46075                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        46075                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      5294845                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5294845                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      5294845                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5294845                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.034388                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.034388                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.043955                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.043955                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.436612                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.436612                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.605621                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.605621                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.037538                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.037538                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.037538                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.037538                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        20492                       # number of writebacks
system.cpu5.dcache.writebacks::total            20492                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                     3084873                       # DTB read hits
system.cpu6.dtb.read_misses                       473                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                  361080                       # DTB read accesses
system.cpu6.dtb.write_hits                    1614923                       # DTB write hits
system.cpu6.dtb.write_misses                      470                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                  85716                       # DTB write accesses
system.cpu6.dtb.data_hits                     4699796                       # DTB hits
system.cpu6.dtb.data_misses                       943                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                  446796                       # DTB accesses
system.cpu6.itb.fetch_hits                    2386617                       # ITB hits
system.cpu6.itb.fetch_misses                       54                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                2386671                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                        40236624                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   14687043                       # Number of instructions committed
system.cpu6.committedOps                     14687043                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             13907108                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses               1008869                       # Number of float alu accesses
system.cpu6.num_func_calls                     497517                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      1417695                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    13907108                       # number of integer instructions
system.cpu6.num_fp_insts                      1008869                       # number of float instructions
system.cpu6.num_int_register_reads           20378284                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          10313350                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads             1044289                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes             811622                       # number of times the floating registers were written
system.cpu6.num_mem_refs                      4737118                       # number of memory refs
system.cpu6.num_load_insts                    3105970                       # Number of load instructions
system.cpu6.num_store_insts                   1631148                       # Number of store instructions
system.cpu6.num_idle_cycles              25549645.313940                       # Number of idle cycles
system.cpu6.num_busy_cycles              14686978.686060                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.365015                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.634985                       # Percentage of idle cycles
system.cpu6.Branches                          2085993                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                67729      0.46%      0.46% # Class of executed instruction
system.cpu6.op_class::IntAlu                  9106842     62.00%     62.46% # Class of executed instruction
system.cpu6.op_class::IntMult                   33201      0.23%     62.69% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     62.69% # Class of executed instruction
system.cpu6.op_class::FloatAdd                 304476      2.07%     64.76% # Class of executed instruction
system.cpu6.op_class::FloatCmp                  20657      0.14%     64.90% # Class of executed instruction
system.cpu6.op_class::FloatCvt                   4731      0.03%     64.93% # Class of executed instruction
system.cpu6.op_class::FloatMult                 84504      0.58%     65.51% # Class of executed instruction
system.cpu6.op_class::FloatDiv                  17786      0.12%     65.63% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     65.63% # Class of executed instruction
system.cpu6.op_class::MemRead                 3171205     21.59%     87.22% # Class of executed instruction
system.cpu6.op_class::MemWrite                1634811     11.13%     98.35% # Class of executed instruction
system.cpu6.op_class::IprAccess                242044      1.65%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  14687986                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    2271                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     44293                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   14176     41.95%     41.95% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    417      1.23%     43.18% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                   2046      6.05%     49.24% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  17153     50.76%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               33792                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    14176     49.24%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     417      1.45%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                    2046      7.11%     57.80% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   12148     42.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                28787                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            299856520000     74.53%     74.53% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22              405310000      0.10%     74.63% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30             4617680000      1.15%     75.78% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31            97464020000     24.22%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        402343530000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.708214                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.851888                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                 1176      2.88%      2.88% # number of callpals executed
system.cpu6.kern.callpal::swpctx                 4042      9.90%     12.78% # number of callpals executed
system.cpu6.kern.callpal::tbi                       6      0.01%     12.79% # number of callpals executed
system.cpu6.kern.callpal::swpipl                25755     63.06%     75.85% # number of callpals executed
system.cpu6.kern.callpal::rdps                    960      2.35%     78.20% # number of callpals executed
system.cpu6.kern.callpal::rti                    5584     13.67%     91.87% # number of callpals executed
system.cpu6.kern.callpal::callsys                3066      7.51%     99.38% # number of callpals executed
system.cpu6.kern.callpal::rdunique                254      0.62%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 40843                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             9626                       # number of protection mode switches
system.cpu6.kern.mode_switch::user               3158                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel               3158                      
system.cpu6.kern.mode_good::user                 3158                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.328070                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.494055                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      376583520000     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user         16906860000      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                    4042                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements           187356                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.640541                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12866558                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           187356                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            68.674385                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3199727390000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   511.640541                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.999298                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999298                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         29563331                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        29563331                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst     14500627                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       14500627                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     14500627                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        14500627                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     14500627                       # number of overall hits
system.cpu6.icache.overall_hits::total       14500627                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       187359                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       187359                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       187359                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        187359                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       187359                       # number of overall misses
system.cpu6.icache.overall_misses::total       187359                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst     14687986                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     14687986                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     14687986                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     14687986                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     14687986                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     14687986                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.012756                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.012756                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.012756                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.012756                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.012756                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.012756                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements            32044                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          928.828973                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            3193651                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            32044                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            99.664555                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   928.828973                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.907060                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.907060                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          798                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          775                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          9593549                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         9593549                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      2958598                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2958598                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      1514332                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1514332                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        24430                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        24430                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data        16210                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16210                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      4472930                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4472930                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      4472930                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4472930                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       102973                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       102973                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        65483                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        65483                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data        19496                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        19496                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        25390                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        25390                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       168456                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        168456                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       168456                       # number of overall misses
system.cpu6.dcache.overall_misses::total       168456                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data      3061571                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3061571                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      1579815                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1579815                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data        43926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        43926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        41600                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        41600                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      4641386                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4641386                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      4641386                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4641386                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.033634                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.033634                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.041450                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.041450                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.443837                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.443837                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.610337                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.610337                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.036294                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.036294                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.036294                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.036294                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        10290                       # number of writebacks
system.cpu6.dcache.writebacks::total            10290                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                      640181                       # DTB read hits
system.cpu7.dtb.read_misses                       226                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                  169321                       # DTB read accesses
system.cpu7.dtb.write_hits                     351377                       # DTB write hits
system.cpu7.dtb.write_misses                       95                       # DTB write misses
system.cpu7.dtb.write_acv                          12                       # DTB write access violations
system.cpu7.dtb.write_accesses                  86857                       # DTB write accesses
system.cpu7.dtb.data_hits                      991558                       # DTB hits
system.cpu7.dtb.data_misses                       321                       # DTB misses
system.cpu7.dtb.data_acv                           12                       # DTB access violations
system.cpu7.dtb.data_accesses                  256178                       # DTB accesses
system.cpu7.itb.fetch_hits                     894421                       # ITB hits
system.cpu7.itb.fetch_misses                      182                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                 894603                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                        40204459                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    2954618                       # Number of instructions committed
system.cpu7.committedOps                      2954618                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              2811261                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                136063                       # Number of float alu accesses
system.cpu7.num_func_calls                     100517                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       274563                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     2811261                       # number of integer instructions
system.cpu7.num_fp_insts                       136063                       # number of float instructions
system.cpu7.num_int_register_reads            4020148                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           2100066                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads              142752                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes             110658                       # number of times the floating registers were written
system.cpu7.num_mem_refs                       996605                       # number of memory refs
system.cpu7.num_load_insts                     642880                       # Number of load instructions
system.cpu7.num_store_insts                    353725                       # Number of store instructions
system.cpu7.num_idle_cycles              37251960.149275                       # Number of idle cycles
system.cpu7.num_busy_cycles              2952498.850725                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.073437                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.926563                       # Percentage of idle cycles
system.cpu7.Branches                           411891                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                22547      0.76%      0.76% # Class of executed instruction
system.cpu7.op_class::IntAlu                  1797485     60.83%     61.59% # Class of executed instruction
system.cpu7.op_class::IntMult                    6224      0.21%     61.80% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     61.80% # Class of executed instruction
system.cpu7.op_class::FloatAdd                  41944      1.42%     63.22% # Class of executed instruction
system.cpu7.op_class::FloatCmp                   2590      0.09%     63.31% # Class of executed instruction
system.cpu7.op_class::FloatCvt                    548      0.02%     63.33% # Class of executed instruction
system.cpu7.op_class::FloatMult                 12292      0.42%     63.74% # Class of executed instruction
system.cpu7.op_class::FloatDiv                   2253      0.08%     63.82% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.82% # Class of executed instruction
system.cpu7.op_class::MemRead                  654254     22.14%     85.96% # Class of executed instruction
system.cpu7.op_class::MemWrite                 354539     12.00%     97.96% # Class of executed instruction
system.cpu7.op_class::IprAccess                 60275      2.04%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   2954951                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     642                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     12674                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    3404     33.13%     33.13% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    414      4.03%     37.16% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    267      2.60%     39.76% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   6189     60.24%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               10274                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     3404     46.96%     46.96% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     414      5.71%     52.68% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     267      3.68%     56.36% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    3163     43.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 7248                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            385490970000     95.88%     95.88% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22              404380000      0.10%     95.98% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30              610990000      0.15%     96.14% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31            15537240000      3.86%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        402043580000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.511068                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.705470                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1     20.00%     20.00% # number of syscalls executed
system.cpu7.kern.syscall::2                         1     20.00%     40.00% # number of syscalls executed
system.cpu7.kern.syscall::3                         1     20.00%     60.00% # number of syscalls executed
system.cpu7.kern.syscall::4                         1     20.00%     80.00% # number of syscalls executed
system.cpu7.kern.syscall::19                        1     20.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     5                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                  164      1.43%      1.43% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  470      4.09%      5.52% # number of callpals executed
system.cpu7.kern.callpal::tbi                       3      0.03%      5.54% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 8553     74.43%     79.97% # number of callpals executed
system.cpu7.kern.callpal::rdps                    839      7.30%     87.27% # number of callpals executed
system.cpu7.kern.callpal::rdusp                     1      0.01%     87.28% # number of callpals executed
system.cpu7.kern.callpal::rti                    1054      9.17%     96.45% # number of callpals executed
system.cpu7.kern.callpal::callsys                 374      3.25%     99.70% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.01%     99.71% # number of callpals executed
system.cpu7.kern.callpal::rdunique                 33      0.29%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 11492                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             1525                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                395                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                396                      
system.cpu7.kern.mode_good::user                  395                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.259672                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.411979                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      381316170000     98.12%     98.12% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user          7299650000      1.88%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     470                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements            28142                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.999416                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2689604                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            28142                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            95.572596                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   511.999416                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.999999                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5938045                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5938045                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      2926808                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2926808                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      2926808                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2926808                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      2926808                       # number of overall hits
system.cpu7.icache.overall_hits::total        2926808                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        28143                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        28143                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        28143                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         28143                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        28143                       # number of overall misses
system.cpu7.icache.overall_misses::total        28143                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst      2954951                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2954951                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      2954951                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2954951                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      2954951                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2954951                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.009524                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.009524                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.009524                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.009524                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.009524                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.009524                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            11129                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          724.604931                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             627207                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            11129                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            56.357894                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   724.604931                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.707622                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.707622                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          665                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          616                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.649414                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          2014695                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         2014695                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       616751                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         616751                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       333213                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        333213                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         4706                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         4706                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         3386                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         3386                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data       949964                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          949964                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       949964                       # number of overall hits
system.cpu7.dcache.overall_hits::total         949964                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        18732                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18732                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        11608                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        11608                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         2465                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         2465                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         3481                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         3481                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        30340                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         30340                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        30340                       # number of overall misses
system.cpu7.dcache.overall_misses::total        30340                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data       635483                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       635483                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       344821                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       344821                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         7171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         6867                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         6867                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       980304                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       980304                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       980304                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       980304                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.029477                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.029477                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.033664                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.033664                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.343746                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.343746                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.506917                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.506917                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.030950                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030950                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.030950                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030950                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         5622                       # number of writebacks
system.cpu7.dcache.writebacks::total             5622                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034836                       # Number of seconds simulated
sim_ticks                                 34835980000                       # Number of ticks simulated
final_tick                               3531244130000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              168163093                       # Simulator instruction rate (inst/s)
host_op_rate                                168161727                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            22386422014                       # Simulator tick rate (ticks/s)
host_mem_usage                                 478704                       # Number of bytes of host memory used
host_seconds                                     1.56                       # Real time elapsed on the host
sim_insts                                   261677930                       # Number of instructions simulated
sim_ops                                     261677930                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          97792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data           4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1831552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1121536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         415552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         256384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         847104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        1144064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         135680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         146880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6025728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        97792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1831552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       415552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       847104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       135680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3348416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1603328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2340608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data              66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           28618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           17524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            6493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            4006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst           13236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           17876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst            2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data            2295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               94152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         25052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36572                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           2807213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data            121254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            361925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             58790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          52576445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          32194760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          11928816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           7359747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          24316927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          32841447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           3894824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           4216330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            121254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data             12860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            112068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data             49604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172974264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      2807213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       361925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     52576445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     11928816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     24316927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      3894824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       121254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       112068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96119472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        46025058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       21164325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67189383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        46025058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          2807213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data           121254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       21164325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           361925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            58790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         52576445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         32194760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         11928816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          7359747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         24316927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         32841447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          3894824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          4216330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           121254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data            12860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           112068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data            49604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            240163647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    33672442500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1163240000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        230643656880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        230643656880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         76389146505                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         76389146505                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2051738199750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2051738199750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2358771003135                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2358771003135                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               86734                       # Transaction distribution
system.membus.trans_dist::ReadResp              86734                       # Transaction distribution
system.membus.trans_dist::WriteReq               2377                       # Transaction distribution
system.membus.trans_dist::WriteResp              2377                       # Transaction distribution
system.membus.trans_dist::Writeback             25052                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3673                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2200                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            5873                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20942                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20942                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         3056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total         3056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        11604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         3387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        14991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total          394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total          748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        57236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        57236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        55429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        56577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        12986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        12986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        16554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        16766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port        26474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total        26474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave          198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port        54961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total        55159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port         4240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total         4240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port         6483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total         6607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port          536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total          624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total          122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total          730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 279944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        97792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total        97792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6250                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        45568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total        51818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port        12608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total        12608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total        16352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1831552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1831552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      2006464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      2008448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       415552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       415552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       508224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       508956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port       847168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total       847168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave          785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port      2035328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total      2036113                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port       135680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total       135680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave          380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port       230272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total       230652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave          352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port        10368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total        10720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave          352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port        10432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total        10784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8961587                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            145723                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                 145723    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total              145723                       # Request fanout histogram
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103959                       # Number of tag accesses
system.iocache.tags.data_accesses              103959                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      144041                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                      66960                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                      211001                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                      35010                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                  35010                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         3418313                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     767389                       # Number of instructions committed
system.cpu0.committedOps                       767389                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               739605                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                      82462                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        56197                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      739605                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads             924023                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            580546                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       211065                       # number of memory refs
system.cpu0.num_load_insts                     144061                       # Number of load instructions
system.cpu0.num_store_insts                     67004                       # Number of store instructions
system.cpu0.num_idle_cycles              2665481.528774                       # Number of idle cycles
system.cpu0.num_busy_cycles              752831.471226                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.220235                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.779765                       # Percentage of idle cycles
system.cpu0.Branches                           147602                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 4465      0.58%      0.58% # Class of executed instruction
system.cpu0.op_class::IntAlu                   526553     68.62%     69.20% # Class of executed instruction
system.cpu0.op_class::IntMult                     438      0.06%     69.26% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.26% # Class of executed instruction
system.cpu0.op_class::MemRead                  154485     20.13%     89.39% # Class of executed instruction
system.cpu0.op_class::MemWrite                  67078      8.74%     98.13% # Class of executed instruction
system.cpu0.op_class::IprAccess                 14370      1.87%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    767389                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     190                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      3540                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1521     43.82%     43.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.29%     44.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     35      1.01%     45.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      9      0.26%     45.38% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1896     54.62%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3471                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1521     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.32%     49.60% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      35      1.13%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       9      0.29%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1512     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3087                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             27977850000     81.85%     81.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               15000000      0.04%     81.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               34300000      0.10%     82.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               29610000      0.09%     82.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             6124470000     17.92%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         34181230000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.797468                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.889369                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 3363     96.47%     96.47% # number of callpals executed
system.cpu0.kern.callpal::rdps                     69      1.98%     98.45% # number of callpals executed
system.cpu0.kern.callpal::rti                      54      1.55%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3486                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               54                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4429                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4429                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13897                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2377                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        11428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        13550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   36652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5714                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11187                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   748715                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements             1528                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             350344                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1528                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           229.282723                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1536306                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1536306                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       765861                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         765861                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       765861                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          765861                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       765861                       # number of overall hits
system.cpu0.icache.overall_hits::total         765861                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1528                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1528                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1528                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1528                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1528                       # number of overall misses
system.cpu0.icache.overall_misses::total         1528                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst       767389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       767389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       767389                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       767389                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       767389                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       767389                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001991                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001991                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001991                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001991                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001991                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001991                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements               89                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          756.071237                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              25591                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               89                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           287.539326                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   756.071237                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.738351                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.738351                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          700                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          661                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           411103                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          411103                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       136913                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         136913                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        62975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         62975                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         2250                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2250                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1389                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1389                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       199888                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          199888                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       199888                       # number of overall hits
system.cpu0.dcache.overall_hits::total         199888                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          563                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          563                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          692                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          692                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          113                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          313                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          313                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1255                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1255                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1255                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1255                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data       137476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       137476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        63667                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        63667                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       201143                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       201143                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       201143                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       201143                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.004095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004095                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.010869                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.010869                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.047821                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.047821                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.183901                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.183901                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.006239                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006239                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.006239                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006239                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu0.dcache.writebacks::total               25                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       13853                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                       7441                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                       21294                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                       8175                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                   8175                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         3415614                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                      64115                       # Number of instructions committed
system.cpu1.committedOps                        64115                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                61470                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                       2604                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts         4857                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                       61470                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads              84107                       # number of times the integer registers were read
system.cpu1.num_int_register_writes             48613                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        21338                       # number of memory refs
system.cpu1.num_load_insts                      13853                       # Number of load instructions
system.cpu1.num_store_insts                      7485                       # Number of store instructions
system.cpu1.num_idle_cycles              3352780.138178                       # Number of idle cycles
system.cpu1.num_busy_cycles              62833.861822                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.018396                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.981604                       # Percentage of idle cycles
system.cpu1.Branches                             8729                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  350      0.55%      0.55% # Class of executed instruction
system.cpu1.op_class::IntAlu                    39154     61.07%     61.61% # Class of executed instruction
system.cpu1.op_class::IntMult                     227      0.35%     61.97% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.97% # Class of executed instruction
system.cpu1.op_class::MemRead                   14187     22.13%     84.10% # Class of executed instruction
system.cpu1.op_class::MemWrite                   7485     11.67%     95.77% # Class of executed instruction
system.cpu1.op_class::IprAccess                  2712      4.23%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                     64115                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       649                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     149     25.73%     25.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     35      6.04%     31.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      9      1.55%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    386     66.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 579                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      149     44.74%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      35     10.51%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       9      2.70%     57.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     140     42.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  333                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             33718010000     98.72%     98.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               34300000      0.10%     98.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               29610000      0.09%     98.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              373780000      1.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         34155700000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.362694                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.575130                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  491     81.16%     81.16% # number of callpals executed
system.cpu1.kern.callpal::rdps                     70     11.57%     92.73% # number of callpals executed
system.cpu1.kern.callpal::rti                      44      7.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   605                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 44                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements              197                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 492                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              23302                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              197                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           118.284264                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          492                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.960938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.960938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           128427                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          128427                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        63918                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          63918                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        63918                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           63918                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        63918                       # number of overall hits
system.cpu1.icache.overall_hits::total          63918                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          197                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          197                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          197                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           197                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          197                       # number of overall misses
system.cpu1.icache.overall_misses::total          197                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst        64115                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        64115                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        64115                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        64115                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        64115                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        64115                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.003073                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003073                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.003073                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003073                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003073                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003073                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements               47                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          771.183689                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                792                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               47                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.851064                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   771.183689                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.753109                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.753109                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          760                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          754                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            42744                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           42744                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        13469                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          13469                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         7198                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          7198                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          141                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          141                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          109                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          109                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        20667                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           20667                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        20667                       # number of overall hits
system.cpu1.dcache.overall_hits::total          20667                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          228                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          228                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           43                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           15                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           44                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          271                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           271                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          271                       # number of overall misses
system.cpu1.dcache.overall_misses::total          271                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data        13697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        13697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         7241                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         7241                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        20938                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        20938                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        20938                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        20938                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.016646                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016646                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.005938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005938                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.096154                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.096154                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.287582                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.287582                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.012943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.012943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012943                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      373901                       # DTB read hits
system.cpu2.dtb.read_misses                       463                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  114412                       # DTB read accesses
system.cpu2.dtb.write_hits                     225820                       # DTB write hits
system.cpu2.dtb.write_misses                      150                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                  60193                       # DTB write accesses
system.cpu2.dtb.data_hits                      599721                       # DTB hits
system.cpu2.dtb.data_misses                       613                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                  174605                       # DTB accesses
system.cpu2.itb.fetch_hits                     712523                       # ITB hits
system.cpu2.itb.fetch_misses                      406                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                 712929                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         3417992                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    1913057                       # Number of instructions committed
system.cpu2.committedOps                      1913057                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              1720938                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                193976                       # Number of float alu accesses
system.cpu2.num_func_calls                      60614                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       218157                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     1720938                       # number of integer instructions
system.cpu2.num_fp_insts                       193976                       # number of float instructions
system.cpu2.num_int_register_reads            2525411                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           1206164                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads              243388                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             160811                       # number of times the floating registers were written
system.cpu2.num_mem_refs                       602012                       # number of memory refs
system.cpu2.num_load_insts                     375581                       # Number of load instructions
system.cpu2.num_store_insts                    226431                       # Number of store instructions
system.cpu2.num_idle_cycles              1540028.469513                       # Number of idle cycles
system.cpu2.num_busy_cycles              1877963.530487                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.549435                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.450565                       # Percentage of idle cycles
system.cpu2.Branches                           296762                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                46369      2.42%      2.42% # Class of executed instruction
system.cpu2.op_class::IntAlu                  1099756     57.47%     59.89% # Class of executed instruction
system.cpu2.op_class::IntMult                    4720      0.25%     60.14% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.14% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  69863      3.65%     63.79% # Class of executed instruction
system.cpu2.op_class::FloatCmp                   5969      0.31%     64.10% # Class of executed instruction
system.cpu2.op_class::FloatCvt                   8891      0.46%     64.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                 34895      1.82%     66.39% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   2216      0.12%     66.50% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.50% # Class of executed instruction
system.cpu2.op_class::MemRead                  384710     20.10%     86.61% # Class of executed instruction
system.cpu2.op_class::MemWrite                 227114     11.87%     98.48% # Class of executed instruction
system.cpu2.op_class::IprAccess                 29174      1.52%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   1913677                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      82                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6030                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1659     39.52%     39.52% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.40%     39.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     35      0.83%     40.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     21      0.50%     41.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2466     58.74%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4198                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1658     49.23%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.50%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      35      1.04%     50.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      21      0.62%     51.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1637     48.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3368                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             29081310000     85.09%     85.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               24310000      0.07%     85.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               34300000      0.10%     85.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               48090000      0.14%     85.40% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4991090000     14.60%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         34179100000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999397                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.663828                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.802287                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      1.59%      1.59% # number of syscalls executed
system.cpu2.kern.syscall::2                         1      1.59%      3.17% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.59%      4.76% # number of syscalls executed
system.cpu2.kern.syscall::4                        33     52.38%     57.14% # number of syscalls executed
system.cpu2.kern.syscall::17                        5      7.94%     65.08% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.59%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.59%     68.25% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     12.70%     80.95% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      3.17%     84.13% # number of syscalls executed
system.cpu2.kern.syscall::74                        7     11.11%     95.24% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.59%     96.83% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.59%     98.41% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.59%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    63                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   76      1.54%      1.54% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  107      2.17%      3.71% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.04%      3.75% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3847     78.02%     81.77% # number of callpals executed
system.cpu2.kern.callpal::rdps                    157      3.18%     84.95% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     84.97% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     84.99% # number of callpals executed
system.cpu2.kern.callpal::rti                     278      5.64%     90.63% # number of callpals executed
system.cpu2.kern.callpal::callsys                 126      2.56%     93.19% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.02%     93.21% # number of callpals executed
system.cpu2.kern.callpal::rdunique                334      6.77%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4931                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              385                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                212                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                212                      
system.cpu2.kern.mode_good::user                  212                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.550649                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.710218                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       28247040000     81.08%     81.08% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          6591460000     18.92%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            28618                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1880926                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28618                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            65.725278                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          3855972                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         3855972                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1885059                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1885059                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1885059                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1885059                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1885059                       # number of overall hits
system.cpu2.icache.overall_hits::total        1885059                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        28618                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        28618                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        28618                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         28618                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        28618                       # number of overall misses
system.cpu2.icache.overall_misses::total        28618                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1913677                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1913677                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1913677                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1913677                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1913677                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1913677                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.014954                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.014954                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.014954                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.014954                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.014954                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.014954                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            18033                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          939.271912                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             579902                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            18033                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.157822                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   939.271912                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.917258                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.917258                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          640                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          636                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1221708                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1221708                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       358859                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         358859                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       210815                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        210815                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4278                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4278                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4213                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       569674                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          569674                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       569674                       # number of overall hits
system.cpu2.dcache.overall_hits::total         569674                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        10919                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10919                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         9832                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9832                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          894                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          719                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          719                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        20751                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20751                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        20751                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20751                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data       369778                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       369778                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       220647                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       220647                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       590425                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       590425                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       590425                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       590425                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.029529                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029529                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.044560                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044560                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.172854                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.172854                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.145783                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.145783                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.035146                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035146                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.035146                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035146                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10701                       # number of writebacks
system.cpu2.dcache.writebacks::total            10701                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      105328                       # DTB read hits
system.cpu3.dtb.read_misses                       368                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                   21171                       # DTB read accesses
system.cpu3.dtb.write_hits                      65072                       # DTB write hits
system.cpu3.dtb.write_misses                       44                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                  14755                       # DTB write accesses
system.cpu3.dtb.data_hits                      170400                       # DTB hits
system.cpu3.dtb.data_misses                       412                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                   35926                       # DTB accesses
system.cpu3.itb.fetch_hits                     190093                       # ITB hits
system.cpu3.itb.fetch_misses                      145                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                 190238                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         3417955                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     572316                       # Number of instructions committed
system.cpu3.committedOps                       572316                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               527059                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 60790                       # Number of float alu accesses
system.cpu3.num_func_calls                      14544                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        57951                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      527059                       # number of integer instructions
system.cpu3.num_fp_insts                        60790                       # number of float instructions
system.cpu3.num_int_register_reads             773323                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            379627                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               64519                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes              45403                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       172314                       # number of memory refs
system.cpu3.num_load_insts                     106689                       # Number of load instructions
system.cpu3.num_store_insts                     65625                       # Number of store instructions
system.cpu3.num_idle_cycles              2855911.734027                       # Number of idle cycles
system.cpu3.num_busy_cycles              562043.265973                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.164438                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.835562                       # Percentage of idle cycles
system.cpu3.Branches                            78498                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 8629      1.51%      1.51% # Class of executed instruction
system.cpu3.op_class::IntAlu                   347231     60.63%     62.13% # Class of executed instruction
system.cpu3.op_class::IntMult                     973      0.17%     62.30% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.30% # Class of executed instruction
system.cpu3.op_class::FloatAdd                  13982      2.44%     64.74% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.74% # Class of executed instruction
system.cpu3.op_class::FloatCvt                    498      0.09%     64.83% # Class of executed instruction
system.cpu3.op_class::FloatMult                 11520      2.01%     66.84% # Class of executed instruction
system.cpu3.op_class::FloatDiv                    156      0.03%     66.87% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     66.87% # Class of executed instruction
system.cpu3.op_class::MemRead                  109599     19.14%     86.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                  65695     11.47%     97.47% # Class of executed instruction
system.cpu3.op_class::IprAccess                 14466      2.53%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    572749                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      67                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      2397                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     566     38.37%     38.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     35      2.37%     40.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     38      2.58%     43.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    836     56.68%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1475                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      566     48.50%     48.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      35      3.00%     51.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      38      3.26%     54.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     528     45.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1167                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             31974290000     93.55%     93.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               34300000      0.10%     93.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              103530000      0.30%     93.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2066760000      6.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         34178880000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.631579                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.791186                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     16.67%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     16.67%     83.33% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     16.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     6                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   16      0.92%      0.92% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  137      7.85%      8.76% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.23%      8.99% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1175     67.30%     76.29% # number of callpals executed
system.cpu3.kern.callpal::rdps                     74      4.24%     80.53% # number of callpals executed
system.cpu3.kern.callpal::rti                     227     13.00%     93.53% # number of callpals executed
system.cpu3.kern.callpal::callsys                  94      5.38%     98.91% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.06%     98.97% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 18      1.03%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1746                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              364                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                157                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                157                      
system.cpu3.kern.mode_good::user                  157                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.431319                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.602687                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       33233290000     95.35%     95.35% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          1622000000      4.65%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     137                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             6493                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1264537                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6493                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           194.753889                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1151991                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1151991                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       566256                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         566256                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       566256                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          566256                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       566256                       # number of overall hits
system.cpu3.icache.overall_hits::total         566256                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         6493                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6493                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         6493                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6493                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         6493                       # number of overall misses
system.cpu3.icache.overall_misses::total         6493                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst       572749                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       572749                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       572749                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       572749                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       572749                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       572749                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.011337                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011337                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.011337                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011337                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.011337                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011337                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             4080                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          864.671759                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             282862                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4080                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            69.328922                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   864.671759                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.844406                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.844406                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          670                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          628                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           349107                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          349107                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       100674                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         100674                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        61251                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         61251                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1204                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1204                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1087                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1087                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       161925                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          161925                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       161925                       # number of overall hits
system.cpu3.dcache.overall_hits::total         161925                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         4032                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         4032                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2450                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2450                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          395                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          445                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          445                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         6482                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6482                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         6482                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6482                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data       104706                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       104706                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        63701                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        63701                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         1532                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1532                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       168407                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168407                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       168407                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168407                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.038508                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038508                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.038461                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.038461                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.247029                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.247029                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.290470                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.290470                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.038490                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.038490                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.038490                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.038490                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1910                       # number of writebacks
system.cpu3.dcache.writebacks::total             1910                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                      329856                       # DTB read hits
system.cpu4.dtb.read_misses                       523                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                  189353                       # DTB read accesses
system.cpu4.dtb.write_hits                     251560                       # DTB write hits
system.cpu4.dtb.write_misses                      129                       # DTB write misses
system.cpu4.dtb.write_acv                          14                       # DTB write access violations
system.cpu4.dtb.write_accesses                 117986                       # DTB write accesses
system.cpu4.dtb.data_hits                      581416                       # DTB hits
system.cpu4.dtb.data_misses                       652                       # DTB misses
system.cpu4.dtb.data_acv                           14                       # DTB access violations
system.cpu4.dtb.data_accesses                  307339                       # DTB accesses
system.cpu4.itb.fetch_hits                     901803                       # ITB hits
system.cpu4.itb.fetch_misses                      317                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                 902120                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                         3483638                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    1591719                       # Number of instructions committed
system.cpu4.committedOps                      1591719                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              1510166                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 73365                       # Number of float alu accesses
system.cpu4.num_func_calls                      40630                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       163058                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     1510166                       # number of integer instructions
system.cpu4.num_fp_insts                        73365                       # number of float instructions
system.cpu4.num_int_register_reads            2166244                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           1056478                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               77750                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes              54903                       # number of times the floating registers were written
system.cpu4.num_mem_refs                       583481                       # number of memory refs
system.cpu4.num_load_insts                     331305                       # Number of load instructions
system.cpu4.num_store_insts                    252176                       # Number of store instructions
system.cpu4.num_idle_cycles              1890950.212307                       # Number of idle cycles
system.cpu4.num_busy_cycles              1592687.787693                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.457191                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.542809                       # Percentage of idle cycles
system.cpu4.Branches                           216788                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                28224      1.77%      1.77% # Class of executed instruction
system.cpu4.op_class::IntAlu                   919310     57.73%     59.50% # Class of executed instruction
system.cpu4.op_class::IntMult                    1679      0.11%     59.61% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     59.61% # Class of executed instruction
system.cpu4.op_class::FloatAdd                  17550      1.10%     60.71% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     60.71% # Class of executed instruction
system.cpu4.op_class::FloatCvt                    582      0.04%     60.75% # Class of executed instruction
system.cpu4.op_class::FloatMult                 13760      0.86%     61.61% # Class of executed instruction
system.cpu4.op_class::FloatDiv                    405      0.03%     61.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     61.64% # Class of executed instruction
system.cpu4.op_class::MemRead                  336474     21.13%     82.77% # Class of executed instruction
system.cpu4.op_class::MemWrite                 252688     15.87%     98.64% # Class of executed instruction
system.cpu4.op_class::IprAccess                 21713      1.36%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   1592385                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      40                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      3724                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     947     40.35%     40.35% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     35      1.49%     41.84% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     25      1.07%     42.91% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1340     57.09%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                2347                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      945     48.99%     48.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      35      1.81%     50.80% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      25      1.30%     52.10% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     924     47.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1929                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             32231930000     92.52%     92.52% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               34300000      0.10%     92.62% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               67200000      0.19%     92.82% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             2502550000      7.18%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         34835980000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.997888                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.689552                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.821900                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         3     15.79%     15.79% # number of syscalls executed
system.cpu4.kern.syscall::2                         1      5.26%     21.05% # number of syscalls executed
system.cpu4.kern.syscall::3                         2     10.53%     31.58% # number of syscalls executed
system.cpu4.kern.syscall::4                         1      5.26%     36.84% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      5.26%     42.11% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      5.26%     47.37% # number of syscalls executed
system.cpu4.kern.syscall::19                        1      5.26%     52.63% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      5.26%     57.89% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     15.79%     73.68% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     21.05%     94.74% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      5.26%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    19                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   38      1.42%      1.42% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  125      4.66%      6.08% # number of callpals executed
system.cpu4.kern.callpal::tbi                       2      0.07%      6.15% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 2001     74.64%     80.79% # number of callpals executed
system.cpu4.kern.callpal::rdps                     72      2.69%     83.48% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.04%     83.51% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.04%     83.55% # number of callpals executed
system.cpu4.kern.callpal::rti                     286     10.67%     94.22% # number of callpals executed
system.cpu4.kern.callpal::callsys                 131      4.89%     99.10% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.07%     99.18% # number of callpals executed
system.cpu4.kern.callpal::rdunique                 22      0.82%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  2681                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              411                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                238                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                238                      
system.cpu4.kern.mode_good::user                  238                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.579075                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.733436                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       26184700000     75.17%     75.17% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user          8651280000     24.83%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     125                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements            13235                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.973370                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            1583018                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            13235                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.608462                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   511.973370                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.999948                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999948                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          3198007                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         3198007                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      1579148                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1579148                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      1579148                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1579148                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      1579148                       # number of overall hits
system.cpu4.icache.overall_hits::total        1579148                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        13237                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        13237                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        13237                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         13237                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        13237                       # number of overall misses
system.cpu4.icache.overall_misses::total        13237                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst      1592385                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1592385                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      1592385                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1592385                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      1592385                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1592385                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.008313                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.008313                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.008313                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.008313                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.008313                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.008313                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            18403                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          870.771066                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             573528                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            18403                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            31.164919                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   870.771066                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.850362                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.850362                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          608                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1185297                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1185297                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       317447                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         317447                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       238175                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        238175                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         2504                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2504                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         2492                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2492                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data       555622                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          555622                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       555622                       # number of overall hits
system.cpu4.dcache.overall_hits::total         555622                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        10294                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        10294                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        10490                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        10490                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          537                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          537                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          484                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          484                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        20784                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20784                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        20784                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20784                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data       327741                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       327741                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       248665                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       248665                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         3041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         3041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         2976                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         2976                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       576406                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       576406                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       576406                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       576406                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.031409                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.031409                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.042185                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.042185                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.176587                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.176587                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.162634                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.162634                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.036058                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.036058                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.036058                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.036058                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        11351                       # number of writebacks
system.cpu4.dcache.writebacks::total            11351                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                       39181                       # DTB read hits
system.cpu5.dtb.read_misses                       324                       # DTB read misses
system.cpu5.dtb.read_acv                           12                       # DTB read access violations
system.cpu5.dtb.read_accesses                    1837                       # DTB read accesses
system.cpu5.dtb.write_hits                      24163                       # DTB write hits
system.cpu5.dtb.write_misses                       38                       # DTB write misses
system.cpu5.dtb.write_acv                           9                       # DTB write access violations
system.cpu5.dtb.write_accesses                    879                       # DTB write accesses
system.cpu5.dtb.data_hits                       63344                       # DTB hits
system.cpu5.dtb.data_misses                       362                       # DTB misses
system.cpu5.dtb.data_acv                           21                       # DTB access violations
system.cpu5.dtb.data_accesses                    2716                       # DTB accesses
system.cpu5.itb.fetch_hits                      31685                       # ITB hits
system.cpu5.itb.fetch_misses                      125                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                  31810                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                         3417922                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     210588                       # Number of instructions committed
system.cpu5.committedOps                       210588                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               202373                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                   249                       # Number of float alu accesses
system.cpu5.num_func_calls                       5550                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        23037                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      202373                       # number of integer instructions
system.cpu5.num_fp_insts                          249                       # number of float instructions
system.cpu5.num_int_register_reads             269343                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            153412                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                 120                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                121                       # number of times the floating registers were written
system.cpu5.num_mem_refs                        64484                       # number of memory refs
system.cpu5.num_load_insts                      40058                       # Number of load instructions
system.cpu5.num_store_insts                     24426                       # Number of store instructions
system.cpu5.num_idle_cycles              3210838.644772                       # Number of idle cycles
system.cpu5.num_busy_cycles              207083.355228                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.060588                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.939412                       # Percentage of idle cycles
system.cpu5.Branches                            30979                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                 3184      1.51%      1.51% # Class of executed instruction
system.cpu5.op_class::IntAlu                   132026     62.58%     64.09% # Class of executed instruction
system.cpu5.op_class::IntMult                     478      0.23%     64.32% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.32% # Class of executed instruction
system.cpu5.op_class::FloatAdd                     42      0.02%     64.34% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      3      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.34% # Class of executed instruction
system.cpu5.op_class::MemRead                   41526     19.68%     84.02% # Class of executed instruction
system.cpu5.op_class::MemWrite                  24449     11.59%     95.61% # Class of executed instruction
system.cpu5.op_class::IprAccess                  9263      4.39%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    210971                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      1487                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     275     33.01%     33.01% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     35      4.20%     37.21% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     10      1.20%     38.42% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    513     61.58%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 833                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      275     47.01%     47.01% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      35      5.98%     52.99% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      10      1.71%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     265     45.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  585                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             33553340000     98.17%     98.17% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               34300000      0.10%     98.27% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               32930000      0.10%     98.37% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              558180000      1.63%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         34178750000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.516569                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.702281                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::swpctx                   57      6.10%      6.10% # number of callpals executed
system.cpu5.kern.callpal::tbi                       4      0.43%      6.53% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  676     72.38%     78.91% # number of callpals executed
system.cpu5.kern.callpal::rdps                     75      8.03%     86.94% # number of callpals executed
system.cpu5.kern.callpal::rti                     112     11.99%     98.93% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      0.96%     99.89% # number of callpals executed
system.cpu5.kern.callpal::imb                       1      0.11%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   934                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              169                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.396450                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.567797                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       21399400000     99.24%     99.24% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           163850000      0.76%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements             2120                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            1940565                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           915.360849                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           424062                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          424062                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       208851                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         208851                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       208851                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          208851                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       208851                       # number of overall hits
system.cpu5.icache.overall_hits::total         208851                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         2120                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2120                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         2120                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2120                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         2120                       # number of overall misses
system.cpu5.icache.overall_misses::total         2120                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst       210971                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       210971                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       210971                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       210971                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       210971                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       210971                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.010049                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.010049                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.010049                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.010049                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.010049                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.010049                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements             2109                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          829.688530                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2191108                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2109                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          1038.932195                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   829.688530                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.810243                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.810243                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          809                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           130367                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          130367                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        37404                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          37404                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data        22598                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         22598                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data          614                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          614                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data          582                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          582                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data        60002                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           60002                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        60002                       # number of overall hits
system.cpu5.dcache.overall_hits::total          60002                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         1640                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1640                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data          939                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          939                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data           60                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data           75                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         2579                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2579                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         2579                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2579                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data        39044                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        39044                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data        23537                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        23537                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data          674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data          657                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          657                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        62581                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        62581                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        62581                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        62581                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.042004                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.042004                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.039895                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.039895                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.089021                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.089021                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.114155                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.114155                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.041211                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.041211                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.041211                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.041211                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1055                       # number of writebacks
system.cpu5.dcache.writebacks::total             1055                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                       11831                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                       6562                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                       18393                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                       8085                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                   8085                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                         3417889                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                      52353                       # Number of instructions committed
system.cpu6.committedOps                        52353                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                49869                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                       2210                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts         3764                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                       49869                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads              67140                       # number of times the integer registers were read
system.cpu6.num_int_register_writes             39189                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                        18437                       # number of memory refs
system.cpu6.num_load_insts                      11831                       # Number of load instructions
system.cpu6.num_store_insts                      6606                       # Number of store instructions
system.cpu6.num_idle_cycles              3366553.427641                       # Number of idle cycles
system.cpu6.num_busy_cycles              51335.572359                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.015020                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.984980                       # Percentage of idle cycles
system.cpu6.Branches                             7113                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  333      0.64%      0.64% # Class of executed instruction
system.cpu6.op_class::IntAlu                    30407     58.08%     58.72% # Class of executed instruction
system.cpu6.op_class::IntMult                     175      0.33%     59.05% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     59.05% # Class of executed instruction
system.cpu6.op_class::MemRead                   12160     23.23%     82.28% # Class of executed instruction
system.cpu6.op_class::MemWrite                   6606     12.62%     94.90% # Class of executed instruction
system.cpu6.op_class::IprAccess                  2672      5.10%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                     52353                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       639                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     149     26.19%     26.19% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     35      6.15%     32.34% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      9      1.58%     33.92% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    376     66.08%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 569                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      149     44.74%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      35     10.51%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       9      2.70%     57.96% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     140     42.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  333                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             33743460000     98.73%     98.73% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               34300000      0.10%     98.83% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               29610000      0.09%     98.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              371080000      1.09%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         34178450000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.372340                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.585237                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                  481     80.84%     80.84% # number of callpals executed
system.cpu6.kern.callpal::rdps                     70     11.76%     92.61% # number of callpals executed
system.cpu6.kern.callpal::rti                      44      7.39%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   595                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               44                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements               66                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                862                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               66                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            13.060606                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           104772                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          104772                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        52287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          52287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        52287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           52287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        52287                       # number of overall hits
system.cpu6.icache.overall_hits::total          52287                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           66                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           66                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           66                       # number of overall misses
system.cpu6.icache.overall_misses::total           66                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst        52353                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        52353                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        52353                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        52353                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        52353                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        52353                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.001261                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001261                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.001261                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001261                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.001261                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001261                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements                5                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          667.334191                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                 46                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                5                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             9.200000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   667.334191                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.651694                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.651694                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          593                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          591                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.579102                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            36814                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           36814                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        11519                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          11519                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data         6288                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          6288                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data          159                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data           96                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           96                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data        17807                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           17807                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data        17807                       # number of overall hits
system.cpu6.dcache.overall_hits::total          17807                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          138                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           56                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data           15                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data           57                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          194                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           194                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          194                       # number of overall misses
system.cpu6.dcache.overall_misses::total          194                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data        11657                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        11657                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         6344                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         6344                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data        18001                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        18001                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data        18001                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        18001                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.011838                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.011838                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.008827                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008827                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.086207                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.086207                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.372549                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.372549                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.010777                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.010777                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.010777                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.010777                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu6.dcache.writebacks::total                4                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                       12297                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                       6906                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                       19203                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                       8625                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                   8625                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                         3418064                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      54918                       # Number of instructions committed
system.cpu7.committedOps                        54918                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                52288                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                       2312                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         3853                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       52288                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads              70478                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             41181                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                        19247                       # number of memory refs
system.cpu7.num_load_insts                      12297                       # Number of load instructions
system.cpu7.num_store_insts                      6950                       # Number of store instructions
system.cpu7.num_idle_cycles              3364209.052387                       # Number of idle cycles
system.cpu7.num_busy_cycles              53854.947613                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.015756                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.984244                       # Percentage of idle cycles
system.cpu7.Branches                             7384                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  287      0.52%      0.52% # Class of executed instruction
system.cpu7.op_class::IntAlu                    31916     58.12%     58.64% # Class of executed instruction
system.cpu7.op_class::IntMult                     175      0.32%     58.96% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     58.96% # Class of executed instruction
system.cpu7.op_class::MemRead                   12666     23.06%     82.02% # Class of executed instruction
system.cpu7.op_class::MemWrite                   6962     12.68%     94.70% # Class of executed instruction
system.cpu7.op_class::IprAccess                  2912      5.30%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     54918                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       699                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     168     26.71%     26.71% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     35      5.56%     32.27% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     18      2.86%     35.14% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    408     64.86%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 629                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      168     43.19%     43.19% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      35      9.00%     52.19% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      18      4.63%     56.81% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     168     43.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  389                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             33729910000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               34300000      0.10%     98.78% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               35100000      0.10%     98.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              380890000      1.11%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         34180200000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.411765                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.618442                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  541     82.60%     82.60% # number of callpals executed
system.cpu7.kern.callpal::rdps                     70     10.69%     93.28% # number of callpals executed
system.cpu7.kern.callpal::rti                      44      6.72%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   655                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               44                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements               61                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                863                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               61                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            14.147541                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           109897                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          109897                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        54857                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          54857                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        54857                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           54857                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        54857                       # number of overall hits
system.cpu7.icache.overall_hits::total          54857                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           61                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           61                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           61                       # number of overall misses
system.cpu7.icache.overall_misses::total           61                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst        54918                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        54918                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        54918                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        54918                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        54918                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        54918                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.001111                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.001111                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.001111                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.001111                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.001111                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.001111                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements                7                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          602.470704                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 81                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.571429                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   602.470704                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.588350                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.588350                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          567                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          555                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.553711                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            38449                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           38449                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data        11999                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          11999                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         6569                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          6569                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data          156                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data          104                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          104                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data        18568                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           18568                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        18568                       # number of overall hits
system.cpu7.dcache.overall_hits::total          18568                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          116                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data          113                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data           26                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data           63                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          229                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           229                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          229                       # number of overall misses
system.cpu7.dcache.overall_misses::total          229                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data        12115                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        12115                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         6682                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         6682                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        18797                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        18797                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        18797                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        18797                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.009575                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009575                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.016911                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.016911                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.377246                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.377246                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.012183                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012183                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.012183                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012183                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu7.dcache.writebacks::total                6                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.081348                       # Number of seconds simulated
sim_ticks                                 81347960000                       # Number of ticks simulated
final_tick                               3612592090000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               65880778                       # Simulator instruction rate (inst/s)
host_op_rate                                 65880565                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            19339930091                       # Simulator tick rate (ticks/s)
host_mem_usage                                 478704                       # Number of bytes of host memory used
host_seconds                                     4.21                       # Real time elapsed on the host
sim_insts                                   277107204                       # Number of instructions simulated
sim_ops                                     277107204                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         407808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         116608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         443904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         244864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2153792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1479360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         679424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         516416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         636608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        1030208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         144320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         127104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst          17344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst          13056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8014208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       407808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       443904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2153792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       679424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       636608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       144320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst        17344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4496256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2013952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2718464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            6372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            6936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            3826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           33653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           23115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           10616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            8069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst            9947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           16097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst            2255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data            1986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst             271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst             204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              125222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         31468                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              42476                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           5013131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           1433447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           5456855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           3010082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          26476288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          18185582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           8352072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6348235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           7825740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          12664214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           1774107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           1562473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            213208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data             20455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            160496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data             21242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98517627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      5013131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      5456855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     26476288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      8352072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      7825740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      1774107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       213208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       160496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         55271896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        24757253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8660475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33417728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        24757253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          5013131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          1433447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8660475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          5456855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          3010082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         26476288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         18185582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          8352072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6348235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          7825740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         12664214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          1774107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          1562473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           213208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data            20455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           160496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data            21242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            131935355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    78626733750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2716220000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        235956583200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        235956583200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         78148786950                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         78148786950                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2099000427750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2099000427750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2413105797900                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2413105797900                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              127516                       # Transaction distribution
system.membus.trans_dist::ReadResp             127516                       # Transaction distribution
system.membus.trans_dist::WriteReq               3133                       # Transaction distribution
system.membus.trans_dist::WriteResp              3133                       # Transaction distribution
system.membus.trans_dist::Writeback             31468                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7018                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3700                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           10718                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22437                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22437                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        12744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        12744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        13296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        14432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        27728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        13872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        13872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        22361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        22689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        67306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        67306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        76581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        77855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        21232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        21232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        36071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        36517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port        19896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total        19896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave          204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port        44997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total        45201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port         4510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total         4510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave          222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port         6063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total         6285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total          542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port          962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total         1148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total          408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total         1087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 381092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       407808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       407808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         7712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       359232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       366944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       443904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       443904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       655616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       656928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2153792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2153792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         2660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      2687808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      2690468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       679424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       679424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      1116160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      1117828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port       636672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total       636672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave          809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port      1740352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total      1741161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port       144320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total       144320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave          772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port       205248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total       206020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave          744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port        18752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total        19496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port        13056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total        13056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave          744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port        13632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total        14376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12015845                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            198209                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                 198209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total              198209                       # Request fanout histogram
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      434037                       # DTB read hits
system.cpu0.dtb.read_misses                        29                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  206528                       # DTB read accesses
system.cpu0.dtb.write_hits                     204242                       # DTB write hits
system.cpu0.dtb.write_misses                        5                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                  95304                       # DTB write accesses
system.cpu0.dtb.data_hits                      638279                       # DTB hits
system.cpu0.dtb.data_misses                        34                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                  301832                       # DTB accesses
system.cpu0.itb.fetch_hits                    1097665                       # ITB hits
system.cpu0.itb.fetch_misses                       10                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                1097675                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         8203937                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    2198899                       # Number of instructions committed
system.cpu0.committedOps                      2198899                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1959089                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                488915                       # Number of float alu accesses
system.cpu0.num_func_calls                     105458                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       201426                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1959089                       # number of integer instructions
system.cpu0.num_fp_insts                       488915                       # number of float instructions
system.cpu0.num_int_register_reads            2901752                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1312413                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              485943                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes             391788                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       638947                       # number of memory refs
system.cpu0.num_load_insts                     434391                       # Number of load instructions
system.cpu0.num_store_insts                    204556                       # Number of store instructions
system.cpu0.num_idle_cycles              5986572.785809                       # Number of idle cycles
system.cpu0.num_busy_cycles              2217364.214191                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.270281                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.729719                       # Percentage of idle cycles
system.cpu0.Branches                           321335                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                10154      0.46%      0.46% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1314325     59.77%     60.23% # Class of executed instruction
system.cpu0.op_class::IntMult                    1637      0.07%     60.31% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.31% # Class of executed instruction
system.cpu0.op_class::FloatAdd                 100814      4.58%     64.89% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::FloatCvt                    600      0.03%     64.92% # Class of executed instruction
system.cpu0.op_class::FloatMult                 93440      4.25%     69.17% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    957      0.04%     69.21% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.21% # Class of executed instruction
system.cpu0.op_class::MemRead                  448112     20.38%     89.59% # Class of executed instruction
system.cpu0.op_class::MemWrite                 204765      9.31%     98.90% # Class of executed instruction
system.cpu0.op_class::IprAccess                 24129      1.10%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   2198933                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     291                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5622                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2157     41.16%     41.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.19%     41.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     84      1.60%     42.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     37      0.71%     43.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2953     56.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5241                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2157     48.93%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.23%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      84      1.91%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      37      0.84%     51.91% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2120     48.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4408                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             72671800000     88.58%     88.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               15000000      0.02%     88.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               82320000      0.10%     88.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               93090000      0.11%     88.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             9174250000     11.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         82036460000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.717914                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.841061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   11      0.20%      0.20% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   59      1.08%      1.29% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4891     89.79%     91.08% # number of callpals executed
system.cpu0.kern.callpal::rdps                    177      3.25%     94.33% # number of callpals executed
system.cpu0.kern.callpal::rti                     219      4.02%     98.35% # number of callpals executed
system.cpu0.kern.callpal::callsys                  88      1.62%     99.96% # number of callpals executed
system.cpu0.kern.callpal::rdunique                  2      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5447                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              278                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.348921                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.517333                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      106441700000     91.12%     91.12% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         10375020000      8.88%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      59                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4966                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4966                       # Transaction distribution
system.iobus.trans_dist::WriteReq               14141                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3133                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        12942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   38214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         6471                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        16421                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   721157                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements             6372                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2170695                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6372                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           340.661488                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4404238                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4404238                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2192561                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2192561                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2192561                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2192561                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2192561                       # number of overall hits
system.cpu0.icache.overall_hits::total        2192561                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         6372                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6372                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         6372                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6372                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         6372                       # number of overall misses
system.cpu0.icache.overall_misses::total         6372                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2198933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2198933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2198933                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2198933                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2198933                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2198933                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002898                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002898                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002898                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002898                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002898                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002898                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             2672                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          824.781326                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             900520                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           337.020958                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   824.781326                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.805451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.805451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          808                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1269005                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1269005                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       421605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         421605                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       198095                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        198095                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         3373                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3373                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2105                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2105                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       619700                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          619700                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       619700                       # number of overall hits
system.cpu0.dcache.overall_hits::total         619700                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         4242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         4242                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1609                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1609                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          370                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          370                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          646                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          646                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         5851                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         5851                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5851                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data       425847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       425847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       199704                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       199704                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         3743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2751                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2751                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       625551                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       625551                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       625551                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       625551                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.009961                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009961                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.008057                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008057                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.098851                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.098851                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.234824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.234824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.009353                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009353                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.009353                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009353                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          698                       # number of writebacks
system.cpu0.dcache.writebacks::total              698                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      509671                       # DTB read hits
system.cpu1.dtb.read_misses                        34                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                  397376                       # DTB read accesses
system.cpu1.dtb.write_hits                     246101                       # DTB write hits
system.cpu1.dtb.write_misses                       11                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                 184494                       # DTB write accesses
system.cpu1.dtb.data_hits                      755772                       # DTB hits
system.cpu1.dtb.data_misses                        45                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                  581870                       # DTB accesses
system.cpu1.itb.fetch_hits                    2071232                       # ITB hits
system.cpu1.itb.fetch_misses                       12                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                2071244                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         8203436                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    2548063                       # Number of instructions committed
system.cpu1.committedOps                      2548063                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              2144819                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                944426                       # Number of float alu accesses
system.cpu1.num_func_calls                      21304                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       268947                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     2144819                       # number of integer instructions
system.cpu1.num_fp_insts                       944426                       # number of float instructions
system.cpu1.num_int_register_reads            3560270                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           1244357                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads              937601                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             756140                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       756943                       # number of memory refs
system.cpu1.num_load_insts                     510313                       # Number of load instructions
system.cpu1.num_store_insts                    246630                       # Number of store instructions
system.cpu1.num_idle_cycles              5633903.138803                       # Number of idle cycles
system.cpu1.num_busy_cycles              2569532.861197                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.313226                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.686774                       # Percentage of idle cycles
system.cpu1.Branches                           298568                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                11904      0.47%      0.47% # Class of executed instruction
system.cpu1.op_class::IntAlu                  1379777     54.15%     54.62% # Class of executed instruction
system.cpu1.op_class::IntMult                    2158      0.08%     54.70% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     54.70% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 194743      7.64%     62.34% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.34% # Class of executed instruction
system.cpu1.op_class::FloatCvt                   1719      0.07%     62.41% # Class of executed instruction
system.cpu1.op_class::FloatMult                179296      7.04%     69.45% # Class of executed instruction
system.cpu1.op_class::FloatDiv                   2823      0.11%     69.56% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::MemRead                  513072     20.14%     89.69% # Class of executed instruction
system.cpu1.op_class::MemWrite                 246742      9.68%     99.38% # Class of executed instruction
system.cpu1.op_class::IprAccess                 15874      0.62%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   2548108                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     110                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3225                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     943     35.84%     35.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     84      3.19%     39.03% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     52      1.98%     41.01% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1552     58.99%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2631                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      943     47.87%     47.87% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      84      4.26%     52.13% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      52      2.64%     54.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     891     45.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1970                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             78211400000     95.34%     95.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               82320000      0.10%     95.44% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              126800000      0.15%     95.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3612740000      4.40%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         82033260000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.574098                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.748765                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     2                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   28      0.92%      0.92% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  118      3.89%      4.82% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2145     70.75%     75.56% # number of callpals executed
system.cpu1.kern.callpal::rdps                    174      5.74%     81.30% # number of callpals executed
system.cpu1.kern.callpal::rti                     350     11.54%     92.84% # number of callpals executed
system.cpu1.kern.callpal::callsys                 213      7.03%     99.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  4      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3032                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              313                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                234                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                155                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                278                      
system.cpu1.kern.mode_good::user                  234                      
system.cpu1.kern.mode_good::idle                   44                      
system.cpu1.kern.mode_switch_good::kernel     0.888179                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.283871                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.792023                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3803020000      1.13%      1.13% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         20295490000      6.02%      7.15% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        312858750000     92.85%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     118                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             6925                       # number of replacements
system.cpu1.icache.tags.tagsinuse          497.464734                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5678019                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6925                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           819.930542                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   497.464734                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.971611                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.971611                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5103152                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5103152                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2541172                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2541172                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2541172                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2541172                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2541172                       # number of overall hits
system.cpu1.icache.overall_hits::total        2541172                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         6936                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6936                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         6936                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6936                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         6936                       # number of overall misses
system.cpu1.icache.overall_misses::total         6936                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2548108                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2548108                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2548108                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2548108                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2548108                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2548108                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002722                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002722                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002722                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002722                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002722                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002722                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             5232                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          873.601115                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1211063                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           231.472286                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   873.601115                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.853126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.853126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          794                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          781                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1520811                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1520811                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       501720                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         501720                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       242605                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        242605                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1107                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1107                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          856                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          856                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       744325                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          744325                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       744325                       # number of overall hits
system.cpu1.dcache.overall_hits::total         744325                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         6904                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6904                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1926                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1926                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          548                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          548                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          710                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          710                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         8830                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8830                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         8830                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8830                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data       508624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       508624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       244531                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       244531                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1566                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1566                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       753155                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       753155                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       753155                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       753155                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013574                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013574                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.007876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007876                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.331118                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331118                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.453384                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.453384                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.011724                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011724                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.011724                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011724                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2185                       # number of writebacks
system.cpu1.dcache.writebacks::total             2185                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     1033749                       # DTB read hits
system.cpu2.dtb.read_misses                       445                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  703717                       # DTB read accesses
system.cpu2.dtb.write_hits                     558167                       # DTB write hits
system.cpu2.dtb.write_misses                      159                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 343656                       # DTB write accesses
system.cpu2.dtb.data_hits                     1591916                       # DTB hits
system.cpu2.dtb.data_misses                       604                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 1047373                       # DTB accesses
system.cpu2.itb.fetch_hits                    3587333                       # ITB hits
system.cpu2.itb.fetch_misses                      362                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                3587695                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         8203243                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    5101564                       # Number of instructions committed
system.cpu2.committedOps                      5101564                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              4525701                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                895989                       # Number of float alu accesses
system.cpu2.num_func_calls                     158606                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       494630                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     4525701                       # number of integer instructions
system.cpu2.num_fp_insts                       895989                       # number of float instructions
system.cpu2.num_int_register_reads            6808457                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           3048286                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads              872482                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             709176                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      1594958                       # number of memory refs
system.cpu2.num_load_insts                    1035855                       # Number of load instructions
system.cpu2.num_store_insts                    559103                       # Number of store instructions
system.cpu2.num_idle_cycles              3057877.866758                       # Number of idle cycles
system.cpu2.num_busy_cycles              5145365.133242                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.627235                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.372765                       # Percentage of idle cycles
system.cpu2.Branches                           674655                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               182463      3.58%      3.58% # Class of executed instruction
system.cpu2.op_class::IntAlu                  2848777     55.83%     59.41% # Class of executed instruction
system.cpu2.op_class::IntMult                   53818      1.05%     60.47% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.47% # Class of executed instruction
system.cpu2.op_class::FloatAdd                 190266      3.73%     64.19% # Class of executed instruction
system.cpu2.op_class::FloatCmp                    126      0.00%     64.20% # Class of executed instruction
system.cpu2.op_class::FloatCvt                  18034      0.35%     64.55% # Class of executed instruction
system.cpu2.op_class::FloatMult                144176      2.83%     67.38% # Class of executed instruction
system.cpu2.op_class::FloatDiv                  18906      0.37%     67.75% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     67.75% # Class of executed instruction
system.cpu2.op_class::MemRead                 1046486     20.51%     88.26% # Class of executed instruction
system.cpu2.op_class::MemWrite                 559886     10.97%     99.23% # Class of executed instruction
system.cpu2.op_class::IprAccess                 39236      0.77%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   5102175                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     118                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      8121                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2290     38.85%     38.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     16      0.27%     39.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     84      1.42%     40.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     47      0.80%     41.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3458     58.66%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5895                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2289     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      16      0.34%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      84      1.79%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      47      1.00%     52.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2245     47.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4681                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             74447730000     90.76%     90.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               22880000      0.03%     90.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               82320000      0.10%     90.88% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              106240000      0.13%     91.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             7372080000      8.99%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         82031250000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999563                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.649219                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.794063                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      3.33%      3.33% # number of syscalls executed
system.cpu2.kern.syscall::2                         1      1.67%      5.00% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.67%      6.67% # number of syscalls executed
system.cpu2.kern.syscall::4                        29     48.33%     55.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        5      8.33%     63.33% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.67%     65.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.67%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     13.33%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      3.33%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::74                        7     11.67%     95.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.67%     96.67% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.67%     98.33% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    60                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   93      1.33%      1.33% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  182      2.60%      3.93% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.01%      3.94% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5217     74.51%     78.45% # number of callpals executed
system.cpu2.kern.callpal::rdps                    255      3.64%     82.09% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     82.11% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     82.12% # number of callpals executed
system.cpu2.kern.callpal::rti                     532      7.60%     89.72% # number of callpals executed
system.cpu2.kern.callpal::callsys                 303      4.33%     94.04% # number of callpals executed
system.cpu2.kern.callpal::rdunique                416      5.94%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  7002                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              714                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                422                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                422                      
system.cpu2.kern.mode_good::user                  422                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.591036                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.742958                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       46305530000     56.90%     56.90% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         35073260000     43.10%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     182                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            33653                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5051854                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            33653                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           150.116007                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10238003                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10238003                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      5068522                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5068522                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      5068522                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5068522                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      5068522                       # number of overall hits
system.cpu2.icache.overall_hits::total        5068522                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        33653                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        33653                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        33653                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         33653                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        33653                       # number of overall misses
system.cpu2.icache.overall_misses::total        33653                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst      5102175                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5102175                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      5102175                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5102175                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      5102175                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5102175                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006596                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006596                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006596                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006596                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006596                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006596                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            24260                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          947.712554                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1569414                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            24260                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            64.691426                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   947.712554                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.925501                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.925501                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          701                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          700                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.684570                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3215044                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3215044                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1011866                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1011866                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       540030                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        540030                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4878                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4878                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4730                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4730                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1551896                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1551896                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1551896                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1551896                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        17288                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17288                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        12048                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        12048                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1220                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1220                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1099                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1099                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        29336                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         29336                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        29336                       # number of overall misses
system.cpu2.dcache.overall_misses::total        29336                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1029154                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1029154                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       552078                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       552078                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         6098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5829                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5829                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1581232                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1581232                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1581232                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1581232                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.016798                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016798                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.021823                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.021823                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.200066                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.200066                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.188540                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.188540                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.018553                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018553                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.018553                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018553                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13271                       # number of writebacks
system.cpu2.dcache.writebacks::total            13271                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      772159                       # DTB read hits
system.cpu3.dtb.read_misses                       414                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                  609480                       # DTB read accesses
system.cpu3.dtb.write_hits                     375559                       # DTB write hits
system.cpu3.dtb.write_misses                       49                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                 283263                       # DTB write accesses
system.cpu3.dtb.data_hits                     1147718                       # DTB hits
system.cpu3.dtb.data_misses                       463                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                  892743                       # DTB accesses
system.cpu3.itb.fetch_hits                    3199719                       # ITB hits
system.cpu3.itb.fetch_misses                      182                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                3199901                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         8204078                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    3907448                       # Number of instructions committed
system.cpu3.committedOps                      3907448                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              3287684                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               1440099                       # Number of float alu accesses
system.cpu3.num_func_calls                      30412                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       422346                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     3287684                       # number of integer instructions
system.cpu3.num_fp_insts                      1440099                       # number of float instructions
system.cpu3.num_int_register_reads            5442831                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           1902809                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             1430999                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            1153879                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      1150260                       # number of memory refs
system.cpu3.num_load_insts                     773867                       # Number of load instructions
system.cpu3.num_store_insts                    376393                       # Number of store instructions
system.cpu3.num_idle_cycles              4262746.900082                       # Number of idle cycles
system.cpu3.num_busy_cycles              3941331.099918                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.480411                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.519589                       # Percentage of idle cycles
system.cpu3.Branches                           464217                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                21939      0.56%      0.56% # Class of executed instruction
system.cpu3.op_class::IntAlu                  2121274     54.28%     54.84% # Class of executed instruction
system.cpu3.op_class::IntMult                    3029      0.08%     54.92% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.92% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 297880      7.62%     62.54% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     62.54% # Class of executed instruction
system.cpu3.op_class::FloatCvt                   2858      0.07%     62.62% # Class of executed instruction
system.cpu3.op_class::FloatMult                274096      7.01%     69.63% # Class of executed instruction
system.cpu3.op_class::FloatDiv                   3983      0.10%     69.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.73% # Class of executed instruction
system.cpu3.op_class::MemRead                  779409     19.94%     89.68% # Class of executed instruction
system.cpu3.op_class::MemWrite                 376764      9.64%     99.32% # Class of executed instruction
system.cpu3.op_class::IprAccess                 26700      0.68%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   3907932                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      84                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      4955                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1266     35.97%     35.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     85      2.41%     38.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     45      1.28%     39.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2124     60.34%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3520                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1266     48.19%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      85      3.24%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      45      1.71%     53.14% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1231     46.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2627                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             77111270000     93.99%     93.99% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               82630000      0.10%     94.09% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              114420000      0.14%     94.23% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             4731620000      5.77%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         82039940000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.579567                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.746307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2     40.00%     40.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   77      1.85%      1.85% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  190      4.57%      6.42% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.12%      6.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2913     70.02%     76.56% # number of callpals executed
system.cpu3.kern.callpal::rdps                    173      4.16%     80.72% # number of callpals executed
system.cpu3.kern.callpal::rti                     478     11.49%     92.21% # number of callpals executed
system.cpu3.kern.callpal::callsys                 290      6.97%     99.18% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.05%     99.23% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 32      0.77%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  4160                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              668                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                392                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                392                      
system.cpu3.kern.mode_good::user                  392                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.586826                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.739623                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       49901220000     61.35%     61.35% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         31432410000     38.65%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     190                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            10616                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3981388                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10616                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           375.036549                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7826480                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7826480                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      3897316                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3897316                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      3897316                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3897316                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      3897316                       # number of overall hits
system.cpu3.icache.overall_hits::total        3897316                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        10616                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10616                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        10616                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10616                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        10616                       # number of overall misses
system.cpu3.icache.overall_misses::total        10616                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst      3907932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3907932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      3907932                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3907932                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      3907932                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3907932                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002717                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002717                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002717                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002717                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002717                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002717                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             9332                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          860.783888                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1111116                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             9332                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           119.065152                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   860.783888                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.840609                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.840609                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          839                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          698                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.819336                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2311337                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2311337                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       759972                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         759972                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       369405                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        369405                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2001                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2001                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1776                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1776                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1129377                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1129377                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1129377                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1129377                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        10759                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10759                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         3636                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3636                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          705                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          705                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          815                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          815                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        14395                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14395                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        14395                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14395                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data       770731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       770731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       373041                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       373041                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2591                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2591                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1143772                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1143772                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1143772                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1143772                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.013959                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013959                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.009747                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009747                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.260532                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.260532                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.314550                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.314550                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.012586                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012586                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.012586                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012586                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         4241                       # number of writebacks
system.cpu3.dcache.writebacks::total             4241                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                      247818                       # DTB read hits
system.cpu4.dtb.read_misses                       478                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                  142258                       # DTB read accesses
system.cpu4.dtb.write_hits                     199803                       # DTB write hits
system.cpu4.dtb.write_misses                      124                       # DTB write misses
system.cpu4.dtb.write_acv                          14                       # DTB write access violations
system.cpu4.dtb.write_accesses                  85511                       # DTB write accesses
system.cpu4.dtb.data_hits                      447621                       # DTB hits
system.cpu4.dtb.data_misses                       602                       # DTB misses
system.cpu4.dtb.data_acv                           14                       # DTB access violations
system.cpu4.dtb.data_accesses                  227769                       # DTB accesses
system.cpu4.itb.fetch_hits                     631617                       # ITB hits
system.cpu4.itb.fetch_misses                      296                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                 631913                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                         8134877                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    1166318                       # Number of instructions committed
system.cpu4.committedOps                      1166318                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              1126529                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                  4019                       # Number of float alu accesses
system.cpu4.num_func_calls                      31212                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       116899                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     1126529                       # number of integer instructions
system.cpu4.num_fp_insts                         4019                       # number of float instructions
system.cpu4.num_int_register_reads            1574486                       # number of times the integer registers were read
system.cpu4.num_int_register_writes            796753                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                2642                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               2454                       # number of times the floating registers were written
system.cpu4.num_mem_refs                       449123                       # number of memory refs
system.cpu4.num_load_insts                     248883                       # Number of load instructions
system.cpu4.num_store_insts                    200240                       # Number of store instructions
system.cpu4.num_idle_cycles              6967689.378079                       # Number of idle cycles
system.cpu4.num_busy_cycles              1167187.621921                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.143479                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.856521                       # Percentage of idle cycles
system.cpu4.Branches                           158110                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                21244      1.82%      1.82% # Class of executed instruction
system.cpu4.op_class::IntAlu                   670015     57.42%     59.24% # Class of executed instruction
system.cpu4.op_class::IntMult                    1150      0.10%     59.34% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     59.34% # Class of executed instruction
system.cpu4.op_class::FloatAdd                   1202      0.10%     59.44% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     59.44% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     59.44% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     59.44% # Class of executed instruction
system.cpu4.op_class::FloatDiv                    227      0.02%     59.46% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     59.46% # Class of executed instruction
system.cpu4.op_class::MemRead                  252920     21.67%     81.13% # Class of executed instruction
system.cpu4.op_class::MemWrite                 200593     17.19%     98.32% # Class of executed instruction
system.cpu4.op_class::IprAccess                 19583      1.68%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   1166934                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      81                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      3506                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     828     35.95%     35.95% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     84      3.65%     39.60% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      9      0.39%     39.99% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1382     60.01%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                2303                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      826     47.58%     47.58% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      84      4.84%     52.42% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       9      0.52%     52.94% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     817     47.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1736                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             79805180000     98.10%     98.10% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               82320000      0.10%     98.20% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               28560000      0.04%     98.24% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             1431900000      1.76%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         81347960000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.997585                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.591172                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.753799                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1      6.25%      6.25% # number of syscalls executed
system.cpu4.kern.syscall::3                         2     12.50%     18.75% # number of syscalls executed
system.cpu4.kern.syscall::4                         1      6.25%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      6.25%     37.50% # number of syscalls executed
system.cpu4.kern.syscall::19                        1      6.25%     43.75% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      6.25%     50.00% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     18.75%     68.75% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     25.00%     93.75% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      6.25%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    16                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    8      0.32%      0.32% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   66      2.64%      2.96% # number of callpals executed
system.cpu4.kern.callpal::tbi                       3      0.12%      3.08% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 1983     79.29%     82.37% # number of callpals executed
system.cpu4.kern.callpal::rdps                    169      6.76%     89.12% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.04%     89.16% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.04%     89.20% # number of callpals executed
system.cpu4.kern.callpal::rti                     227      9.08%     98.28% # number of callpals executed
system.cpu4.kern.callpal::callsys                  40      1.60%     99.88% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.12%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  2501                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              293                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                139                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                139                      
system.cpu4.kern.mode_good::user                  139                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.474403                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.643519                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       75374590000     92.66%     92.66% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user          5973370000      7.34%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      66                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements             9946                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.988089                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            1154290                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             9946                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           116.055701                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   511.988089                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.999977                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          2343816                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         2343816                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      1156986                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1156986                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      1156986                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1156986                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      1156986                       # number of overall hits
system.cpu4.icache.overall_hits::total        1156986                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         9948                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         9948                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         9948                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          9948                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         9948                       # number of overall misses
system.cpu4.icache.overall_misses::total         9948                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst      1166934                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1166934                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      1166934                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1166934                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      1166934                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1166934                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.008525                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.008525                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.008525                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.008525                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.008525                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.008525                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            16158                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          650.819101                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             427892                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            16158                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            26.481743                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   650.819101                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.635566                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.635566                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          598                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           913318                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          913318                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       238150                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         238150                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       188380                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        188380                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         2078                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2078                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         2149                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2149                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data       426530                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          426530                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       426530                       # number of overall hits
system.cpu4.dcache.overall_hits::total         426530                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         7928                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         7928                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         9076                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         9076                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          249                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          249                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          149                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        17004                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         17004                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        17004                       # number of overall misses
system.cpu4.dcache.overall_misses::total        17004                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data       246078                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       246078                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       197456                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       197456                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         2327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         2298                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         2298                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       443534                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       443534                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       443534                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       443534                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.032217                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032217                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.045965                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.045965                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.107005                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.107005                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.064839                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.064839                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.038338                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.038338                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.038338                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.038338                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10193                       # number of writebacks
system.cpu4.dcache.writebacks::total            10193                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                       52658                       # DTB read hits
system.cpu5.dtb.read_misses                       324                       # DTB read misses
system.cpu5.dtb.read_acv                           12                       # DTB read access violations
system.cpu5.dtb.read_accesses                    1832                       # DTB read accesses
system.cpu5.dtb.write_hits                      30668                       # DTB write hits
system.cpu5.dtb.write_misses                       38                       # DTB write misses
system.cpu5.dtb.write_acv                           9                       # DTB write access violations
system.cpu5.dtb.write_accesses                    878                       # DTB write accesses
system.cpu5.dtb.data_hits                       83326                       # DTB hits
system.cpu5.dtb.data_misses                       362                       # DTB misses
system.cpu5.dtb.data_acv                           21                       # DTB access violations
system.cpu5.dtb.data_accesses                    2710                       # DTB accesses
system.cpu5.itb.fetch_hits                      41750                       # ITB hits
system.cpu5.itb.fetch_misses                      125                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                  41875                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                         8203220                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     266753                       # Number of instructions committed
system.cpu5.committedOps                       266753                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               255582                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                   250                       # Number of float alu accesses
system.cpu5.num_func_calls                       8210                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        25940                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      255582                       # number of integer instructions
system.cpu5.num_fp_insts                          250                       # number of float instructions
system.cpu5.num_int_register_reads             341893                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            196801                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                 120                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                121                       # number of times the floating registers were written
system.cpu5.num_mem_refs                        84515                       # number of memory refs
system.cpu5.num_load_insts                      53535                       # Number of load instructions
system.cpu5.num_store_insts                     30980                       # Number of store instructions
system.cpu5.num_idle_cycles              7933775.784864                       # Number of idle cycles
system.cpu5.num_busy_cycles              269444.215136                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.032846                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.967154                       # Percentage of idle cycles
system.cpu5.Branches                            37909                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                 3613      1.35%      1.35% # Class of executed instruction
system.cpu5.op_class::IntAlu                   163949     61.37%     62.73% # Class of executed instruction
system.cpu5.op_class::IntMult                     588      0.22%     62.95% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.95% # Class of executed instruction
system.cpu5.op_class::FloatAdd                     43      0.02%     62.96% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      3      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     62.96% # Class of executed instruction
system.cpu5.op_class::MemRead                   55281     20.69%     83.66% # Class of executed instruction
system.cpu5.op_class::MemWrite                  31003     11.61%     95.26% # Class of executed instruction
system.cpu5.op_class::IprAccess                 12656      4.74%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    267136                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      95                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      2323                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     471     30.00%     30.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     84      5.35%     35.35% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     10      0.64%     35.99% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1005     64.01%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                1570                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      471     45.91%     45.91% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      84      8.19%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      10      0.97%     55.07% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     461     44.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1026                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             80883050000     98.60%     98.60% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               82320000      0.10%     98.70% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               32930000      0.04%     98.74% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             1032950000      1.26%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         82031250000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.458706                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.653503                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::swpctx                   57      3.31%      3.31% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      0.29%      3.60% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 1315     76.41%     80.01% # number of callpals executed
system.cpu5.kern.callpal::rdps                    172      9.99%     90.01% # number of callpals executed
system.cpu5.kern.callpal::rti                     161      9.36%     99.36% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      0.52%     99.88% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.12%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  1721                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              218                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.307339                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.470175                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       33707330000     99.52%     99.52% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           163740000      0.48%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements             2255                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             196864                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2255                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            87.301109                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           536527                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          536527                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       264881                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         264881                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       264881                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          264881                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       264881                       # number of overall hits
system.cpu5.icache.overall_hits::total         264881                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         2255                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2255                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         2255                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2255                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         2255                       # number of overall misses
system.cpu5.icache.overall_misses::total         2255                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst       267136                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       267136                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       267136                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       267136                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       267136                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       267136                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.008441                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.008441                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.008441                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.008441                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.008441                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.008441                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements             1932                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          844.367401                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46808                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1932                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            24.227743                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   844.367401                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.824578                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.824578                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          800                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.788086                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           170026                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          170026                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        50826                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          50826                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data        28976                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         28976                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data          755                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          755                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data          688                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          688                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data        79802                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           79802                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        79802                       # number of overall hits
system.cpu5.dcache.overall_hits::total          79802                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         1558                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1558                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data          880                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          880                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data           56                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          104                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         2438                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2438                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         2438                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2438                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data        52384                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        52384                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data        29856                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        29856                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        82240                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        82240                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        82240                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        82240                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.029742                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.029742                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.029475                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.029475                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.069051                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.069051                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.131313                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.131313                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.029645                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.029645                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.029645                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.029645                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          867                       # number of writebacks
system.cpu5.dcache.writebacks::total              867                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                       27223                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                      14983                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                       42206                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                      18171                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                  18171                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                         8203218                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                     121379                       # Number of instructions committed
system.cpu6.committedOps                       121379                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses               115753                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                       5146                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts         8413                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                      115753                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads             156783                       # number of times the integer registers were read
system.cpu6.num_int_register_writes             91483                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                        42299                       # number of memory refs
system.cpu6.num_load_insts                      27223                       # Number of load instructions
system.cpu6.num_store_insts                     15076                       # Number of store instructions
system.cpu6.num_idle_cycles              8080880.095066                       # Number of idle cycles
system.cpu6.num_busy_cycles              122337.904934                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.014913                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.985087                       # Percentage of idle cycles
system.cpu6.Branches                            16195                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  780      0.64%      0.64% # Class of executed instruction
system.cpu6.op_class::IntAlu                    71132     58.60%     59.25% # Class of executed instruction
system.cpu6.op_class::IntMult                     440      0.36%     59.61% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     59.61% # Class of executed instruction
system.cpu6.op_class::MemRead                   27858     22.95%     82.56% # Class of executed instruction
system.cpu6.op_class::MemWrite                  15076     12.42%     94.98% # Class of executed instruction
system.cpu6.op_class::IprAccess                  6093      5.02%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                    121379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      93                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1482                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     345     26.26%     26.26% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     84      6.39%     32.65% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      9      0.68%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    876     66.67%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                1314                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      345     44.57%     44.57% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      84     10.85%     55.43% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       9      1.16%     56.59% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     336     43.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  774                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             81042900000     98.80%     98.80% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               82320000      0.10%     98.90% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               29610000      0.04%     98.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              876420000      1.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         82031250000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.383562                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.589041                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 1128     81.21%     81.21% # number of callpals executed
system.cpu6.kern.callpal::rdps                    168     12.10%     93.30% # number of callpals executed
system.cpu6.kern.callpal::rti                      93      6.70%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  1389                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               93                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements              271                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             101405                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              271                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           374.188192                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           243029                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          243029                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst       121108                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         121108                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst       121108                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          121108                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst       121108                       # number of overall hits
system.cpu6.icache.overall_hits::total         121108                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst          271                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst          271                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           271                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst          271                       # number of overall misses
system.cpu6.icache.overall_misses::total          271                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst       121379                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       121379                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst       121379                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       121379                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst       121379                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       121379                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.002233                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002233                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.002233                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002233                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.002233                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002233                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements               26                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          550.105672                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1861                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               26                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            71.576923                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   550.105672                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.537213                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.537213                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            84463                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           84463                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        26636                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          26636                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data        14447                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         14447                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data          311                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data          218                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data        41083                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           41083                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data        41083                       # number of overall hits
system.cpu6.dcache.overall_hits::total          41083                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          259                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data          115                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data           17                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data           86                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           86                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          374                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           374                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          374                       # number of overall misses
system.cpu6.dcache.overall_misses::total          374                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data        26895                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        26895                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data        14562                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        14562                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data          328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data          304                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          304                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data        41457                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        41457                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data        41457                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        41457                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.009630                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009630                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.007897                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.007897                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.051829                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.051829                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.282895                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.282895                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.009021                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009021                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.009021                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009021                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu6.dcache.writebacks::total                8                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                       26726                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                      14936                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                       41662                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                      18603                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                  18603                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                         8203017                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                     118850                       # Number of instructions committed
system.cpu7.committedOps                       118850                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses               113173                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                       5080                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         7961                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                      113173                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads             152980                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             89478                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                        41755                       # number of memory refs
system.cpu7.num_load_insts                      26726                       # Number of load instructions
system.cpu7.num_store_insts                     15029                       # Number of store instructions
system.cpu7.num_idle_cycles              8083231.293277                       # Number of idle cycles
system.cpu7.num_busy_cycles              119785.706723                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.014603                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.985397                       # Percentage of idle cycles
system.cpu7.Branches                            15687                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  730      0.61%      0.61% # Class of executed instruction
system.cpu7.op_class::IntAlu                    68981     58.04%     58.65% # Class of executed instruction
system.cpu7.op_class::IntMult                     420      0.35%     59.01% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     59.01% # Class of executed instruction
system.cpu7.op_class::MemRead                   27394     23.05%     82.06% # Class of executed instruction
system.cpu7.op_class::MemWrite                  15040     12.65%     94.71% # Class of executed instruction
system.cpu7.op_class::IprAccess                  6285      5.29%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                    118850                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      92                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      1530                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     361     26.51%     26.51% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     84      6.17%     32.67% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     17      1.25%     33.92% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    900     66.08%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                1362                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      361     43.92%     43.92% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      84     10.22%     54.14% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      17      2.07%     56.20% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     360     43.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  822                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             81028380000     98.78%     98.78% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               82320000      0.10%     98.88% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               34490000      0.04%     98.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              884060000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         82029250000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.400000                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.603524                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                 1176     81.84%     81.84% # number of callpals executed
system.cpu7.kern.callpal::rdps                    168     11.69%     93.53% # number of callpals executed
system.cpu7.kern.callpal::rti                      93      6.47%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  1437                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               93                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements              204                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               2605                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              204                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            12.769608                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           237904                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          237904                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst       118646                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         118646                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst       118646                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          118646                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst       118646                       # number of overall hits
system.cpu7.icache.overall_hits::total         118646                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst          204                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          204                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst          204                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           204                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst          204                       # number of overall misses
system.cpu7.icache.overall_misses::total          204                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst       118850                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       118850                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst       118850                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       118850                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst       118850                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       118850                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.001716                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.001716                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.001716                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.001716                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.001716                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.001716                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements                8                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          563.585815                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                527                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                8                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            65.875000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   563.585815                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.550377                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.550377                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          566                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          555                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.552734                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            83316                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           83316                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data        26226                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          26226                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data        14347                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         14347                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data          308                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data          225                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          225                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data        40573                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           40573                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        40573                       # number of overall hits
system.cpu7.dcache.overall_hits::total          40573                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          167                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          167                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data          165                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data           25                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data           91                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           91                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          332                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           332                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          332                       # number of overall misses
system.cpu7.dcache.overall_misses::total          332                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data        26393                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        26393                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data        14512                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        14512                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data          333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data          316                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          316                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        40905                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        40905                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        40905                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        40905                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.006327                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.006327                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.011370                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011370                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.075075                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.075075                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.287975                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.287975                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.008116                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008116                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.008116                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008116                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu7.dcache.writebacks::total                5                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105425                       # Number of seconds simulated
sim_ticks                                105424780000                       # Number of ticks simulated
final_tick                               3718016870000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20217568                       # Simulator instruction rate (inst/s)
host_op_rate                                 20217552                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6314132811                       # Simulator tick rate (ticks/s)
host_mem_usage                                 479728                       # Number of bytes of host memory used
host_seconds                                    16.70                       # Real time elapsed on the host
sim_insts                                   337564861                       # Number of instructions simulated
sim_ops                                     337564861                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         442496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3985792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         299328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        4210112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2060992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        5278528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         549760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        4088768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         908544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        5175488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         428800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        4187392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         311808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data        3909568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst         283904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data        3854016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39975296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       442496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       299328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2060992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       549760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       908544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       428800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       311808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst       283904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5285632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22921536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23621952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            6914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           62278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            4677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           65783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           32203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           82477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            8590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           63887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst           14196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           80867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst            6700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           65428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst            4872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           61087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst            4436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data           60219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              624614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        358149                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             369093                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           4197267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          37806975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2839257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          39934748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          19549408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          50069139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           5214713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          38783747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           8617936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          49091760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           4067355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          39719239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           2957635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          37083957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           2692953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          36557022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             379183110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      4197267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2839257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     19549408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      5214713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      8617936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      4067355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      2957635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      2692953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50136524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       217420762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        6643751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            224064513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       217420762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          4197267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         37806975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        6643751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2839257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         39934748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         19549408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         50069139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          5214713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         38783747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          8617936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         49091760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          4067355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         39719239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          2957635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         37083957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          2692953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         36557022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            603247624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   101905425000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3520400000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        242842485600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        242842485600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         80429396850                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         80429396850                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2160255387750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2160255387750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2483527270200                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2483527270200                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              330059                       # Transaction distribution
system.membus.trans_dist::ReadResp             330059                       # Transaction distribution
system.membus.trans_dist::WriteReq               3023                       # Transaction distribution
system.membus.trans_dist::WriteResp              3023                       # Transaction distribution
system.membus.trans_dist::Writeback            358149                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7795                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5666                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           13461                       # Transaction distribution
system.membus.trans_dist::ReadExReq            325651                       # Transaction distribution
system.membus.trans_dist::ReadExResp           325651                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        13828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        13828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       176893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       187685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         9354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         9354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       183929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       184243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        64406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        64406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       235078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       236412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        17180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        17180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       177725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       178101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port        28394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total        28394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave          340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port       226706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total       227046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port        13400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total        13400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave          328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port       182569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total       182897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port         9744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total         9744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave          292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port       172538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total       172830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port         8872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total         8872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave          280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port       167807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total       168087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1724425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       442496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       442496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6782                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      6790656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      6797438                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       299328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       299328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      7177024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      7178280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2060992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2060992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         2679                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      9153728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      9156407                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       549760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       549760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      6930752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      6932024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port       908608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total       908608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave         1353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port      8873600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total      8874953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port       428800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total       428800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave         1196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port      7116992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total      7118188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port       311808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total       311808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave         1168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port      6721472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total      6722640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port       283904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total       283904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave         1120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port      6578880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total      6580000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65347898                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1034259                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                1034259    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total             1034259                       # Request fanout histogram
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     1269698                       # DTB read hits
system.cpu0.dtb.read_misses                      5149                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1054211                       # DTB read accesses
system.cpu0.dtb.write_hits                     439345                       # DTB write hits
system.cpu0.dtb.write_misses                    49990                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                 302597                       # DTB write accesses
system.cpu0.dtb.data_hits                     1709043                       # DTB hits
system.cpu0.dtb.data_misses                     55139                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                 1356808                       # DTB accesses
system.cpu0.itb.fetch_hits                    6701485                       # ITB hits
system.cpu0.itb.fetch_misses                       15                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                6701500                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        10546403                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    7789612                       # Number of instructions committed
system.cpu0.committedOps                      7789612                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              4503537                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               3180687                       # Number of float alu accesses
system.cpu0.num_func_calls                      90477                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       343078                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     4503537                       # number of integer instructions
system.cpu0.num_fp_insts                      3180687                       # number of float instructions
system.cpu0.num_int_register_reads            8998258                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           3595794                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             5408406                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            3147042                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      1769617                       # number of memory refs
system.cpu0.num_load_insts                    1280032                       # Number of load instructions
system.cpu0.num_store_insts                    489585                       # Number of store instructions
system.cpu0.num_idle_cycles              2698908.438803                       # Number of idle cycles
system.cpu0.num_busy_cycles              7847494.561197                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.744092                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.255908                       # Percentage of idle cycles
system.cpu0.Branches                           447629                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               138760      1.77%      1.77% # Class of executed instruction
system.cpu0.op_class::IntAlu                  2231966     28.45%     30.22% # Class of executed instruction
system.cpu0.op_class::IntMult                    1695      0.02%     30.24% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     30.24% # Class of executed instruction
system.cpu0.op_class::FloatAdd                1605952     20.47%     50.71% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.71% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      5      0.00%     50.71% # Class of executed instruction
system.cpu0.op_class::FloatMult               1507532     19.22%     69.93% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.93% # Class of executed instruction
system.cpu0.op_class::MemRead                 1293421     16.49%     86.42% # Class of executed instruction
system.cpu0.op_class::MemWrite                 490009      6.25%     92.67% # Class of executed instruction
system.cpu0.op_class::IprAccess                575411      7.33%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   7844751                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     203                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     60764                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1996     38.00%     38.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.19%     38.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    108      2.06%     40.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     23      0.44%     40.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3116     59.32%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5253                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1996     48.55%     48.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.24%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     108      2.63%     51.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      23      0.56%     51.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1974     48.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4111                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             97079050000     92.05%     92.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               15000000      0.01%     92.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              105840000      0.10%     92.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               63400000      0.06%     92.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             8198710000      7.77%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        105462000000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.633504                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.782600                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   47      0.86%      0.86% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   24      0.44%      1.30% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.05%      1.35% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4856     88.79%     90.14% # number of callpals executed
system.cpu0.kern.callpal::rdps                    217      3.97%     94.11% # number of callpals executed
system.cpu0.kern.callpal::rti                     256      4.68%     98.79% # number of callpals executed
system.cpu0.kern.callpal::callsys                  37      0.68%     99.47% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 29      0.53%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5469                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              280                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                186                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                186                      
system.cpu0.kern.mode_good::user                  186                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.664286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.798283                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       35725380000     34.98%     34.98% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         66401140000     65.02%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      24                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4034                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4034                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13967                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3023                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        14056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   36002                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5174                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        16826                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   717474                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements             6914                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6561063                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6914                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           948.953283                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15696416                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15696416                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      7837837                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7837837                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      7837837                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7837837                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      7837837                       # number of overall hits
system.cpu0.icache.overall_hits::total        7837837                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         6914                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6914                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         6914                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6914                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         6914                       # number of overall misses
system.cpu0.icache.overall_misses::total         6914                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      7844751                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7844751                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      7844751                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7844751                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      7844751                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7844751                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000881                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000881                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000881                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000881                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000881                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            62667                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          933.650664                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1882469                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            62667                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            30.039239                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   933.650664                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.911768                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.911768                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          878                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          849                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3483313                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3483313                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1239815                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1239815                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       394980                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        394980                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         3522                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3522                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2188                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2188                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1634795                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1634795                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1634795                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1634795                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        27006                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        27006                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        39582                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        39582                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          723                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          723                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          962                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          962                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        66588                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66588                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        66588                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66588                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1266821                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1266821                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       434562                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       434562                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         4245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         3150                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3150                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1701383                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1701383                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1701383                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1701383                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.021318                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021318                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.091085                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091085                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.170318                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.170318                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.305397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.305397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.039138                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.039138                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.039138                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.039138                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        40347                       # number of writebacks
system.cpu0.dcache.writebacks::total            40347                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     1145236                       # DTB read hits
system.cpu1.dtb.read_misses                      5125                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                 1062620                       # DTB read accesses
system.cpu1.dtb.write_hits                     380799                       # DTB write hits
system.cpu1.dtb.write_misses                    49884                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                 304780                       # DTB write accesses
system.cpu1.dtb.data_hits                     1526035                       # DTB hits
system.cpu1.dtb.data_misses                     55009                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                 1367400                       # DTB accesses
system.cpu1.itb.fetch_hits                    6713991                       # ITB hits
system.cpu1.itb.fetch_misses                       12                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                6714003                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        10546798                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    7127776                       # Number of instructions committed
system.cpu1.committedOps                      7127776                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              3867909                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               3181111                       # Number of float alu accesses
system.cpu1.num_func_calls                      14699                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       293799                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     3867909                       # number of integer instructions
system.cpu1.num_fp_insts                      3181111                       # number of float instructions
system.cpu1.num_int_register_reads            8220404                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           3101399                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             5408644                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            3147269                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      1586490                       # number of memory refs
system.cpu1.num_load_insts                    1155560                       # Number of load instructions
system.cpu1.num_store_insts                    430930                       # Number of store instructions
system.cpu1.num_idle_cycles              3361105.468919                       # Number of idle cycles
system.cpu1.num_busy_cycles              7185692.531081                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.681315                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.318685                       # Percentage of idle cycles
system.cpu1.Branches                           314882                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               134645      1.87%      1.87% # Class of executed instruction
system.cpu1.op_class::IntAlu                  1781427     24.80%     26.68% # Class of executed instruction
system.cpu1.op_class::IntMult                    1303      0.02%     26.69% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     26.69% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1605976     22.36%     49.05% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.05% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      5      0.00%     49.05% # Class of executed instruction
system.cpu1.op_class::FloatMult               1507542     20.99%     70.04% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.04% # Class of executed instruction
system.cpu1.op_class::MemRead                 1157909     16.12%     86.16% # Class of executed instruction
system.cpu1.op_class::MemWrite                 431074      6.00%     92.16% # Class of executed instruction
system.cpu1.op_class::IprAccess                562904      7.84%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   7182785                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     57823                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     756     30.92%     30.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    108      4.42%     35.34% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     27      1.10%     36.44% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1554     63.56%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2445                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      756     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     108      6.67%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      27      1.67%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     729     45.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1620                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            102893680000     97.56%     97.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              105840000      0.10%     97.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               74040000      0.07%     97.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2393820000      2.27%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        105467380000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.469112                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.662577                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   22      0.82%      0.82% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   30      1.12%      1.95% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.11%      2.06% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2058     77.17%     79.23% # number of callpals executed
system.cpu1.kern.callpal::rdps                    216      8.10%     87.33% # number of callpals executed
system.cpu1.kern.callpal::rti                     252      9.45%     96.78% # number of callpals executed
system.cpu1.kern.callpal::callsys                  41      1.54%     98.31% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 45      1.69%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2667                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              206                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                186                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 76                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                201                      
system.cpu1.kern.mode_good::user                  186                      
system.cpu1.kern.mode_good::idle                   15                      
system.cpu1.kern.mode_switch_good::kernel     0.975728                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.197368                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.858974                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4303470000      4.22%      4.22% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         66785440000     65.50%     69.72% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         30872910000     30.28%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      30                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             4674                       # number of replacements
system.cpu1.icache.tags.tagsinuse          505.525358                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5663303                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4674                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1211.660890                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   505.525358                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.987354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.987354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14370247                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14370247                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      7178108                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7178108                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      7178108                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7178108                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      7178108                       # number of overall hits
system.cpu1.icache.overall_hits::total        7178108                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         4677                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4677                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         4677                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4677                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         4677                       # number of overall misses
system.cpu1.icache.overall_misses::total         4677                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst      7182785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7182785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      7182785                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7182785                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      7182785                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7182785                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000651                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000651                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000651                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000651                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000651                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000651                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            66213                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          922.046612                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1656025                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            66213                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.010572                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3641176060000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   922.046612                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.900436                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900436                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          881                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          854                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.860352                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3131224                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3131224                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1118599                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1118599                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       340044                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        340044                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1001                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          906                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          906                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1458643                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1458643                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1458643                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1458643                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        30236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        30236                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        39012                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        39012                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          599                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          599                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          631                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          631                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        69248                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69248                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        69248                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69248                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1148835                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1148835                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       379056                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       379056                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1537                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1537                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1527891                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1527891                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1527891                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1527891                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026319                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026319                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.102919                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.102919                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.374375                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.374375                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.410540                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.410540                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.045323                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045323                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.045323                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045323                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        42973                       # number of writebacks
system.cpu1.dcache.writebacks::total            42973                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     1462519                       # DTB read hits
system.cpu2.dtb.read_misses                      5523                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 1091652                       # DTB read accesses
system.cpu2.dtb.write_hits                     612971                       # DTB write hits
system.cpu2.dtb.write_misses                    49964                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 325366                       # DTB write accesses
system.cpu2.dtb.data_hits                     2075490                       # DTB hits
system.cpu2.dtb.data_misses                     55487                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 1417018                       # DTB accesses
system.cpu2.itb.fetch_hits                    6985709                       # ITB hits
system.cpu2.itb.fetch_misses                      363                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                6986072                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        10547051                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    8886643                       # Number of instructions committed
system.cpu2.committedOps                      8886643                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              5569326                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               3184306                       # Number of float alu accesses
system.cpu2.num_func_calls                      63639                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       509302                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     5569326                       # number of integer instructions
system.cpu2.num_fp_insts                      3184306                       # number of float instructions
system.cpu2.num_int_register_reads           10588756                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           4339312                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             5410674                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            3148821                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      2137740                       # number of memory refs
system.cpu2.num_load_insts                    1474277                       # Number of load instructions
system.cpu2.num_store_insts                    663463                       # Number of store instructions
system.cpu2.num_idle_cycles              1600750.059857                       # Number of idle cycles
system.cpu2.num_busy_cycles              8946300.940143                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.848228                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.151772                       # Percentage of idle cycles
system.cpu2.Branches                           595182                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               159317      1.78%      1.78% # Class of executed instruction
system.cpu2.op_class::IntAlu                  2920958     32.67%     34.45% # Class of executed instruction
system.cpu2.op_class::IntMult                    5425      0.06%     34.51% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     34.51% # Class of executed instruction
system.cpu2.op_class::FloatAdd                1606675     17.97%     52.47% # Class of executed instruction
system.cpu2.op_class::FloatCmp                     75      0.00%     52.48% # Class of executed instruction
system.cpu2.op_class::FloatCvt                    207      0.00%     52.48% # Class of executed instruction
system.cpu2.op_class::FloatMult               1507532     16.86%     69.34% # Class of executed instruction
system.cpu2.op_class::FloatDiv                     47      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.34% # Class of executed instruction
system.cpu2.op_class::MemRead                 1486969     16.63%     85.97% # Class of executed instruction
system.cpu2.op_class::MemWrite                 664257      7.43%     93.39% # Class of executed instruction
system.cpu2.op_class::IprAccess                590675      6.61%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   8942137                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      87                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     63837                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2735     39.12%     39.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.26%     39.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    108      1.54%     40.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     24      0.34%     41.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4107     58.74%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6992                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2734     48.87%     48.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.32%     49.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     108      1.93%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      24      0.43%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2710     48.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5594                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             96377400000     91.38%     91.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               25740000      0.02%     91.40% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              105840000      0.10%     91.50% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               61050000      0.06%     91.56% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             8899610000      8.44%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        105469640000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999634                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.659849                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.800057                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      1.47%      1.47% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.47%      2.94% # number of syscalls executed
system.cpu2.kern.syscall::4                        31     45.59%     48.53% # number of syscalls executed
system.cpu2.kern.syscall::17                        6      8.82%     57.35% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.47%     58.82% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.47%     60.29% # number of syscalls executed
system.cpu2.kern.syscall::71                       12     17.65%     77.94% # number of syscalls executed
system.cpu2.kern.syscall::73                        4      5.88%     83.82% # number of syscalls executed
system.cpu2.kern.syscall::74                        8     11.76%     95.59% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.47%     97.06% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.47%     98.53% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.47%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    68                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   79      1.01%      1.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  103      1.32%      2.32% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.06%      2.39% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6390     81.61%     84.00% # number of callpals executed
system.cpu2.kern.callpal::rdps                    299      3.82%     87.82% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     87.83% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     87.84% # number of callpals executed
system.cpu2.kern.callpal::rti                     452      5.77%     93.61% # number of callpals executed
system.cpu2.kern.callpal::callsys                 119      1.52%     95.13% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     95.15% # number of callpals executed
system.cpu2.kern.callpal::rdunique                379      4.84%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  7830                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              554                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                370                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                370                      
system.cpu2.kern.mode_good::user                  370                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.667870                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.800866                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       36328650000     34.49%     34.49% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         68991710000     65.51%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     103                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            32203                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8908345                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            32203                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           276.630904                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17916477                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17916477                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      8909934                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8909934                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      8909934                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8909934                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      8909934                       # number of overall hits
system.cpu2.icache.overall_hits::total        8909934                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        32203                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32203                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        32203                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32203                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        32203                       # number of overall misses
system.cpu2.icache.overall_misses::total        32203                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst      8942137                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8942137                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      8942137                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8942137                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      8942137                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8942137                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.003601                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003601                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.003601                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003601                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.003601                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003601                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            83072                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          972.977546                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1988418                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            83072                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.936080                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   972.977546                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.950173                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.950173                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          646                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          645                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4249093                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4249093                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1425545                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1425545                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       553488                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        553488                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         6282                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6282                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         6269                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6269                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1979033                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1979033                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1979033                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1979033                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        35448                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        35448                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        51701                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51701                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1303                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1303                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1042                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1042                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        87149                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87149                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        87149                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87149                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1460993                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1460993                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       605189                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       605189                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         7585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         7311                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7311                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2066182                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2066182                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2066182                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2066182                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.024263                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024263                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.085430                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.085430                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.171786                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.171786                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.142525                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.142525                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.042179                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.042179                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.042179                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.042179                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        56090                       # number of writebacks
system.cpu2.dcache.writebacks::total            56090                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     1150972                       # DTB read hits
system.cpu3.dtb.read_misses                      5437                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                 1035129                       # DTB read accesses
system.cpu3.dtb.write_hits                     388675                       # DTB write hits
system.cpu3.dtb.write_misses                    49783                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                 294866                       # DTB write accesses
system.cpu3.dtb.data_hits                     1539647                       # DTB hits
system.cpu3.dtb.data_misses                     55220                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                 1329995                       # DTB accesses
system.cpu3.itb.fetch_hits                    6623216                       # ITB hits
system.cpu3.itb.fetch_misses                      139                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                6623355                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        10546177                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    7208730                       # Number of instructions committed
system.cpu3.committedOps                      7208730                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              3942509                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               3181255                       # Number of float alu accesses
system.cpu3.num_func_calls                      19358                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       307832                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     3942509                       # number of integer instructions
system.cpu3.num_fp_insts                      3181255                       # number of float instructions
system.cpu3.num_int_register_reads            8308398                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           3152137                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             5408165                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            3147113                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      1601066                       # number of memory refs
system.cpu3.num_load_insts                    1162163                       # Number of load instructions
system.cpu3.num_store_insts                    438903                       # Number of store instructions
system.cpu3.num_idle_cycles              3279566.035596                       # Number of idle cycles
system.cpu3.num_busy_cycles              7266610.964404                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.689028                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.310972                       # Percentage of idle cycles
system.cpu3.Branches                           334971                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               137283      1.89%      1.89% # Class of executed instruction
system.cpu3.op_class::IntAlu                  1838132     25.30%     27.19% # Class of executed instruction
system.cpu3.op_class::IntMult                    1480      0.02%     27.22% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     27.22% # Class of executed instruction
system.cpu3.op_class::FloatAdd                1605786     22.11%     49.32% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.32% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      5      0.00%     49.32% # Class of executed instruction
system.cpu3.op_class::FloatMult               1507341     20.75%     70.07% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      3      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     70.07% # Class of executed instruction
system.cpu3.op_class::MemRead                 1166760     16.06%     86.13% # Class of executed instruction
system.cpu3.op_class::MemWrite                 439026      6.04%     92.18% # Class of executed instruction
system.cpu3.op_class::IprAccess                568155      7.82%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   7263971                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     58559                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     924     33.37%     33.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    108      3.90%     37.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     28      1.01%     38.28% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1709     61.72%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2769                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      924     47.07%     47.07% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     108      5.50%     52.57% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      28      1.43%     54.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     903     46.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1963                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            102659450000     97.34%     97.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              105840000      0.10%     97.44% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               72710000      0.07%     97.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2623170000      2.49%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        105461170000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.528379                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.708920                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   18      0.59%      0.59% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   94      3.09%      3.68% # number of callpals executed
system.cpu3.kern.callpal::tbi                       7      0.23%      3.91% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2328     76.50%     80.41% # number of callpals executed
system.cpu3.kern.callpal::rdps                    229      7.53%     87.94% # number of callpals executed
system.cpu3.kern.callpal::rti                     305     10.02%     97.96% # number of callpals executed
system.cpu3.kern.callpal::callsys                  41      1.35%     99.31% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.03%     99.34% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 20      0.66%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3043                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              400                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                244                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                244                      
system.cpu3.kern.mode_good::user                  244                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.610000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.757764                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       39568470000     37.55%     37.55% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         65800690000     62.45%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      94                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             8590                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5983243                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8590                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           696.535856                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          441                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         14536532                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        14536532                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      7255381                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7255381                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      7255381                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7255381                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      7255381                       # number of overall hits
system.cpu3.icache.overall_hits::total        7255381                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         8590                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         8590                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         8590                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          8590                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         8590                       # number of overall misses
system.cpu3.icache.overall_misses::total         8590                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst      7263971                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7263971                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      7263971                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7263971                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      7263971                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7263971                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001183                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001183                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001183                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001183                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001183                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001183                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            63917                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          960.117451                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1483495                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            63917                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            23.209709                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   960.117451                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.937615                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.937615                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          566                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.552734                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3157250                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3157250                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1126593                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1126593                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       347004                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        347004                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1833                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1833                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1789                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1789                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1473597                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1473597                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1473597                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1473597                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        27663                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        27663                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        39209                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        39209                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          617                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          617                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          572                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          572                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        66872                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66872                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        66872                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66872                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1154256                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1154256                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       386213                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       386213                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2361                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2361                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1540469                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1540469                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1540469                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1540469                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.023966                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.023966                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.101522                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.101522                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.251837                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.251837                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.242270                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.242270                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.043410                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.043410                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.043410                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.043410                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        41603                       # number of writebacks
system.cpu3.dcache.writebacks::total            41603                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                     1358236                       # DTB read hits
system.cpu4.dtb.read_misses                      5539                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                 1198712                       # DTB read accesses
system.cpu4.dtb.write_hits                     566445                       # DTB write hits
system.cpu4.dtb.write_misses                    49675                       # DTB write misses
system.cpu4.dtb.write_acv                          14                       # DTB write access violations
system.cpu4.dtb.write_accesses                 390429                       # DTB write accesses
system.cpu4.dtb.data_hits                     1924681                       # DTB hits
system.cpu4.dtb.data_misses                     55214                       # DTB misses
system.cpu4.dtb.data_acv                           14                       # DTB access violations
system.cpu4.dtb.data_accesses                 1589141                       # DTB accesses
system.cpu4.itb.fetch_hits                    7297435                       # ITB hits
system.cpu4.itb.fetch_misses                      310                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                7297745                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                        10542522                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    8142903                       # Number of instructions committed
system.cpu4.committedOps                      8142903                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              4848990                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses               3185180                       # Number of float alu accesses
system.cpu4.num_func_calls                      41713                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       399508                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     4848990                       # number of integer instructions
system.cpu4.num_fp_insts                      3185180                       # number of float instructions
system.cpu4.num_int_register_reads            9593758                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           3778817                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads             5411203                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes            3149705                       # number of times the floating registers were written
system.cpu4.num_mem_refs                      1986134                       # number of memory refs
system.cpu4.num_load_insts                    1369534                       # Number of load instructions
system.cpu4.num_store_insts                    616600                       # Number of store instructions
system.cpu4.num_idle_cycles              2344082.033179                       # Number of idle cycles
system.cpu4.num_busy_cycles              8198439.966821                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.777655                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.222345                       # Percentage of idle cycles
system.cpu4.Branches                           455166                       # Number of branches fetched
system.cpu4.op_class::No_OpClass               154917      1.89%      1.89% # Class of executed instruction
system.cpu4.op_class::IntAlu                  2361545     28.81%     30.70% # Class of executed instruction
system.cpu4.op_class::IntMult                    2066      0.03%     30.72% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     30.72% # Class of executed instruction
system.cpu4.op_class::FloatAdd                1607135     19.60%     50.32% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     50.32% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      5      0.00%     50.32% # Class of executed instruction
system.cpu4.op_class::FloatMult               1507504     18.39%     68.71% # Class of executed instruction
system.cpu4.op_class::FloatDiv                    227      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     68.72% # Class of executed instruction
system.cpu4.op_class::MemRead                 1375261     16.78%     85.49% # Class of executed instruction
system.cpu4.op_class::MemWrite                 617095      7.53%     93.02% # Class of executed instruction
system.cpu4.op_class::IprAccess                572376      6.98%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   8198131                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     59431                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    1240     36.15%     36.15% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    108      3.15%     39.30% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     27      0.79%     40.09% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   2055     59.91%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                3430                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     1238     47.82%     47.82% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     108      4.17%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      27      1.04%     53.03% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    1216     46.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 2589                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            102285750000     97.02%     97.02% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22              105840000      0.10%     97.12% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               70920000      0.07%     97.19% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             2962270000      2.81%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        105424780000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.998387                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.591727                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.754810                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1      5.88%      5.88% # number of syscalls executed
system.cpu4.kern.syscall::2                         1      5.88%     11.76% # number of syscalls executed
system.cpu4.kern.syscall::3                         2     11.76%     23.53% # number of syscalls executed
system.cpu4.kern.syscall::4                         1      5.88%     29.41% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      5.88%     35.29% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      5.88%     41.18% # number of syscalls executed
system.cpu4.kern.syscall::19                        1      5.88%     47.06% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      5.88%     52.94% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     17.65%     70.59% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     23.53%     94.12% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      5.88%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    17                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   34      0.90%      0.90% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   99      2.63%      3.54% # number of callpals executed
system.cpu4.kern.callpal::tbi                       5      0.13%      3.67% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 2915     77.57%     81.24% # number of callpals executed
system.cpu4.kern.callpal::rdps                    218      5.80%     87.04% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.03%     87.07% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.03%     87.09% # number of callpals executed
system.cpu4.kern.callpal::rti                     380     10.11%     97.21% # number of callpals executed
system.cpu4.kern.callpal::callsys                  74      1.97%     99.18% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.05%     99.23% # number of callpals executed
system.cpu4.kern.callpal::rdunique                 29      0.77%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  3758                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              479                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                323                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                323                      
system.cpu4.kern.mode_good::user                  323                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.674322                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.805486                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       32965440000     31.27%     31.27% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         72459340000     68.73%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      99                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements            14195                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.990613                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            8184168                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            14195                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           576.552871                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   511.990613                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.999982                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         16410459                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        16410459                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      8183934                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        8183934                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      8183934                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         8183934                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      8183934                       # number of overall hits
system.cpu4.icache.overall_hits::total        8183934                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        14197                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        14197                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        14197                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         14197                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        14197                       # number of overall misses
system.cpu4.icache.overall_misses::total        14197                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst      8198131                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      8198131                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      8198131                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      8198131                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      8198131                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      8198131                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.001732                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001732                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.001732                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001732                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.001732                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001732                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            82233                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          990.723759                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1846524                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            82233                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            22.454781                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   990.723759                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.967504                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.967504                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          372                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          599                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          3945510                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         3945510                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      1323386                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1323386                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       514769                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        514769                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         2825                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2825                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         2825                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2825                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      1838155                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1838155                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      1838155                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1838155                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        37026                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        37026                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        48047                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        48047                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          758                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          758                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          658                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          658                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        85073                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         85073                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        85073                       # number of overall misses
system.cpu4.dcache.overall_misses::total        85073                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1360412                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1360412                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       562816                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       562816                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         3583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         3583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         3483                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         3483                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      1923228                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1923228                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      1923228                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1923228                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.027217                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.027217                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.085369                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.085369                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.211555                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.211555                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.188918                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.188918                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.044234                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.044234                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.044234                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.044234                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        53728                       # number of writebacks
system.cpu4.dcache.writebacks::total            53728                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                     1147661                       # DTB read hits
system.cpu5.dtb.read_misses                      5423                       # DTB read misses
system.cpu5.dtb.read_acv                           12                       # DTB read access violations
system.cpu5.dtb.read_accesses                 1041284                       # DTB read accesses
system.cpu5.dtb.write_hits                     384554                       # DTB write hits
system.cpu5.dtb.write_misses                    49873                       # DTB write misses
system.cpu5.dtb.write_acv                           9                       # DTB write access violations
system.cpu5.dtb.write_accesses                 297047                       # DTB write accesses
system.cpu5.dtb.data_hits                     1532215                       # DTB hits
system.cpu5.dtb.data_misses                     55296                       # DTB misses
system.cpu5.dtb.data_acv                           21                       # DTB access violations
system.cpu5.dtb.data_accesses                 1338331                       # DTB accesses
system.cpu5.itb.fetch_hits                    6645577                       # ITB hits
system.cpu5.itb.fetch_misses                      146                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                6645723                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                        10547061                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    7176128                       # Number of instructions committed
system.cpu5.committedOps                      7176128                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              3911866                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses               3181839                       # Number of float alu accesses
system.cpu5.num_func_calls                      17128                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       304759                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     3911866                       # number of integer instructions
system.cpu5.num_fp_insts                      3181839                       # number of float instructions
system.cpu5.num_int_register_reads            8266064                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           3129286                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads             5408919                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes            3147596                       # number of times the floating registers were written
system.cpu5.num_mem_refs                      1593771                       # number of memory refs
system.cpu5.num_load_insts                    1158888                       # Number of load instructions
system.cpu5.num_store_insts                    434883                       # Number of store instructions
system.cpu5.num_idle_cycles              3312375.572098                       # Number of idle cycles
system.cpu5.num_busy_cycles              7234685.427902                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.685943                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.314057                       # Percentage of idle cycles
system.cpu5.Branches                           329170                       # Number of branches fetched
system.cpu5.op_class::No_OpClass               136886      1.89%      1.89% # Class of executed instruction
system.cpu5.op_class::IntAlu                  1813813     25.08%     26.98% # Class of executed instruction
system.cpu5.op_class::IntMult                    1441      0.02%     27.00% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     27.00% # Class of executed instruction
system.cpu5.op_class::FloatAdd                1605996     22.21%     49.20% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     49.20% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      5      0.00%     49.20% # Class of executed instruction
system.cpu5.op_class::FloatMult               1507513     20.85%     70.05% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      3      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     70.05% # Class of executed instruction
system.cpu5.op_class::MemRead                 1162163     16.07%     86.12% # Class of executed instruction
system.cpu5.op_class::MemWrite                 434997      6.02%     92.14% # Class of executed instruction
system.cpu5.op_class::IprAccess                568628      7.86%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   7231445                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      62                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     58515                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     871     32.83%     32.83% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    108      4.07%     36.90% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     32      1.21%     38.11% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1642     61.89%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                2653                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      871     46.95%     46.95% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     108      5.82%     52.78% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      32      1.73%     54.50% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     844     45.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1855                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            102735960000     97.41%     97.41% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22              105840000      0.10%     97.51% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               89210000      0.08%     97.59% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             2538980000      2.41%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        105469990000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.514007                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.699208                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1     20.00%     20.00% # number of syscalls executed
system.cpu5.kern.syscall::6                         1     20.00%     40.00% # number of syscalls executed
system.cpu5.kern.syscall::17                        1     20.00%     60.00% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     5                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    7      0.24%      0.24% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  100      3.43%      3.67% # number of callpals executed
system.cpu5.kern.callpal::tbi                       7      0.24%      3.91% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 2198     75.48%     79.40% # number of callpals executed
system.cpu5.kern.callpal::rdps                    221      7.59%     86.98% # number of callpals executed
system.cpu5.kern.callpal::rti                     315     10.82%     97.80% # number of callpals executed
system.cpu5.kern.callpal::callsys                  43      1.48%     99.28% # number of callpals executed
system.cpu5.kern.callpal::imb                       1      0.03%     99.31% # number of callpals executed
system.cpu5.kern.callpal::rdunique                 20      0.69%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  2912                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              415                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                248                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                248                      
system.cpu5.kern.mode_good::user                  248                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.597590                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.748115                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       97515470000     59.63%     59.63% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         66031070000     40.37%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     100                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements             6700                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            5368692                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             6700                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           801.297313                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         14469590                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        14469590                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      7224745                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        7224745                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      7224745                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         7224745                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      7224745                       # number of overall hits
system.cpu5.icache.overall_hits::total        7224745                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         6700                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         6700                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         6700                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          6700                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         6700                       # number of overall misses
system.cpu5.icache.overall_misses::total         6700                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst      7231445                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      7231445                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      7231445                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      7231445                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      7231445                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      7231445                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000927                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000927                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000927                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000927                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000927                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000927                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            66048                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          970.143890                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1368994                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            66048                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            20.727259                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   970.143890                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.947406                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.947406                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          861                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          834                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.840820                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          3144194                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         3144194                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      1121849                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1121849                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       343402                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        343402                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         1485                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1485                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         1326                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1326                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      1465251                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1465251                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      1465251                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1465251                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        29575                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        29575                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        39129                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        39129                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          540                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          540                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          615                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          615                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        68704                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         68704                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        68704                       # number of overall misses
system.cpu5.dcache.overall_misses::total        68704                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1151424                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1151424                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       382531                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       382531                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         2025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         1941                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1941                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1533955                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1533955                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1533955                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1533955                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.025686                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.025686                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.102290                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.102290                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.316847                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.316847                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.044789                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.044789                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.044789                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.044789                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        42851                       # number of writebacks
system.cpu5.dcache.writebacks::total            42851                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                     1146441                       # DTB read hits
system.cpu6.dtb.read_misses                      5128                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                 1062330                       # DTB read accesses
system.cpu6.dtb.write_hits                     384001                       # DTB write hits
system.cpu6.dtb.write_misses                    49711                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                 306563                       # DTB write accesses
system.cpu6.dtb.data_hits                     1530442                       # DTB hits
system.cpu6.dtb.data_misses                     54839                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                 1368893                       # DTB accesses
system.cpu6.itb.fetch_hits                    6700405                       # ITB hits
system.cpu6.itb.fetch_misses                       15                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                6700420                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                        10547087                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    7119268                       # Number of instructions committed
system.cpu6.committedOps                      7119268                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              3859953                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses               3181470                       # Number of float alu accesses
system.cpu6.num_func_calls                      14493                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       293086                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     3859953                       # number of integer instructions
system.cpu6.num_fp_insts                      3181470                       # number of float instructions
system.cpu6.num_int_register_reads            8201766                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           3090915                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads             5408768                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes            3147430                       # number of times the floating registers were written
system.cpu6.num_mem_refs                      1590743                       # number of memory refs
system.cpu6.num_load_insts                    1156777                       # Number of load instructions
system.cpu6.num_store_insts                    433966                       # Number of store instructions
system.cpu6.num_idle_cycles              3369874.360555                       # Number of idle cycles
system.cpu6.num_busy_cycles              7177212.639445                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.680492                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.319508                       # Percentage of idle cycles
system.cpu6.Branches                           313906                       # Number of branches fetched
system.cpu6.op_class::No_OpClass               134344      1.87%      1.87% # Class of executed instruction
system.cpu6.op_class::IntAlu                  1770598     24.68%     26.55% # Class of executed instruction
system.cpu6.op_class::IntMult                    1329      0.02%     26.57% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     26.57% # Class of executed instruction
system.cpu6.op_class::FloatAdd                1605964     22.39%     48.96% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     48.96% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      5      0.00%     48.96% # Class of executed instruction
system.cpu6.op_class::FloatMult               1507523     21.01%     69.97% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     69.97% # Class of executed instruction
system.cpu6.op_class::MemRead                 1159036     16.16%     86.13% # Class of executed instruction
system.cpu6.op_class::MemWrite                 434069      6.05%     92.18% # Class of executed instruction
system.cpu6.op_class::IprAccess                561239      7.82%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   7174107                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     57617                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     753     31.12%     31.12% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    108      4.46%     35.58% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     31      1.28%     36.86% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   1528     63.14%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                2420                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      753     46.51%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     108      6.67%     53.18% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      31      1.91%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     727     44.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1619                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            102895350000     97.56%     97.56% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22              105840000      0.10%     97.66% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               81120000      0.08%     97.74% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             2387980000      2.26%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        105470290000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.475785                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.669008                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    8      0.30%      0.30% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   36      1.37%      1.68% # number of callpals executed
system.cpu6.kern.callpal::tbi                       3      0.11%      1.79% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 2025     77.14%     78.93% # number of callpals executed
system.cpu6.kern.callpal::rdps                    216      8.23%     87.16% # number of callpals executed
system.cpu6.kern.callpal::rti                     257      9.79%     96.95% # number of callpals executed
system.cpu6.kern.callpal::callsys                  42      1.60%     98.55% # number of callpals executed
system.cpu6.kern.callpal::rdunique                 38      1.45%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  2625                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              293                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                193                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                193                      
system.cpu6.kern.mode_good::user                  193                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.658703                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.794239                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      152363600000     69.57%     69.57% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user         66649460000     30.43%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      36                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements             4872                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            6306684                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4872                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1294.475369                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         14353086                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        14353086                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      7169235                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        7169235                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      7169235                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         7169235                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      7169235                       # number of overall hits
system.cpu6.icache.overall_hits::total        7169235                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         4872                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4872                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         4872                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4872                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         4872                       # number of overall misses
system.cpu6.icache.overall_misses::total         4872                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst      7174107                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      7174107                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      7174107                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      7174107                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      7174107                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      7174107                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000679                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000679                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000679                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000679                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000679                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000679                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements            61961                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          902.866374                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            3319253                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            61961                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            53.570036                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3644799750000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   902.866374                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.881705                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.881705                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          859                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          831                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.838867                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          3135621                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         3135621                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      1123763                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1123763                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       343620                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        343620                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         1047                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1047                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data          872                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          872                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      1467383                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1467383                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      1467383                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1467383                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        26296                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        26296                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        38667                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        38667                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          543                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          543                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          627                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          627                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        64963                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         64963                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        64963                       # number of overall misses
system.cpu6.dcache.overall_misses::total        64963                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1150059                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1150059                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       382287                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       382287                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         1590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         1499                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1499                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1532346                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1532346                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1532346                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1532346                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.022865                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022865                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.101147                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.101147                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.341509                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.341509                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.418279                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.418279                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.042394                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.042394                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.042394                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.042394                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        40272                       # number of writebacks
system.cpu6.dcache.writebacks::total            40272                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                     1116945                       # DTB read hits
system.cpu7.dtb.read_misses                      5120                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                 1039348                       # DTB read accesses
system.cpu7.dtb.write_hits                     367538                       # DTB write hits
system.cpu7.dtb.write_misses                    49724                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                 296036                       # DTB write accesses
system.cpu7.dtb.data_hits                     1484483                       # DTB hits
system.cpu7.dtb.data_misses                     54844                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                 1335384                       # DTB accesses
system.cpu7.itb.fetch_hits                    6619833                       # ITB hits
system.cpu7.itb.fetch_misses                       15                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                6619848                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                        10547113                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    7006597                       # Number of instructions committed
system.cpu7.committedOps                      7006597                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              3748310                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses               3181199                       # Number of float alu accesses
system.cpu7.num_func_calls                      13349                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       283226                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     3748310                       # number of integer instructions
system.cpu7.num_fp_insts                      3181199                       # number of float instructions
system.cpu7.num_int_register_reads            8049385                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           3006112                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads             5408630                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes            3147291                       # number of times the floating registers were written
system.cpu7.num_mem_refs                      1544733                       # number of memory refs
system.cpu7.num_load_insts                    1127235                       # Number of load instructions
system.cpu7.num_store_insts                    417498                       # Number of store instructions
system.cpu7.num_idle_cycles              3482598.201354                       # Number of idle cycles
system.cpu7.num_busy_cycles              7064514.798646                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.669806                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.330194                       # Percentage of idle cycles
system.cpu7.Branches                           302587                       # Number of branches fetched
system.cpu7.op_class::No_OpClass               133782      1.89%      1.89% # Class of executed instruction
system.cpu7.op_class::IntAlu                  1704808     24.14%     26.04% # Class of executed instruction
system.cpu7.op_class::IntMult                    1283      0.02%     26.06% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     26.06% # Class of executed instruction
system.cpu7.op_class::FloatAdd                1605954     22.74%     48.80% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     48.80% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      5      0.00%     48.80% # Class of executed instruction
system.cpu7.op_class::FloatMult               1507522     21.35%     70.15% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     70.15% # Class of executed instruction
system.cpu7.op_class::MemRead                 1129353     15.99%     86.14% # Class of executed instruction
system.cpu7.op_class::MemWrite                 417601      5.91%     92.05% # Class of executed instruction
system.cpu7.op_class::IprAccess                561133      7.95%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   7061441                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     57602                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     756     31.03%     31.03% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    108      4.43%     35.47% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     39      1.60%     37.07% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1533     62.93%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                2436                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      756     45.99%     45.99% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     108      6.57%     52.55% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      39      2.37%     54.93% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     741     45.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1644                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            103053200000     97.71%     97.71% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22              105840000      0.10%     97.81% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               82360000      0.08%     97.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             2229140000      2.11%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        105470540000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.483366                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.674877                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                    4      0.15%      0.15% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   32      1.23%      1.38% # number of callpals executed
system.cpu7.kern.callpal::tbi                       3      0.12%      1.50% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 2057     78.90%     80.40% # number of callpals executed
system.cpu7.kern.callpal::rdps                    216      8.29%     88.68% # number of callpals executed
system.cpu7.kern.callpal::rti                     243      9.32%     98.01% # number of callpals executed
system.cpu7.kern.callpal::callsys                  32      1.23%     99.23% # number of callpals executed
system.cpu7.kern.callpal::rdunique                 20      0.77%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  2607                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              275                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                177                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                177                      
system.cpu7.kern.mode_good::user                  177                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.643636                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.783186                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      153128500000     69.93%     69.93% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         65847940000     30.07%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      32                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements             4436                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            5415909                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             4436                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1220.899234                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         14127318                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        14127318                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      7057005                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        7057005                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      7057005                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         7057005                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      7057005                       # number of overall hits
system.cpu7.icache.overall_hits::total        7057005                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         4436                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         4436                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         4436                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          4436                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         4436                       # number of overall misses
system.cpu7.icache.overall_misses::total         4436                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst      7061441                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      7061441                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      7061441                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      7061441                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      7061441                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      7061441                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000628                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000628                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000628                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000628                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000628                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000628                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            60232                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          926.249013                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1703983                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            60232                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            28.290327                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   926.249013                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.904540                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.904540                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          828                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          3041406                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         3041406                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      1096070                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1096070                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       327855                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        327855                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data          942                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          942                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data          820                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          820                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      1423925                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1423925                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      1423925                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1423925                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        24583                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        24583                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        38099                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        38099                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          520                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          520                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          559                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          559                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        62682                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         62682                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        62682                       # number of overall misses
system.cpu7.dcache.overall_misses::total        62682                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1120653                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1120653                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       365954                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       365954                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         1462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         1379                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1379                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1486607                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1486607                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1486607                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1486607                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.021936                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021936                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.104109                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.104109                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.355677                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.355677                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.405366                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.405366                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.042164                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.042164                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.042164                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.042164                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        40285                       # number of writebacks
system.cpu7.dcache.writebacks::total            40285                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007466                       # Number of seconds simulated
sim_ticks                                  7466310000                       # Number of ticks simulated
final_tick                               3725483180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1259530833                       # Simulator instruction rate (inst/s)
host_op_rate                               1259471845                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            27783544586                       # Simulator tick rate (ticks/s)
host_mem_usage                                 479728                       # Number of bytes of host memory used
host_seconds                                     0.27                       # Real time elapsed on the host
sim_insts                                   338444322                       # Number of instructions simulated
sim_ops                                     338444322                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         188992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data         263296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst          98752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         112960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         320960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         733248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1738944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       188992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst        98752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       320960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        620928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       699712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          699712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst            2953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data            4114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst            1543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data            1765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst            5015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           11457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10933                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10933                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            488595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             60003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             51431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             60003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            625744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            831468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             60003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             51431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          25312638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          35264542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          13226346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          15129294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          42987768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          98207548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            411448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data            137149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             232905411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       488595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        51431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       625744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        60003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     25312638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     13226346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     42987768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       411448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         83163973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        93715905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93715905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        93715905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           488595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            60003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            51431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            60003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           625744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           831468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            60003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            51431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         25312638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         35264542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         13226346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         15129294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         42987768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         98207548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           411448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data           137149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            326621316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     7217673750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       249340000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        243330194640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        243330194640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         80590926015                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         80590926015                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2164593903750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2164593903750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2488515024405                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2488515024405                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               18898                       # Transaction distribution
system.membus.trans_dist::ReadResp              18898                       # Transaction distribution
system.membus.trans_dist::WriteReq                 74                       # Transaction distribution
system.membus.trans_dist::WriteResp                74                       # Transaction distribution
system.membus.trans_dist::Writeback             10933                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              259                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            173                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             432                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9408                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9408                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total          135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           89                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total          146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total          334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total          152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port         5906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total         5906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port        12441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total        12459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port         3086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total         3086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port         4852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total         4872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port        10032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total        10032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port        30807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total        30837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total          257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  68557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port          384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total          384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         4672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total         4672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port        10432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total        10496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port          448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total          448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port       188992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total       188992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port       484864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total       484936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port        98752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total        98752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port       176768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total       176848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port       321024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total       321024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port      1205824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total      1205944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total         6464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2511888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             39671                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                  39671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total               39671                       # Request fanout histogram
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                        3208                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                       1800                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                        5008                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                       1723                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                   1723                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                          683568                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                      13957                       # Number of instructions committed
system.cpu0.committedOps                        13957                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                13339                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                        654                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts          943                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                       13339                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads              17951                       # number of times the integer registers were read
system.cpu0.num_int_register_writes             10454                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                         5016                       # number of memory refs
system.cpu0.num_load_insts                       3208                       # Number of load instructions
system.cpu0.num_store_insts                      1808                       # Number of store instructions
system.cpu0.num_idle_cycles              670794.662377                       # Number of idle cycles
system.cpu0.num_busy_cycles              12773.337623                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.018686                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.981314                       # Percentage of idle cycles
system.cpu0.Branches                             1876                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                   65      0.47%      0.47% # Class of executed instruction
system.cpu0.op_class::IntAlu                     8110     58.11%     58.57% # Class of executed instruction
system.cpu0.op_class::IntMult                      49      0.35%     58.92% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.92% # Class of executed instruction
system.cpu0.op_class::MemRead                    3315     23.75%     82.68% # Class of executed instruction
system.cpu0.op_class::MemWrite                   1822     13.05%     95.73% # Class of executed instruction
system.cpu0.op_class::IprAccess                   596      4.27%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                     13957                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       145                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                      29     22.14%     22.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      7      5.34%     27.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.76%     28.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                     94     71.76%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 131                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                       29     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       7     10.77%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      1.54%     56.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                      28     43.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                   65                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              6715310000     98.24%     98.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                6860000      0.10%     98.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3290000      0.05%     98.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              110140000      1.61%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          6835600000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.297872                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.496183                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  115     83.94%     83.94% # number of callpals executed
system.cpu0.kern.callpal::rdps                     14     10.22%     94.16% # number of callpals executed
system.cpu0.kern.callpal::rti                       8      5.84%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   137                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                8                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  74                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 74                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      592                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements               57                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2394601                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              569                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4208.437610                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            27971                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           27971                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        13900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          13900                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        13900                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           13900                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        13900                       # number of overall hits
system.cpu0.icache.overall_hits::total          13900                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst        13957                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        13957                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        13957                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        13957                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        13957                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        13957                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004084                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004084                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004084                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004084                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004084                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004084                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          858.049745                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             202658                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              834                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           242.995204                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   858.049745                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.837939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.837939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          833                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          828                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.813477                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            10013                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           10013                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         3150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           3150                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         1710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          1710                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           47                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           34                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         4860                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            4860                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         4860                       # number of overall hits
system.cpu0.dcache.overall_hits::total           4860                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data            8                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data           32                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           16                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data           40                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data           40                       # number of overall misses
system.cpu0.dcache.overall_misses::total           40                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data         3158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         3158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         1742                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         1742                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         4900                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         4900                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         4900                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         4900                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002533                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002533                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.018370                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018370                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.060000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.060000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.320000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.320000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.008163                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008163                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.008163                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008163                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                        2380                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                       1319                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                        3699                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                       1597                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                   1597                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          683538                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                      10671                       # Number of instructions committed
system.cpu1.committedOps                        10671                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                10170                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                        458                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts          754                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                       10170                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads              13678                       # number of times the integer registers were read
system.cpu1.num_int_register_writes              8020                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                         3707                       # number of memory refs
system.cpu1.num_load_insts                       2380                       # Number of load instructions
system.cpu1.num_store_insts                      1327                       # Number of store instructions
system.cpu1.num_idle_cycles              673773.544168                       # Number of idle cycles
system.cpu1.num_busy_cycles               9764.455832                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.014285                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.985715                       # Percentage of idle cycles
system.cpu1.Branches                             1444                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                   65      0.61%      0.61% # Class of executed instruction
system.cpu1.op_class::IntAlu                     6259     58.65%     59.26% # Class of executed instruction
system.cpu1.op_class::IntMult                      35      0.33%     59.59% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     59.59% # Class of executed instruction
system.cpu1.op_class::MemRead                    2445     22.91%     82.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                   1327     12.44%     94.94% # Class of executed instruction
system.cpu1.op_class::IprAccess                   540      5.06%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                     10671                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       131                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      29     24.79%     24.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      7      5.98%     30.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.85%     31.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     80     68.38%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 117                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       29     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       7     10.77%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      1.54%     56.92% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      28     43.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   65                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              6748470000     98.73%     98.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                6860000      0.10%     98.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                3290000      0.05%     98.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               76680000      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          6835300000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.350000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  101     82.11%     82.11% # number of callpals executed
system.cpu1.kern.callpal::rdps                     14     11.38%     93.50% # number of callpals executed
system.cpu1.kern.callpal::rti                       8      6.50%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   123                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  8                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements                6                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 506                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3937031                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              512                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7689.513672                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          506                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.988281                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            21348                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           21348                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        10665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          10665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        10665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           10665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        10665                       # number of overall hits
system.cpu1.icache.overall_hits::total          10665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            6                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            6                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            6                       # number of overall misses
system.cpu1.icache.overall_misses::total            6                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst        10671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        10671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        10671                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        10671                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        10671                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        10671                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000562                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000562                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000562                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000562                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000562                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000562                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements                4                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          878.354984                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              55975                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              860                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            65.087209                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   878.354984                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.857769                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.857769                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          856                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          851                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             7404                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            7404                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2328                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2328                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1270                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1270                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           28                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data           20                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         3598                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            3598                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         3598                       # number of overall hits
system.cpu1.dcache.overall_hits::total           3598                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           21                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           10                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            9                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           31                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           31                       # number of overall misses
system.cpu1.dcache.overall_misses::total           31                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2349                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2349                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         3629                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         3629                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         3629                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3629                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.008940                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008940                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.007812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007812                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.096774                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.096774                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.310345                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.310345                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.008542                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008542                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.008542                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008542                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu1.dcache.writebacks::total                3                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                        2931                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                       1675                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                        4606                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                       2011                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                   2011                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                          683508                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                      13531                       # Number of instructions committed
system.cpu2.committedOps                        13531                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                12908                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                        550                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts          953                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                       12908                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads              17460                       # number of times the integer registers were read
system.cpu2.num_int_register_writes             10195                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                         4614                       # number of memory refs
system.cpu2.num_load_insts                       2931                       # Number of load instructions
system.cpu2.num_store_insts                      1683                       # Number of store instructions
system.cpu2.num_idle_cycles              671125.767907                       # Number of idle cycles
system.cpu2.num_busy_cycles              12382.232093                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.018116                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.981884                       # Percentage of idle cycles
system.cpu2.Branches                             1791                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                   73      0.54%      0.54% # Class of executed instruction
system.cpu2.op_class::IntAlu                     8006     59.17%     59.71% # Class of executed instruction
system.cpu2.op_class::IntMult                      37      0.27%     59.98% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     59.98% # Class of executed instruction
system.cpu2.op_class::MemRead                    3008     22.23%     82.21% # Class of executed instruction
system.cpu2.op_class::MemWrite                   1683     12.44%     94.65% # Class of executed instruction
system.cpu2.op_class::IprAccess                   724      5.35%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                     13531                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       177                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                      52     31.90%     31.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      7      4.29%     36.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.61%     36.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    103     63.19%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 163                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                       52     46.85%     46.85% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       7      6.31%     53.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.90%     54.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                      51     45.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  111                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              6735430000     98.54%     98.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                6860000      0.10%     98.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                3290000      0.05%     98.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               89420000      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          6835000000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.495146                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.680982                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                  147     86.98%     86.98% # number of callpals executed
system.cpu2.kern.callpal::rdps                     14      8.28%     95.27% # number of callpals executed
system.cpu2.kern.callpal::rti                       8      4.73%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   169                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                8                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements               73                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              65812                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              585                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           112.499145                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            27135                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           27135                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        13458                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          13458                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        13458                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           13458                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        13458                       # number of overall hits
system.cpu2.icache.overall_hits::total          13458                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           73                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           73                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           73                       # number of overall misses
system.cpu2.icache.overall_misses::total           73                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst        13531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        13531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        13531                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        13531                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        13531                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        13531                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.005395                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005395                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.005395                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005395                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.005395                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005395                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements               54                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          589.114738                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              15796                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              639                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.719875                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   589.114738                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.575307                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.575307                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          585                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.571289                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             9309                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            9309                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         2803                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           2803                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1604                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1604                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data           27                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data           26                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data         4407                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            4407                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         4407                       # number of overall hits
system.cpu2.dcache.overall_hits::total           4407                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           90                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           25                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data           11                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           10                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          115                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           115                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          115                       # number of overall misses
system.cpu2.dcache.overall_misses::total          115                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data         2893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         2893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1629                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1629                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         4522                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         4522                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         4522                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         4522                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.031110                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.031110                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.015347                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.015347                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.289474                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.289474                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.277778                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.277778                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.025431                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.025431                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.025431                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.025431                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           46                       # number of writebacks
system.cpu2.dcache.writebacks::total               46                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                        2545                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                       1361                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                        3906                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                       1597                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                   1597                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                          683491                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                      11423                       # Number of instructions committed
system.cpu3.committedOps                        11423                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                10843                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                        486                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts          849                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                       10843                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads              14561                       # number of times the integer registers were read
system.cpu3.num_int_register_writes              8549                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                         3914                       # number of memory refs
system.cpu3.num_load_insts                       2545                       # Number of load instructions
system.cpu3.num_store_insts                      1369                       # Number of store instructions
system.cpu3.num_idle_cycles              673038.809608                       # Number of idle cycles
system.cpu3.num_busy_cycles              10452.190392                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.015292                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.984708                       # Percentage of idle cycles
system.cpu3.Branches                             1576                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                   93      0.81%      0.81% # Class of executed instruction
system.cpu3.op_class::IntAlu                     6734     58.95%     59.77% # Class of executed instruction
system.cpu3.op_class::IntMult                      35      0.31%     60.07% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.07% # Class of executed instruction
system.cpu3.op_class::MemRead                    2652     23.22%     83.29% # Class of executed instruction
system.cpu3.op_class::MemWrite                   1369     11.98%     95.27% # Class of executed instruction
system.cpu3.op_class::IprAccess                   540      4.73%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                     11423                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       131                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      29     24.79%     24.79% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      7      5.98%     30.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.85%     31.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     80     68.38%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 117                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       29     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       7     10.77%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      1.54%     56.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      28     43.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   65                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              6740720000     98.62%     98.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                6860000      0.10%     98.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3290000      0.05%     98.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               83960000      1.23%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          6834830000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.350000                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                  101     82.11%     82.11% # number of callpals executed
system.cpu3.kern.callpal::rdps                     14     11.38%     93.50% # number of callpals executed
system.cpu3.kern.callpal::rti                       8      6.50%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   123                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                8                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements                7                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1362065                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              519                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2624.402697                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            22853                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           22853                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        11416                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          11416                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        11416                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           11416                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        11416                       # number of overall hits
system.cpu3.icache.overall_hits::total          11416                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            7                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            7                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total             7                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            7                       # number of overall misses
system.cpu3.icache.overall_misses::total            7                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst        11423                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        11423                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        11423                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        11423                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        11423                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        11423                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000613                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000613                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000613                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000613                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000613                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000613                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements                4                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          549.879815                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              21354                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              549                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            38.896175                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   549.879815                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.536992                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.536992                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          545                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          540                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.532227                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             7843                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            7843                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         2459                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2459                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1305                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1305                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data           37                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data           27                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           27                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data         3764                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            3764                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         3764                       # number of overall hits
system.cpu3.dcache.overall_hits::total           3764                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           46                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           10                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            9                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           56                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           56                       # number of overall misses
system.cpu3.dcache.overall_misses::total           56                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data         2505                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         2505                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         3820                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         3820                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         3820                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         3820                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.018363                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018363                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.007605                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007605                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.075000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.075000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.014660                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014660                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.014660                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014660                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                       40440                       # DTB read hits
system.cpu4.dtb.read_misses                        86                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                   11015                       # DTB read accesses
system.cpu4.dtb.write_hits                      32696                       # DTB write hits
system.cpu4.dtb.write_misses                       14                       # DTB write misses
system.cpu4.dtb.write_acv                           7                       # DTB write access violations
system.cpu4.dtb.write_accesses                   6645                       # DTB write accesses
system.cpu4.dtb.data_hits                       73136                       # DTB hits
system.cpu4.dtb.data_misses                       100                       # DTB misses
system.cpu4.dtb.data_acv                            7                       # DTB access violations
system.cpu4.dtb.data_accesses                   17660                       # DTB accesses
system.cpu4.itb.fetch_hits                      57270                       # ITB hits
system.cpu4.itb.fetch_misses                       92                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                  57362                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                          660773                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                     195962                       # Number of instructions committed
system.cpu4.committedOps                       195962                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses               189276                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                   261                       # Number of float alu accesses
system.cpu4.num_func_calls                       5251                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts        19416                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                      189276                       # number of integer instructions
system.cpu4.num_fp_insts                          261                       # number of float instructions
system.cpu4.num_int_register_reads             261561                       # number of times the integer registers were read
system.cpu4.num_int_register_writes            135379                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                 135                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                102                       # number of times the floating registers were written
system.cpu4.num_mem_refs                        73398                       # number of memory refs
system.cpu4.num_load_insts                      40636                       # Number of load instructions
system.cpu4.num_store_insts                     32762                       # Number of store instructions
system.cpu4.num_idle_cycles              487172.855694                       # Number of idle cycles
system.cpu4.num_busy_cycles              173600.144306                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.262723                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.737277                       # Percentage of idle cycles
system.cpu4.Branches                            26362                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                 3072      1.57%      1.57% # Class of executed instruction
system.cpu4.op_class::IntAlu                   114136     58.21%     59.78% # Class of executed instruction
system.cpu4.op_class::IntMult                     240      0.12%     59.90% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     59.90% # Class of executed instruction
system.cpu4.op_class::FloatAdd                     30      0.02%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::MemRead                   41682     21.26%     81.18% # Class of executed instruction
system.cpu4.op_class::MemWrite                  33043     16.85%     98.03% # Class of executed instruction
system.cpu4.op_class::IprAccess                  3866      1.97%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                    196069                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       736                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     210     42.17%     42.17% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      7      1.41%     43.57% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.20%     43.78% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    280     56.22%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      210     49.18%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       7      1.64%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.23%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     209     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  427                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0              6228070000     94.18%     94.18% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                6860000      0.10%     94.28% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                3290000      0.05%     94.33% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              374850000      5.67%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total          6613070000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.746429                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.857430                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     50.00%     50.00% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     50.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     2                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.19%      0.19% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      2.27%      2.46% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.19%      2.65% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  464     87.71%     90.36% # number of callpals executed
system.cpu4.kern.callpal::rdps                     14      2.65%     93.01% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.19%     93.19% # number of callpals executed
system.cpu4.kern.callpal::rti                      26      4.91%     98.11% # number of callpals executed
system.cpu4.kern.callpal::callsys                  10      1.89%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   529                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               39                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 19                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 20                      
system.cpu4.kern.mode_good::user                   19                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.512821                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.672414                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel        1324000000     71.86%     71.86% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user           518530000     28.14%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements             2952                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999546                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             339210                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3464                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            97.924365                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   511.999546                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           395091                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          395091                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst       193116                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         193116                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst       193116                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          193116                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst       193116                       # number of overall hits
system.cpu4.icache.overall_hits::total         193116                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         2953                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2953                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         2953                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2953                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         2953                       # number of overall misses
system.cpu4.icache.overall_misses::total         2953                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst       196069                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       196069                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst       196069                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       196069                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst       196069                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       196069                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015061                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015061                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015061                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015061                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015061                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015061                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements             4596                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          999.244155                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              90603                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             5578                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            16.242919                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   999.244155                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.975824                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.975824                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          982                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          978                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           151167                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          151167                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data        37346                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          37346                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data        29927                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         29927                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data          581                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          581                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data          636                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          636                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data        67273                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           67273                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data        67273                       # number of overall hits
system.cpu4.dcache.overall_hits::total          67273                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         2532                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2532                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         2109                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2109                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data           91                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           91                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data           31                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         4641                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4641                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         4641                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4641                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data        39878                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        39878                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data        32036                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        32036                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data          672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data          667                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          667                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data        71914                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        71914                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data        71914                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        71914                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.063494                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.063494                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.065832                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.065832                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.135417                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.135417                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.046477                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.046477                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.064535                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.064535                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.064535                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.064535                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2915                       # number of writebacks
system.cpu4.dcache.writebacks::total             2915                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                       26887                       # DTB read hits
system.cpu5.dtb.read_misses                       325                       # DTB read misses
system.cpu5.dtb.read_acv                           12                       # DTB read access violations
system.cpu5.dtb.read_accesses                    1822                       # DTB read accesses
system.cpu5.dtb.write_hits                      15386                       # DTB write hits
system.cpu5.dtb.write_misses                       38                       # DTB write misses
system.cpu5.dtb.write_acv                           9                       # DTB write access violations
system.cpu5.dtb.write_accesses                    875                       # DTB write accesses
system.cpu5.dtb.data_hits                       42273                       # DTB hits
system.cpu5.dtb.data_misses                       363                       # DTB misses
system.cpu5.dtb.data_acv                           21                       # DTB access violations
system.cpu5.dtb.data_accesses                    2697                       # DTB accesses
system.cpu5.itb.fetch_hits                      24772                       # ITB hits
system.cpu5.itb.fetch_misses                      125                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                  24897                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                          683623                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     149558                       # Number of instructions committed
system.cpu5.committedOps                       149558                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               143714                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                   297                       # Number of float alu accesses
system.cpu5.num_func_calls                       3253                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        17531                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      143714                       # number of integer instructions
system.cpu5.num_fp_insts                          297                       # number of float instructions
system.cpu5.num_int_register_reads             190971                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            109486                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                 153                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                155                       # number of times the floating registers were written
system.cpu5.num_mem_refs                        43387                       # number of memory refs
system.cpu5.num_load_insts                      27770                       # Number of load instructions
system.cpu5.num_store_insts                     15617                       # Number of store instructions
system.cpu5.num_idle_cycles              546225.151798                       # Number of idle cycles
system.cpu5.num_busy_cycles              137397.848202                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.200985                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.799015                       # Percentage of idle cycles
system.cpu5.Branches                            22082                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                 2884      1.92%      1.92% # Class of executed instruction
system.cpu5.op_class::IntAlu                    95459     63.66%     65.59% # Class of executed instruction
system.cpu5.op_class::IntMult                     132      0.09%     65.68% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     65.68% # Class of executed instruction
system.cpu5.op_class::FloatAdd                     25      0.02%     65.69% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      3      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     65.69% # Class of executed instruction
system.cpu5.op_class::MemRead                   28880     19.26%     84.95% # Class of executed instruction
system.cpu5.op_class::MemWrite                  15628     10.42%     95.38% # Class of executed instruction
system.cpu5.op_class::IprAccess                  6931      4.62%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    149942                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       924                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     127     39.08%     39.08% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      7      2.15%     41.23% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      0.92%     42.15% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    188     57.85%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 325                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      127     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       7      2.66%     50.95% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.14%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     126     47.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  263                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0              6615290000     96.77%     96.77% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                6860000      0.10%     96.87% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                7220000      0.11%     96.98% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              206790000      3.02%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total          6836160000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.670213                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.809231                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.25%      0.25% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     14.29%     14.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.23%     15.76% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  240     59.11%     74.88% # number of callpals executed
system.cpu5.kern.callpal::rdps                     15      3.69%     78.57% # number of callpals executed
system.cpu5.kern.callpal::rti                      76     18.72%     97.29% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      2.22%     99.51% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.49%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   406                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              134                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.666667                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       18899060000     99.14%     99.14% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           163570000      0.86%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements             1543                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2145948                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2055                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1044.256934                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           301427                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          301427                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       148399                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         148399                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       148399                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          148399                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       148399                       # number of overall hits
system.cpu5.icache.overall_hits::total         148399                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         1543                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1543                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         1543                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1543                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         1543                       # number of overall misses
system.cpu5.icache.overall_misses::total         1543                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst       149942                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       149942                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       149942                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       149942                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       149942                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       149942                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.010291                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.010291                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.010291                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.010291                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.010291                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.010291                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements             1701                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          921.115520                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             389258                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2609                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           149.198160                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   921.115520                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.899527                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.899527                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          908                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          780                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            87756                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           87756                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        25619                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          25619                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data        14336                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         14336                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data          470                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          470                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data          474                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          474                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data        39955                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           39955                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        39955                       # number of overall hits
system.cpu5.dcache.overall_hits::total          39955                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         1302                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1302                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data          640                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data           42                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data           28                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         1942                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1942                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         1942                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1942                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data        26921                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        26921                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data        14976                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        14976                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data          502                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          502                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        41897                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        41897                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        41897                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        41897                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.048364                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.048364                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.042735                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.042735                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.082031                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082031                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.055777                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.055777                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.046352                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.046352                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.046352                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.046352                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          828                       # number of writebacks
system.cpu5.dcache.writebacks::total              828                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                       86741                       # DTB read hits
system.cpu6.dtb.read_misses                       371                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                   34021                       # DTB read accesses
system.cpu6.dtb.write_hits                      90743                       # DTB write hits
system.cpu6.dtb.write_misses                      106                       # DTB write misses
system.cpu6.dtb.write_acv                           5                       # DTB write access violations
system.cpu6.dtb.write_accesses                  15515                       # DTB write accesses
system.cpu6.dtb.data_hits                      177484                       # DTB hits
system.cpu6.dtb.data_misses                       477                       # DTB misses
system.cpu6.dtb.data_acv                            5                       # DTB access violations
system.cpu6.dtb.data_accesses                   49536                       # DTB accesses
system.cpu6.itb.fetch_hits                     163261                       # ITB hits
system.cpu6.itb.fetch_misses                      152                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                 163413                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                          769308                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                     468783                       # Number of instructions committed
system.cpu6.committedOps                       468783                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses               451207                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                  3618                       # Number of float alu accesses
system.cpu6.num_func_calls                       9223                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts        48381                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                      451207                       # number of integer instructions
system.cpu6.num_fp_insts                         3618                       # number of float instructions
system.cpu6.num_int_register_reads             648041                       # number of times the integer registers were read
system.cpu6.num_int_register_writes            307836                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                2367                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               2352                       # number of times the floating registers were written
system.cpu6.num_mem_refs                       178608                       # number of memory refs
system.cpu6.num_load_insts                      87580                       # Number of load instructions
system.cpu6.num_store_insts                     91028                       # Number of store instructions
system.cpu6.num_idle_cycles              285636.497119                       # Number of idle cycles
system.cpu6.num_busy_cycles              483671.502881                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.628710                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.371290                       # Percentage of idle cycles
system.cpu6.Branches                            60799                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                 9801      2.09%      2.09% # Class of executed instruction
system.cpu6.op_class::IntAlu                   266893     56.87%     58.96% # Class of executed instruction
system.cpu6.op_class::IntMult                     664      0.14%     59.10% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     59.10% # Class of executed instruction
system.cpu6.op_class::FloatAdd                   1172      0.25%     59.35% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     59.35% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     59.35% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     59.35% # Class of executed instruction
system.cpu6.op_class::FloatDiv                    227      0.05%     59.40% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     59.40% # Class of executed instruction
system.cpu6.op_class::MemRead                   89916     19.16%     78.56% # Class of executed instruction
system.cpu6.op_class::MemWrite                  91100     19.41%     97.98% # Class of executed instruction
system.cpu6.op_class::IprAccess                  9492      2.02%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                    469265                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1333                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     274     45.21%     45.21% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      7      1.16%     46.37% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.17%     46.53% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    324     53.47%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 606                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      272     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       7      1.27%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.18%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     271     49.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  551                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0              7361540000     95.74%     95.74% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                6860000      0.09%     95.83% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                2240000      0.03%     95.86% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              318590000      4.14%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total          7689230000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992701                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.836420                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.909241                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.01%      1.01% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      7.67%      8.68% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  491     71.06%     79.74% # number of callpals executed
system.cpu6.kern.callpal::rdps                     15      2.17%     81.91% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.14%     82.05% # number of callpals executed
system.cpu6.kern.callpal::rti                     107     15.48%     97.54% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.17%     99.71% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.29%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   691                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              159                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 97                      
system.cpu6.kern.mode_good::user                   98                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.610063                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.758755                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel       22264540000     93.65%     93.65% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user          1510000000      6.35%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements             5015                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.868205                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            3142639                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             5526                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           568.700507                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   511.868205                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.999743                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999743                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           943546                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          943546                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst       464249                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         464249                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst       464249                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          464249                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst       464249                       # number of overall hits
system.cpu6.icache.overall_hits::total         464249                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         5016                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         5016                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         5016                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          5016                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         5016                       # number of overall misses
system.cpu6.icache.overall_misses::total         5016                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst       469265                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       469265                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst       469265                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       469265                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst       469265                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       469265                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.010689                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.010689                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.010689                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.010689                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.010689                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.010689                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements            11471                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          956.287111                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             249114                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12495                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            19.937095                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   956.287111                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.933874                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.933874                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           367698                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          367698                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        81052                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          81052                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data        82653                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         82653                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         1209                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1209                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data       163705                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          163705                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       163705                       # number of overall hits
system.cpu6.dcache.overall_hits::total         163705                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         4833                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         4833                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         6826                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6826                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          115                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          115                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data           60                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        11659                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         11659                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        11659                       # number of overall misses
system.cpu6.dcache.overall_misses::total        11659                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data        85885                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        85885                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data        89479                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        89479                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         1324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         1310                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1310                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       175364                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       175364                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       175364                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       175364                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.056273                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.056273                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.076286                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.076286                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.086858                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.086858                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.045802                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.045802                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.066485                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.066485                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.066485                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.066485                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7139                       # number of writebacks
system.cpu6.dcache.writebacks::total             7139                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                        3337                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                       1674                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                        5011                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                       1633                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                   1633                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                          685783                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      15576                       # Number of instructions committed
system.cpu7.committedOps                        15576                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                15000                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                        614                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         1332                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       15000                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads              20549                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             11848                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                         5019                       # number of memory refs
system.cpu7.num_load_insts                       3337                       # Number of load instructions
system.cpu7.num_store_insts                      1682                       # Number of store instructions
system.cpu7.num_idle_cycles              671481.215523                       # Number of idle cycles
system.cpu7.num_busy_cycles              14301.784477                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.020855                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.979145                       # Percentage of idle cycles
system.cpu7.Branches                             2241                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                   71      0.46%      0.46% # Class of executed instruction
system.cpu7.op_class::IntAlu                     9808     62.97%     63.42% # Class of executed instruction
system.cpu7.op_class::IntMult                      55      0.35%     63.78% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.78% # Class of executed instruction
system.cpu7.op_class::MemRead                    3404     21.85%     85.63% # Class of executed instruction
system.cpu7.op_class::MemWrite                   1682     10.80%     96.43% # Class of executed instruction
system.cpu7.op_class::IprAccess                   556      3.57%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     15576                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       135                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                      29     23.97%     23.97% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      7      5.79%     29.75% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1      0.83%     30.58% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     84     69.42%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 121                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                       29     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       7     10.77%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1      1.54%     56.92% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                      28     43.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   65                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0              6769840000     98.72%     98.72% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                6860000      0.10%     98.82% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                3290000      0.05%     98.87% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               77760000      1.13%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total          6857750000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.537190                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  105     82.68%     82.68% # number of callpals executed
system.cpu7.kern.callpal::rdps                     14     11.02%     93.70% # number of callpals executed
system.cpu7.kern.callpal::rti                       8      6.30%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   127                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                8                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements               48                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2212394                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              560                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3950.703571                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            31200                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           31200                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        15528                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          15528                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        15528                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           15528                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        15528                       # number of overall hits
system.cpu7.icache.overall_hits::total          15528                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst        15576                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        15576                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        15576                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        15576                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        15576                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        15576                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.003082                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003082                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.003082                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003082                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.003082                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003082                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements               17                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          873.263781                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             112334                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              889                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           126.359955                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   873.263781                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.852797                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.852797                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          872                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          833                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            10091                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           10091                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         3209                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3209                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         1615                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          1615                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data           33                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data           19                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data         4824                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4824                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         4824                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4824                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           92                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           15                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data           10                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          107                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           107                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          107                       # number of overall misses
system.cpu7.dcache.overall_misses::total          107                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data         3301                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3301                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         1630                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         1630                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         4931                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4931                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         4931                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4931                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.027870                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027870                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.009202                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.009202                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.344828                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.344828                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.021699                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021699                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.021699                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.021699                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu7.dcache.writebacks::total                1                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
