dram_ubench:
    exec_dir: "/home/vkz4947/volta_power_model/gpgpu-sim_simulations/benchmarks/bin/$CUDA_VERSION/release/"
    data_dirs: "/home/vkz4947/volta_power_model/gpgpu-sim_simulations/benchmarks/bin/$CUDA_VERSION/release/"
    execs:
        - BE_MEM_DRAM_Acss:
            - args: 1

const_ubench:
    exec_dir: "/home/vkz4947/volta_power_model/gpgpu-sim_simulations/benchmarks/bin/$CUDA_VERSION/release/"
    data_dirs: "/home/vkz4947/volta_power_model/gpgpu-sim_simulations/benchmarks/bin/$CUDA_VERSION/release/"
    execs:
        - BE_MEM_CNST_Acss:
            - args: 100

power_debug_ubench:
    exec_dir: "/home/vkz4947/volta_power_model/gpgpu-sim_simulations/benchmarks/bin/$CUDA_VERSION/release/"
    data_dirs: "/home/vkz4947/volta_power_model/gpgpu-sim_simulations/benchmarks/bin/$CUDA_VERSION/release/"
    execs:
        - BE_TEXTURE_ACCESS:
            - args: 100
            
power_ubench:
    exec_dir: "/home/vkz4947/volta_power_model/gpgpu-sim_simulations/benchmarks/bin/$CUDA_VERSION/release/"
    data_dirs: "/home/vkz4947/volta_power_model/gpgpu-sim_simulations/benchmarks/bin/$CUDA_VERSION/release/"
    execs:
        - ACT_CORE:
            - args: 100 1
        - ACT_CORE:
            - args: 100 16
        - ACT_CORE:
            - args: 100 32
        - ACT_CORE:
            - args: 100 48
        - ACT_CORE:
            - args: 100 64
        - ACT_CORE:
            - args: 100 80      
        - add_mem_1:
            - args: 10
        - add_mem_2:
            - args: 10
        - BE_DP_FP_ADD:
            - args: 100
        - BE_DP_FP_DIV:
            - args: 10
        - BE_DP_FP_MAD:
            - args: 100
        - BE_DP_FP_MUL:
            - args: 100
        - BE_L1D_HIT:
            - args: 100
        - BE_L2D_HIT:
            - args: 100
        - BE_MEM_CNST_Acss:
            - args: 100
        - BE_MEM_DRAM_Acss:
            - args: 1
        - BE_MEM_SHRD_Acss:
            - args: 100
        - BE_SFU_EXP:
            - args: 100
        - BE_SFU_LG2:
            - args: 100
        - BE_SFU_SIN:
            - args: 100
        - BE_SFU_SQRT:
            - args: 100
        - BE_SP_FP_ADD:
            - args: 100
        - BE_SP_FP_ADD_l1:
            - args: 100
        - BE_SP_FP_ADD_l12:
            - args: 100
        - BE_SP_FP_ADD_l16:
            - args: 100
        - BE_SP_FP_ADD_l20:
            - args: 100
        - BE_SP_FP_ADD_l24:
            - args: 100
        - BE_SP_FP_ADD_l28:
            - args: 100
        - BE_SP_FP_ADD_l32:
            - args: 100
        - BE_SP_FP_ADD_l4:
            - args: 100
        - BE_SP_FP_ADD_l8:
            - args: 100
        - BE_SP_FP_ADD_leven:
            - args: 100
        - BE_SP_FP_ADD_lodd:
            - args: 100
        - BE_SP_FP_DIV:
            - args: 10
        - BE_SP_FP_MAD:
            - args: 100
        - BE_SP_FP_MUL:
            - args: 100
        - BE_SP_FP_MUL_l1:
            - args: 100
        - BE_SP_FP_MUL_l12:
            - args: 100
        - BE_SP_FP_MUL_l16:
            - args: 100
        - BE_SP_FP_MUL_l20:
            - args: 100
        - BE_SP_FP_MUL_l24:
            - args: 100
        - BE_SP_FP_MUL_l28:
            - args: 100
        - BE_SP_FP_MUL_l32:
            - args: 100
        - BE_SP_FP_MUL_l4:
            - args: 100
        - BE_SP_FP_MUL_l8:
            - args: 100
        - BE_SP_FP_MUL_leven:
            - args: 100
        - BE_SP_FP_MUL_lodd:
            - args: 100
        - BE_SP_INT_ADD:
            - args: 100
        - BE_SP_INT_ADD_l1:
            - args: 100
        - BE_SP_INT_ADD_l12:
            - args: 100
        - BE_SP_INT_ADD_l16:
            - args: 100
        - BE_SP_INT_ADD_l20:
            - args: 100
        - BE_SP_INT_ADD_l24:
            - args: 100
        - BE_SP_INT_ADD_l28:
            - args: 100
        - BE_SP_INT_ADD_l32:
            - args: 100
        - BE_SP_INT_ADD_l4:
            - args: 100
        - BE_SP_INT_ADD_l8:
            - args: 100
        - BE_SP_INT_ADD_leven:
            - args: 100
        - BE_SP_INT_ADD_lodd:
            - args: 100
        - BE_SP_INT_DIV:
            - args: 10
        - BE_SP_INT_LOGIC:
            - args: 100
        - BE_SP_INT_MUL:
            - args: 100
        - BE_SP_INT_MUL24:
            - args: 100
        - BE_SP_INT_MUL32:
            - args: 100
        - BE_SP_INT_MUL_l1:
            - args: 100
        - BE_SP_INT_MUL_l12:
            - args: 100
        - BE_SP_INT_MUL_l16:
            - args: 100
        - BE_SP_INT_MUL_l20:
            - args: 100
        - BE_SP_INT_MUL_l24:
            - args: 100
        - BE_SP_INT_MUL_l28:
            - args: 100
        - BE_SP_INT_MUL_l32:
            - args: 100
        - BE_SP_INT_MUL_l4:
            - args: 100
        - BE_SP_INT_MUL_l8:
            - args: 100
        - BE_SP_INT_MUL_leven:
            - args: 100
        - BE_SP_INT_MUL_lodd:
            - args: 100
        - BE_TEXTURE_ACCESS:
            - args: 100
        - BE_TEXTURE_ACCESS_2:
            - args: 100
        - BRANCHING1:
            - args: 100
        - BRANCHING2:
            - args: 100
        - BRANCHING3:
            - args: 100
        - BRANCHING4:
            - args: 100
        - BRANCHING5:
            - args: 100
        - const_mul:
            - args: 100
        - immediates_constant:
            - args: 100
        - immediates_texture:
            - args: 100
        - mix1:
            - args: 100
        - mix10:
            - args: 10
        - mix11:
            - args: 100
        - mix12:
            - args: 100
        - mix13:
            - args: 100
        - mix14:
            - args: 100
        - mix15:
            - args: 100
        - mix16:
            - args: 100
        - mix17:
            - args: 100
        - mix18:
            - args: 100
        - mix19:
            - args: 100
        - mix2:
            - args: 10
        - mix20:
            - args: 100
        - mix3:
            - args: 100
        - mix4:
            - args: 10
        - mix5:
            - args: 10
        - mix6:
            - args: 10
        - mix7:
            - args: 10
        - mix8:
            - args: 10
        - mix9:
            - args: 10
        - mul_add_tex_1:
            - args: 100
        - mul_add_tex_2:
            - args: 100
        - mul_mem_1:
            - args: 10
        - mul_mem_2:
            - args: 10
        - REG_FILE:
            - args: 100
        - SHRD_TEX_SFU:
            - args: 100
        - TENSOR:
            - args: 10