
N657X_Image_Classification_Demo_AppliSecure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000034c  34000400  34000400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000cb8  3400074c  3400074c  0000074c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  34001404  34001404  00002440  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  34001404  34001404  00002440  2**0
                  CONTENTS
  4 .ARM          00000000  34001404  34001404  00002440  2**0
                  CONTENTS
  5 .preinit_array 00000000  34001404  34001404  00002440  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  34001404  34001404  00001404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  34001408  34001408  00001408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  34064000  3400140c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .noncacheable 00000004  3406400c  34001418  0000200c  2**0
                  ALLOC
 10 .gnu.sgstubs  00000020  34001420  34001420  00002420  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss          00000028  34064010  34064010  00003010  2**2
                  ALLOC
 12 ._user_heap_stack 00000a00  34064038  34064038  00003010  2**0
                  ALLOC
 13 .ARM.attributes 0000003a  00000000  00000000  00002440  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000999d  00000000  00000000  0000247a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001291  00000000  00000000  0000be17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000a88  00000000  00000000  0000d0a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000007c8  00000000  00000000  0000db30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000519c2  00000000  00000000  0000e2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00008d8e  00000000  00000000  0005fcba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0020c485  00000000  00000000  00068a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00274ecd  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002a6c  00000000  00000000  00274f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000a8  00000000  00000000  0027797c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

3400074c <__do_global_dtors_aux>:
3400074c:	b510      	push	{r4, lr}
3400074e:	4c05      	ldr	r4, [pc, #20]	@ (34000764 <__do_global_dtors_aux+0x18>)
34000750:	7823      	ldrb	r3, [r4, #0]
34000752:	b933      	cbnz	r3, 34000762 <__do_global_dtors_aux+0x16>
34000754:	4b04      	ldr	r3, [pc, #16]	@ (34000768 <__do_global_dtors_aux+0x1c>)
34000756:	b113      	cbz	r3, 3400075e <__do_global_dtors_aux+0x12>
34000758:	4804      	ldr	r0, [pc, #16]	@ (3400076c <__do_global_dtors_aux+0x20>)
3400075a:	f3af 8000 	nop.w
3400075e:	2301      	movs	r3, #1
34000760:	7023      	strb	r3, [r4, #0]
34000762:	bd10      	pop	{r4, pc}
34000764:	34064010 	.word	0x34064010
34000768:	00000000 	.word	0x00000000
3400076c:	340013ec 	.word	0x340013ec

34000770 <frame_dummy>:
34000770:	b508      	push	{r3, lr}
34000772:	4b03      	ldr	r3, [pc, #12]	@ (34000780 <frame_dummy+0x10>)
34000774:	b11b      	cbz	r3, 3400077e <frame_dummy+0xe>
34000776:	4903      	ldr	r1, [pc, #12]	@ (34000784 <frame_dummy+0x14>)
34000778:	4803      	ldr	r0, [pc, #12]	@ (34000788 <frame_dummy+0x18>)
3400077a:	f3af 8000 	nop.w
3400077e:	bd08      	pop	{r3, pc}
34000780:	00000000 	.word	0x00000000
34000784:	34064014 	.word	0x34064014
34000788:	340013ec 	.word	0x340013ec

3400078c <LL_AHB3_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
3400078c:	b480      	push	{r7}
3400078e:	b085      	sub	sp, #20
34000790:	af00      	add	r7, sp, #0
34000792:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB3ENSR, Periphs);
34000794:	4a07      	ldr	r2, [pc, #28]	@ (340007b4 <LL_AHB3_GRP1_EnableClock+0x28>)
34000796:	687b      	ldr	r3, [r7, #4]
34000798:	f8c2 3a58 	str.w	r3, [r2, #2648]	@ 0xa58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB3ENR);
3400079c:	4b05      	ldr	r3, [pc, #20]	@ (340007b4 <LL_AHB3_GRP1_EnableClock+0x28>)
3400079e:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
340007a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
340007a4:	68fb      	ldr	r3, [r7, #12]
}
340007a6:	bf00      	nop
340007a8:	3714      	adds	r7, #20
340007aa:	46bd      	mov	sp, r7
340007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
340007b0:	4770      	bx	lr
340007b2:	bf00      	nop
340007b4:	56028000 	.word	0x56028000

340007b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
340007b8:	b580      	push	{r7, lr}
340007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
340007bc:	f000 fb97 	bl	34000eee <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  SystemIsolation_Config();
340007c0:	f000 f830 	bl	34000824 <SystemIsolation_Config>
  /* USER CODE END 2 */

  /* Secure SysTick should rather be suspended before calling non-secure  */
  /* in order to avoid wake-up from sleep mode entered by non-secure      */
  /* The Secure SysTick shall be resumed on non-secure callable functions */
  HAL_SuspendTick();
340007c4:	f000 fbf2 	bl	34000fac <HAL_SuspendTick>

  /*************** Setup and jump to non-secure *******************************/

  NonSecure_Init();
340007c8:	f000 f802 	bl	340007d0 <NonSecure_Init>

  /* Non-secure software does not return, this code is not executed */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
340007cc:	bf00      	nop
340007ce:	e7fd      	b.n	340007cc <main+0x14>

340007d0 <NonSecure_Init>:
  *         This function is responsible for Non-secure initialization and switch
  *         to non-secure state
  * @retval None
  */
static void NonSecure_Init(void)
{
340007d0:	b580      	push	{r7, lr}
340007d2:	b082      	sub	sp, #8
340007d4:	af00      	add	r7, sp, #0
  funcptr_NS NonSecure_ResetHandler;

  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
340007d6:	4b10      	ldr	r3, [pc, #64]	@ (34000818 <NonSecure_Init+0x48>)
340007d8:	4a10      	ldr	r2, [pc, #64]	@ (3400081c <NonSecure_Init+0x4c>)
340007da:	609a      	str	r2, [r3, #8]

  /* Set non-secure main stack (MSP_NS) */
  __TZ_set_MSP_NS((*(uint32_t *)VTOR_TABLE_NS_START_ADDR));
340007dc:	4b0f      	ldr	r3, [pc, #60]	@ (3400081c <NonSecure_Init+0x4c>)
340007de:	681b      	ldr	r3, [r3, #0]
340007e0:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
340007e2:	683b      	ldr	r3, [r7, #0]
340007e4:	f383 8888 	msr	MSP_NS, r3
}
340007e8:	bf00      	nop

  /* Get non-secure reset handler */
  NonSecure_ResetHandler = (funcptr_NS)(*((uint32_t *)((VTOR_TABLE_NS_START_ADDR) + 4U)));
340007ea:	4b0d      	ldr	r3, [pc, #52]	@ (34000820 <NonSecure_Init+0x50>)
340007ec:	681b      	ldr	r3, [r3, #0]
340007ee:	607b      	str	r3, [r7, #4]

  /* Start non-secure state software application */
  NonSecure_ResetHandler();
340007f0:	687b      	ldr	r3, [r7, #4]
340007f2:	085b      	lsrs	r3, r3, #1
340007f4:	005b      	lsls	r3, r3, #1
340007f6:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
340007fa:	ed2d 8b10 	vpush	{d8-d15}
340007fe:	ec9f 0a20 	vscclrm	{s0-s31, VPR}
34000802:	e89f 9ff7 	clrm	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, APSR}
34000806:	479c      	blxns	r3
34000808:	ecbd 8b10 	vpop	{d8-d15}
3400080c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
}
34000810:	bf00      	nop
34000812:	3708      	adds	r7, #8
34000814:	46bd      	mov	sp, r7
34000816:	bd80      	pop	{r7, pc}
34000818:	e002ed00 	.word	0xe002ed00
3400081c:	24100400 	.word	0x24100400
34000820:	24100404 	.word	0x24100404

34000824 <SystemIsolation_Config>:
  * @brief RIF Initialization Function
  * @param None
  * @retval None
  */
  static void SystemIsolation_Config(void)
{
34000824:	b580      	push	{r7, lr}
34000826:	b082      	sub	sp, #8
34000828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RIF_Init 0 */

  /* USER CODE END RIF_Init 0 */

  /* set all required IPs as secure privileged */
  __HAL_RCC_RIFSC_CLK_ENABLE();
3400082a:	f44f 7000 	mov.w	r0, #512	@ 0x200
3400082e:	f7ff ffad 	bl	3400078c <LL_AHB3_GRP1_EnableClock>

  /*RIMC configuration*/
  RIMC_MasterConfig_t RIMC_master = {0};
34000832:	463b      	mov	r3, r7
34000834:	2200      	movs	r2, #0
34000836:	601a      	str	r2, [r3, #0]
34000838:	605a      	str	r2, [r3, #4]
  RIMC_master.MasterCID = RIF_CID_1;
3400083a:	2302      	movs	r3, #2
3400083c:	603b      	str	r3, [r7, #0]
  RIMC_master.SecPriv = RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_NPRIV;
3400083e:	2301      	movs	r3, #1
34000840:	607b      	str	r3, [r7, #4]
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_ETH1, &RIMC_master);
34000842:	463b      	mov	r3, r7
34000844:	4619      	mov	r1, r3
34000846:	2006      	movs	r0, #6
34000848:	f000 fd1e 	bl	34001288 <HAL_RIF_RIMC_ConfigMasterAttributes>

  /*RISUP configuration*/
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_I2C1 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_NPRIV);
3400084c:	2101      	movs	r1, #1
3400084e:	2009      	movs	r0, #9
34000850:	f000 fd56 	bl	34001300 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_I2C2 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_NPRIV);
34000854:	2101      	movs	r1, #1
34000856:	200a      	movs	r0, #10
34000858:	f000 fd52 	bl	34001300 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LPUART1 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_NPRIV);
3400085c:	2101      	movs	r1, #1
3400085e:	2019      	movs	r0, #25
34000860:	f000 fd4e 	bl	34001300 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_ETH1 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_NPRIV);
34000864:	2101      	movs	r1, #1
34000866:	4835      	ldr	r0, [pc, #212]	@ (3400093c <SystemIsolation_Config+0x118>)
34000868:	f000 fd4a 	bl	34001300 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_ADC12 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_NPRIV);
3400086c:	2101      	movs	r1, #1
3400086e:	f04f 5000 	mov.w	r0, #536870912	@ 0x20000000
34000872:	f000 fd45 	bl	34001300 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_XSPI2 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_NPRIV);
34000876:	2101      	movs	r1, #1
34000878:	4831      	ldr	r0, [pc, #196]	@ (34000940 <SystemIsolation_Config+0x11c>)
3400087a:	f000 fd41 	bl	34001300 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_XSPIM , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_NPRIV);
3400087e:	2101      	movs	r1, #1
34000880:	4830      	ldr	r0, [pc, #192]	@ (34000944 <SystemIsolation_Config+0x120>)
34000882:	f000 fd3d 	bl	34001300 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_CSI , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_NPRIV);
34000886:	2101      	movs	r1, #1
34000888:	482f      	ldr	r0, [pc, #188]	@ (34000948 <SystemIsolation_Config+0x124>)
3400088a:	f000 fd39 	bl	34001300 <HAL_RIF_RISC_SetSlaveSecureAttributes>

  /* RIF-Aware IPs Config */

  /* set up GPIO configuration */
  HAL_GPIO_ConfigPinAttributes(GPIOA,GPIO_PIN_10,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
3400088e:	f240 3201 	movw	r2, #769	@ 0x301
34000892:	f44f 6180 	mov.w	r1, #1024	@ 0x400
34000896:	482d      	ldr	r0, [pc, #180]	@ (3400094c <SystemIsolation_Config+0x128>)
34000898:	f000 fc7e 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOA,GPIO_PIN_11,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
3400089c:	f240 3201 	movw	r2, #769	@ 0x301
340008a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
340008a4:	4829      	ldr	r0, [pc, #164]	@ (3400094c <SystemIsolation_Config+0x128>)
340008a6:	f000 fc77 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB,GPIO_PIN_0,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
340008aa:	f240 3201 	movw	r2, #769	@ 0x301
340008ae:	2101      	movs	r1, #1
340008b0:	4827      	ldr	r0, [pc, #156]	@ (34000950 <SystemIsolation_Config+0x12c>)
340008b2:	f000 fc71 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB,GPIO_PIN_3,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
340008b6:	f240 3201 	movw	r2, #769	@ 0x301
340008ba:	2108      	movs	r1, #8
340008bc:	4824      	ldr	r0, [pc, #144]	@ (34000950 <SystemIsolation_Config+0x12c>)
340008be:	f000 fc6b 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB,GPIO_PIN_6,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
340008c2:	f240 3201 	movw	r2, #769	@ 0x301
340008c6:	2140      	movs	r1, #64	@ 0x40
340008c8:	4821      	ldr	r0, [pc, #132]	@ (34000950 <SystemIsolation_Config+0x12c>)
340008ca:	f000 fc65 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB,GPIO_PIN_7,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
340008ce:	f240 3201 	movw	r2, #769	@ 0x301
340008d2:	2180      	movs	r1, #128	@ 0x80
340008d4:	481e      	ldr	r0, [pc, #120]	@ (34000950 <SystemIsolation_Config+0x12c>)
340008d6:	f000 fc5f 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB,GPIO_PIN_10,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
340008da:	f240 3201 	movw	r2, #769	@ 0x301
340008de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
340008e2:	481b      	ldr	r0, [pc, #108]	@ (34000950 <SystemIsolation_Config+0x12c>)
340008e4:	f000 fc58 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB,GPIO_PIN_11,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
340008e8:	f240 3201 	movw	r2, #769	@ 0x301
340008ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
340008f0:	4817      	ldr	r0, [pc, #92]	@ (34000950 <SystemIsolation_Config+0x12c>)
340008f2:	f000 fc51 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOC,GPIO_PIN_1,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
340008f6:	f240 3201 	movw	r2, #769	@ 0x301
340008fa:	2102      	movs	r1, #2
340008fc:	4815      	ldr	r0, [pc, #84]	@ (34000954 <SystemIsolation_Config+0x130>)
340008fe:	f000 fc4b 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOE,GPIO_PIN_3,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
34000902:	f240 3201 	movw	r2, #769	@ 0x301
34000906:	2108      	movs	r1, #8
34000908:	4813      	ldr	r0, [pc, #76]	@ (34000958 <SystemIsolation_Config+0x134>)
3400090a:	f000 fc45 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOE,GPIO_PIN_5,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
3400090e:	f240 3201 	movw	r2, #769	@ 0x301
34000912:	2120      	movs	r1, #32
34000914:	4810      	ldr	r0, [pc, #64]	@ (34000958 <SystemIsolation_Config+0x134>)
34000916:	f000 fc3f 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOE,GPIO_PIN_6,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
3400091a:	f240 3201 	movw	r2, #769	@ 0x301
3400091e:	2140      	movs	r1, #64	@ 0x40
34000920:	480d      	ldr	r0, [pc, #52]	@ (34000958 <SystemIsolation_Config+0x134>)
34000922:	f000 fc39 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOH,GPIO_PIN_9,GPIO_PIN_SEC|GPIO_PIN_NPRIV);
34000926:	f240 3201 	movw	r2, #769	@ 0x301
3400092a:	f44f 7100 	mov.w	r1, #512	@ 0x200
3400092e:	480b      	ldr	r0, [pc, #44]	@ (3400095c <SystemIsolation_Config+0x138>)
34000930:	f000 fc32 	bl	34001198 <HAL_GPIO_ConfigPinAttributes>
  /* USER CODE END RIF_Init 1 */
  /* USER CODE BEGIN RIF_Init 2 */

  /* USER CODE END RIF_Init 2 */

}
34000934:	bf00      	nop
34000936:	3708      	adds	r7, #8
34000938:	46bd      	mov	sp, r7
3400093a:	bd80      	pop	{r7, pc}
3400093c:	1000001c 	.word	0x1000001c
34000940:	20000017 	.word	0x20000017
34000944:	20000019 	.word	0x20000019
34000948:	2000001c 	.word	0x2000001c
3400094c:	56020000 	.word	0x56020000
34000950:	56020400 	.word	0x56020400
34000954:	56020800 	.word	0x56020800
34000958:	56021000 	.word	0x56021000
3400095c:	56021c00 	.word	0x56021c00

34000960 <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */
  CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
  {
34000960:	b2c0      	uxtb	r0, r0
34000962:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
34000966:	b480      	push	{r7}
34000968:	b082      	sub	sp, #8
3400096a:	af00      	add	r7, sp, #0
3400096c:	4603      	mov	r3, r0
3400096e:	6039      	str	r1, [r7, #0]
34000970:	71fb      	strb	r3, [r7, #7]
      if(func != NULL)
34000972:	683b      	ldr	r3, [r7, #0]
34000974:	2b00      	cmp	r3, #0
34000976:	d00d      	beq.n	34000994 <__acle_se_SECURE_RegisterCallback+0x34>
      {
        switch(CallbackId)
34000978:	79fb      	ldrb	r3, [r7, #7]
3400097a:	2b00      	cmp	r3, #0
3400097c:	d002      	beq.n	34000984 <__acle_se_SECURE_RegisterCallback+0x24>
3400097e:	2b01      	cmp	r3, #1
34000980:	d004      	beq.n	3400098c <__acle_se_SECURE_RegisterCallback+0x2c>
          case IAC_ERROR_CB_ID:             /* Illegal Access Interrupt occurred */
          pSecureErrorCallback = func;
          break;
          default:
          /* unknown */
          break;
34000982:	e007      	b.n	34000994 <__acle_se_SECURE_RegisterCallback+0x34>
          pSecureFaultCallback = func;
34000984:	4a09      	ldr	r2, [pc, #36]	@ (340009ac <__acle_se_SECURE_RegisterCallback+0x4c>)
34000986:	683b      	ldr	r3, [r7, #0]
34000988:	6013      	str	r3, [r2, #0]
          break;
3400098a:	e003      	b.n	34000994 <__acle_se_SECURE_RegisterCallback+0x34>
          pSecureErrorCallback = func;
3400098c:	4a08      	ldr	r2, [pc, #32]	@ (340009b0 <__acle_se_SECURE_RegisterCallback+0x50>)
3400098e:	683b      	ldr	r3, [r7, #0]
34000990:	6013      	str	r3, [r2, #0]
          break;
34000992:	bf00      	nop
        }
      }
  }
34000994:	bf00      	nop
34000996:	3708      	adds	r7, #8
34000998:	46bd      	mov	sp, r7
3400099a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400099e:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
340009a2:	e89f 900f 	clrm	{r0, r1, r2, r3, ip, APSR}
340009a6:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
340009aa:	4774      	bxns	lr
340009ac:	3406402c 	.word	0x3406402c
340009b0:	34064030 	.word	0x34064030

340009b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
340009b4:	b580      	push	{r7, lr}
340009b6:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  HAL_PWREx_EnableVddIO2();
340009b8:	f000 fc36 	bl	34001228 <HAL_PWREx_EnableVddIO2>

  HAL_PWREx_EnableVddIO3();
340009bc:	f000 fc44 	bl	34001248 <HAL_PWREx_EnableVddIO3>

  HAL_PWREx_EnableVddIO4();
340009c0:	f000 fc52 	bl	34001268 <HAL_PWREx_EnableVddIO4>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
340009c4:	bf00      	nop
340009c6:	bd80      	pop	{r7, pc}

340009c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
340009c8:	b480      	push	{r7}
340009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
340009cc:	bf00      	nop
340009ce:	e7fd      	b.n	340009cc <NMI_Handler+0x4>

340009d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
340009d0:	b480      	push	{r7}
340009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
340009d4:	bf00      	nop
340009d6:	e7fd      	b.n	340009d4 <HardFault_Handler+0x4>

340009d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
340009d8:	b480      	push	{r7}
340009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
340009dc:	bf00      	nop
340009de:	e7fd      	b.n	340009dc <MemManage_Handler+0x4>

340009e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
340009e0:	b480      	push	{r7}
340009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
340009e4:	bf00      	nop
340009e6:	e7fd      	b.n	340009e4 <BusFault_Handler+0x4>

340009e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
340009e8:	b480      	push	{r7}
340009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
340009ec:	bf00      	nop
340009ee:	e7fd      	b.n	340009ec <UsageFault_Handler+0x4>

340009f0 <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
340009f0:	b480      	push	{r7}
340009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
340009f4:	bf00      	nop
340009f6:	e7fd      	b.n	340009f4 <SecureFault_Handler+0x4>

340009f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
340009f8:	b480      	push	{r7}
340009fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
340009fc:	bf00      	nop
340009fe:	46bd      	mov	sp, r7
34000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
34000a04:	4770      	bx	lr

34000a06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
34000a06:	b480      	push	{r7}
34000a08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
34000a0a:	bf00      	nop
34000a0c:	46bd      	mov	sp, r7
34000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
34000a12:	4770      	bx	lr

34000a14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
34000a14:	b480      	push	{r7}
34000a16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
34000a18:	bf00      	nop
34000a1a:	46bd      	mov	sp, r7
34000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34000a20:	4770      	bx	lr

34000a22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
34000a22:	b580      	push	{r7, lr}
34000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
34000a26:	f000 faad 	bl	34000f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
34000a2a:	bf00      	nop
34000a2c:	bd80      	pop	{r7, pc}
	...

34000a30 <TZ_SAU_Setup>:
  \brief   Setup a SAU Region
  \details Writes the region information contained in SAU_Region to the
           registers SAU_RNR, SAU_RBAR, and SAU_RLAR
 */
__STATIC_INLINE void TZ_SAU_Setup (void)
{
34000a30:	b480      	push	{r7}
34000a32:	af00      	add	r7, sp, #0
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
34000a34:	4b18      	ldr	r3, [pc, #96]	@ (34000a98 <TZ_SAU_Setup+0x68>)
34000a36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34000a3a:	4a17      	ldr	r2, [pc, #92]	@ (34000a98 <TZ_SAU_Setup+0x68>)
34000a3c:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
34000a40:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
34000a44:	4b15      	ldr	r3, [pc, #84]	@ (34000a9c <TZ_SAU_Setup+0x6c>)
34000a46:	685b      	ldr	r3, [r3, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
34000a48:	f023 53e0 	bic.w	r3, r3, #469762048	@ 0x1c000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
34000a4c:	4a13      	ldr	r2, [pc, #76]	@ (34000a9c <TZ_SAU_Setup+0x6c>)
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
34000a4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
34000a52:	6053      	str	r3, [r2, #4]
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
34000a54:	4b12      	ldr	r3, [pc, #72]	@ (34000aa0 <TZ_SAU_Setup+0x70>)
34000a56:	2200      	movs	r2, #0
34000a58:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
34000a5c:	4b10      	ldr	r3, [pc, #64]	@ (34000aa0 <TZ_SAU_Setup+0x70>)
34000a5e:	2200      	movs	r2, #0
34000a60:	f8c3 2284 	str.w	r2, [r3, #644]	@ 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
34000a64:	4b0e      	ldr	r3, [pc, #56]	@ (34000aa0 <TZ_SAU_Setup+0x70>)
34000a66:	2200      	movs	r2, #0
34000a68:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
34000a6c:	4b0c      	ldr	r3, [pc, #48]	@ (34000aa0 <TZ_SAU_Setup+0x70>)
34000a6e:	2200      	movs	r2, #0
34000a70:	f8c3 228c 	str.w	r2, [r3, #652]	@ 0x28c
  #endif

  #if defined (NVIC_INIT_ITNS4) && (NVIC_INIT_ITNS4 == 1U)
    NVIC->ITNS[4] = NVIC_INIT_ITNS4_VAL;
34000a74:	4b0a      	ldr	r3, [pc, #40]	@ (34000aa0 <TZ_SAU_Setup+0x70>)
34000a76:	2200      	movs	r2, #0
34000a78:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
  #endif

  #if defined (NVIC_INIT_ITNS5) && (NVIC_INIT_ITNS5 == 1U)
    NVIC->ITNS[5] = NVIC_INIT_ITNS5_VAL;
34000a7c:	4b08      	ldr	r3, [pc, #32]	@ (34000aa0 <TZ_SAU_Setup+0x70>)
34000a7e:	2200      	movs	r2, #0
34000a80:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  #endif

  #if defined (NVIC_INIT_ITNS6) && (NVIC_INIT_ITNS6 == 1U)
    NVIC->ITNS[6] = NVIC_INIT_ITNS6_VAL;
34000a84:	4b06      	ldr	r3, [pc, #24]	@ (34000aa0 <TZ_SAU_Setup+0x70>)
34000a86:	2200      	movs	r2, #0
34000a88:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
  #endif

}
34000a8c:	bf00      	nop
34000a8e:	46bd      	mov	sp, r7
34000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
34000a94:	4770      	bx	lr
34000a96:	bf00      	nop
34000a98:	e000ed00 	.word	0xe000ed00
34000a9c:	e000ef30 	.word	0xe000ef30
34000aa0:	e000e100 	.word	0xe000e100

34000aa4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
34000aa4:	b580      	push	{r7, lr}
34000aa6:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
  TZ_SAU_Setup();
34000aa8:	f7ff ffc2 	bl	34000a30 <TZ_SAU_Setup>

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#else
  SCB->VTOR = INTVECT_START;
34000aac:	4b14      	ldr	r3, [pc, #80]	@ (34000b00 <SystemInit+0x5c>)
34000aae:	4a15      	ldr	r2, [pc, #84]	@ (34000b04 <SystemInit+0x60>)
34000ab0:	609a      	str	r2, [r3, #8]
#endif  /* USER_VECT_TAB_ADDRESS */

  /* System configuration setup */
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
34000ab2:	4b15      	ldr	r3, [pc, #84]	@ (34000b08 <SystemInit+0x64>)
34000ab4:	2201      	movs	r2, #1
34000ab6:	f8c3 2a78 	str.w	r2, [r3, #2680]	@ 0xa78
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;
34000aba:	4b13      	ldr	r3, [pc, #76]	@ (34000b08 <SystemInit+0x64>)
34000abc:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
34000ac0:	4b0f      	ldr	r3, [pc, #60]	@ (34000b00 <SystemInit+0x5c>)
34000ac2:	4a12      	ldr	r2, [pc, #72]	@ (34000b0c <SystemInit+0x68>)
34000ac4:	689b      	ldr	r3, [r3, #8]
34000ac6:	6113      	str	r3, [r2, #16]
  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
34000ac8:	4b10      	ldr	r3, [pc, #64]	@ (34000b0c <SystemInit+0x68>)
34000aca:	691b      	ldr	r3, [r3, #16]
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
34000acc:	4b0e      	ldr	r3, [pc, #56]	@ (34000b08 <SystemInit+0x64>)
34000ace:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34000ad2:	461a      	mov	r2, r3
34000ad4:	2301      	movs	r3, #1
34000ad6:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34000ada:	4b09      	ldr	r3, [pc, #36]	@ (34000b00 <SystemInit+0x5c>)
34000adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34000ae0:	4a07      	ldr	r2, [pc, #28]	@ (34000b00 <SystemInit+0x5c>)
34000ae2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34000ae6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34000aea:	4b09      	ldr	r3, [pc, #36]	@ (34000b10 <SystemInit+0x6c>)
34000aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34000af0:	4a07      	ldr	r2, [pc, #28]	@ (34000b10 <SystemInit+0x6c>)
34000af2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34000af6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
34000afa:	bf00      	nop
34000afc:	bd80      	pop	{r7, pc}
34000afe:	bf00      	nop
34000b00:	e000ed00 	.word	0xe000ed00
34000b04:	34000400 	.word	0x34000400
34000b08:	56028000 	.word	0x56028000
34000b0c:	56008000 	.word	0x56008000
34000b10:	e002ed00 	.word	0xe002ed00

34000b14 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
34000b14:	b480      	push	{r7}
34000b16:	b08d      	sub	sp, #52	@ 0x34
34000b18:	af00      	add	r7, sp, #0
  uint32_t sysclk = 0;
34000b1a:	2300      	movs	r3, #0
34000b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllm = 0;
34000b1e:	2300      	movs	r3, #0
34000b20:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t plln = 0;
34000b22:	2300      	movs	r3, #0
34000b24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllfracn = 0;
34000b26:	2300      	movs	r3, #0
34000b28:	623b      	str	r3, [r7, #32]
  uint32_t pllp1 = 0;
34000b2a:	2300      	movs	r3, #0
34000b2c:	61fb      	str	r3, [r7, #28]
  uint32_t pllp2 = 0;
34000b2e:	2300      	movs	r3, #0
34000b30:	61bb      	str	r3, [r7, #24]
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
34000b32:	4b9b      	ldr	r3, [pc, #620]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000b34:	6a1b      	ldr	r3, [r3, #32]
34000b36:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
34000b3a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34000b3e:	d029      	beq.n	34000b94 <SystemCoreClockUpdate+0x80>
34000b40:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34000b44:	f200 8180 	bhi.w	34000e48 <SystemCoreClockUpdate+0x334>
34000b48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34000b4c:	d01f      	beq.n	34000b8e <SystemCoreClockUpdate+0x7a>
34000b4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34000b52:	f200 8179 	bhi.w	34000e48 <SystemCoreClockUpdate+0x334>
34000b56:	2b00      	cmp	r3, #0
34000b58:	d003      	beq.n	34000b62 <SystemCoreClockUpdate+0x4e>
34000b5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34000b5e:	d00a      	beq.n	34000b76 <SystemCoreClockUpdate+0x62>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
    sysclk = sysclk / ic_divider;
    break;
  default:
    /* Nothing to do, should not occur */
    break;
34000b60:	e172      	b.n	34000e48 <SystemCoreClockUpdate+0x334>
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34000b62:	4b8f      	ldr	r3, [pc, #572]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34000b66:	09db      	lsrs	r3, r3, #7
34000b68:	f003 0303 	and.w	r3, r3, #3
34000b6c:	4a8d      	ldr	r2, [pc, #564]	@ (34000da4 <SystemCoreClockUpdate+0x290>)
34000b6e:	fa22 f303 	lsr.w	r3, r2, r3
34000b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34000b74:	e169      	b.n	34000e4a <SystemCoreClockUpdate+0x336>
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34000b76:	4b8a      	ldr	r3, [pc, #552]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34000b7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34000b7e:	2b00      	cmp	r3, #0
34000b80:	d102      	bne.n	34000b88 <SystemCoreClockUpdate+0x74>
      sysclk = MSI_VALUE;
34000b82:	4b89      	ldr	r3, [pc, #548]	@ (34000da8 <SystemCoreClockUpdate+0x294>)
34000b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34000b86:	e160      	b.n	34000e4a <SystemCoreClockUpdate+0x336>
      sysclk = 16000000UL;
34000b88:	4b88      	ldr	r3, [pc, #544]	@ (34000dac <SystemCoreClockUpdate+0x298>)
34000b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34000b8c:	e15d      	b.n	34000e4a <SystemCoreClockUpdate+0x336>
    sysclk = HSE_VALUE;
34000b8e:	4b88      	ldr	r3, [pc, #544]	@ (34000db0 <SystemCoreClockUpdate+0x29c>)
34000b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34000b92:	e15a      	b.n	34000e4a <SystemCoreClockUpdate+0x336>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
34000b94:	4b82      	ldr	r3, [pc, #520]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000b96:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34000b9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
34000b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34000ba2:	d066      	beq.n	34000c72 <SystemCoreClockUpdate+0x15e>
34000ba4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34000ba8:	f200 8091 	bhi.w	34000cce <SystemCoreClockUpdate+0x1ba>
34000bac:	2b00      	cmp	r3, #0
34000bae:	d003      	beq.n	34000bb8 <SystemCoreClockUpdate+0xa4>
34000bb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34000bb4:	d02f      	beq.n	34000c16 <SystemCoreClockUpdate+0x102>
34000bb6:	e08a      	b.n	34000cce <SystemCoreClockUpdate+0x1ba>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
34000bb8:	4b79      	ldr	r3, [pc, #484]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34000bbe:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
34000bc0:	68fb      	ldr	r3, [r7, #12]
34000bc2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34000bc6:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
34000bc8:	68fb      	ldr	r3, [r7, #12]
34000bca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34000bce:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34000bd0:	693b      	ldr	r3, [r7, #16]
34000bd2:	2b00      	cmp	r3, #0
34000bd4:	f040 80a9 	bne.w	34000d2a <SystemCoreClockUpdate+0x216>
        pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
34000bd8:	68fb      	ldr	r3, [r7, #12]
34000bda:	0d1b      	lsrs	r3, r3, #20
34000bdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34000be0:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
34000be2:	68fb      	ldr	r3, [r7, #12]
34000be4:	0a1b      	lsrs	r3, r3, #8
34000be6:	f3c3 030b 	ubfx	r3, r3, #0, #12
34000bea:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
34000bec:	4b6c      	ldr	r3, [pc, #432]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34000bf2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34000bf6:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
34000bf8:	4b69      	ldr	r3, [pc, #420]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34000bfe:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
34000c00:	68fb      	ldr	r3, [r7, #12]
34000c02:	0edb      	lsrs	r3, r3, #27
34000c04:	f003 0307 	and.w	r3, r3, #7
34000c08:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
34000c0a:	68fb      	ldr	r3, [r7, #12]
34000c0c:	0e1b      	lsrs	r3, r3, #24
34000c0e:	f003 0307 	and.w	r3, r3, #7
34000c12:	61bb      	str	r3, [r7, #24]
      break;
34000c14:	e089      	b.n	34000d2a <SystemCoreClockUpdate+0x216>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
34000c16:	4b62      	ldr	r3, [pc, #392]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34000c1c:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
34000c1e:	68fb      	ldr	r3, [r7, #12]
34000c20:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34000c24:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
34000c26:	68fb      	ldr	r3, [r7, #12]
34000c28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34000c2c:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34000c2e:	693b      	ldr	r3, [r7, #16]
34000c30:	2b00      	cmp	r3, #0
34000c32:	d17c      	bne.n	34000d2e <SystemCoreClockUpdate+0x21a>
        pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
34000c34:	68fb      	ldr	r3, [r7, #12]
34000c36:	0d1b      	lsrs	r3, r3, #20
34000c38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34000c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
34000c3e:	68fb      	ldr	r3, [r7, #12]
34000c40:	0a1b      	lsrs	r3, r3, #8
34000c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
34000c46:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
34000c48:	4b55      	ldr	r3, [pc, #340]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000c4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34000c4e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34000c52:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
34000c54:	4b52      	ldr	r3, [pc, #328]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34000c5a:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
34000c5c:	68fb      	ldr	r3, [r7, #12]
34000c5e:	0edb      	lsrs	r3, r3, #27
34000c60:	f003 0307 	and.w	r3, r3, #7
34000c64:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
34000c66:	68fb      	ldr	r3, [r7, #12]
34000c68:	0e1b      	lsrs	r3, r3, #24
34000c6a:	f003 0307 	and.w	r3, r3, #7
34000c6e:	61bb      	str	r3, [r7, #24]
      break;
34000c70:	e05d      	b.n	34000d2e <SystemCoreClockUpdate+0x21a>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
34000c72:	4b4b      	ldr	r3, [pc, #300]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000c74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34000c78:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
34000c7a:	68fb      	ldr	r3, [r7, #12]
34000c7c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34000c80:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
34000c82:	68fb      	ldr	r3, [r7, #12]
34000c84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34000c88:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34000c8a:	693b      	ldr	r3, [r7, #16]
34000c8c:	2b00      	cmp	r3, #0
34000c8e:	d150      	bne.n	34000d32 <SystemCoreClockUpdate+0x21e>
        pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
34000c90:	68fb      	ldr	r3, [r7, #12]
34000c92:	0d1b      	lsrs	r3, r3, #20
34000c94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34000c98:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
34000c9a:	68fb      	ldr	r3, [r7, #12]
34000c9c:	0a1b      	lsrs	r3, r3, #8
34000c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
34000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34000ca4:	4b3e      	ldr	r3, [pc, #248]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000ca6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34000caa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34000cae:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
34000cb0:	4b3b      	ldr	r3, [pc, #236]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000cb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34000cb6:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
34000cb8:	68fb      	ldr	r3, [r7, #12]
34000cba:	0edb      	lsrs	r3, r3, #27
34000cbc:	f003 0307 	and.w	r3, r3, #7
34000cc0:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
34000cc2:	68fb      	ldr	r3, [r7, #12]
34000cc4:	0e1b      	lsrs	r3, r3, #24
34000cc6:	f003 0307 	and.w	r3, r3, #7
34000cca:	61bb      	str	r3, [r7, #24]
      break;
34000ccc:	e031      	b.n	34000d32 <SystemCoreClockUpdate+0x21e>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
34000cce:	4b34      	ldr	r3, [pc, #208]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000cd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34000cd4:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
34000cd6:	68fb      	ldr	r3, [r7, #12]
34000cd8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34000cdc:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
34000cde:	68fb      	ldr	r3, [r7, #12]
34000ce0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34000ce4:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34000ce6:	693b      	ldr	r3, [r7, #16]
34000ce8:	2b00      	cmp	r3, #0
34000cea:	d124      	bne.n	34000d36 <SystemCoreClockUpdate+0x222>
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
34000cec:	68fb      	ldr	r3, [r7, #12]
34000cee:	0d1b      	lsrs	r3, r3, #20
34000cf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34000cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
34000cf6:	68fb      	ldr	r3, [r7, #12]
34000cf8:	0a1b      	lsrs	r3, r3, #8
34000cfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
34000cfe:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
34000d00:	4b27      	ldr	r3, [pc, #156]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000d02:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34000d06:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34000d0a:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
34000d0c:	4b24      	ldr	r3, [pc, #144]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000d0e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34000d12:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
34000d14:	68fb      	ldr	r3, [r7, #12]
34000d16:	0edb      	lsrs	r3, r3, #27
34000d18:	f003 0307 	and.w	r3, r3, #7
34000d1c:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
34000d1e:	68fb      	ldr	r3, [r7, #12]
34000d20:	0e1b      	lsrs	r3, r3, #24
34000d22:	f003 0307 	and.w	r3, r3, #7
34000d26:	61bb      	str	r3, [r7, #24]
      break;
34000d28:	e005      	b.n	34000d36 <SystemCoreClockUpdate+0x222>
      break;
34000d2a:	bf00      	nop
34000d2c:	e004      	b.n	34000d38 <SystemCoreClockUpdate+0x224>
      break;
34000d2e:	bf00      	nop
34000d30:	e002      	b.n	34000d38 <SystemCoreClockUpdate+0x224>
      break;
34000d32:	bf00      	nop
34000d34:	e000      	b.n	34000d38 <SystemCoreClockUpdate+0x224>
      break;
34000d36:	bf00      	nop
    switch (pllsource)
34000d38:	697b      	ldr	r3, [r7, #20]
34000d3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34000d3e:	d02c      	beq.n	34000d9a <SystemCoreClockUpdate+0x286>
34000d40:	697b      	ldr	r3, [r7, #20]
34000d42:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34000d46:	d839      	bhi.n	34000dbc <SystemCoreClockUpdate+0x2a8>
34000d48:	697b      	ldr	r3, [r7, #20]
34000d4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34000d4e:	d021      	beq.n	34000d94 <SystemCoreClockUpdate+0x280>
34000d50:	697b      	ldr	r3, [r7, #20]
34000d52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34000d56:	d831      	bhi.n	34000dbc <SystemCoreClockUpdate+0x2a8>
34000d58:	697b      	ldr	r3, [r7, #20]
34000d5a:	2b00      	cmp	r3, #0
34000d5c:	d004      	beq.n	34000d68 <SystemCoreClockUpdate+0x254>
34000d5e:	697b      	ldr	r3, [r7, #20]
34000d60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34000d64:	d00a      	beq.n	34000d7c <SystemCoreClockUpdate+0x268>
      break;
34000d66:	e029      	b.n	34000dbc <SystemCoreClockUpdate+0x2a8>
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34000d68:	4b0d      	ldr	r3, [pc, #52]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000d6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34000d6c:	09db      	lsrs	r3, r3, #7
34000d6e:	f003 0303 	and.w	r3, r3, #3
34000d72:	4a0c      	ldr	r2, [pc, #48]	@ (34000da4 <SystemCoreClockUpdate+0x290>)
34000d74:	fa22 f303 	lsr.w	r3, r2, r3
34000d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34000d7a:	e020      	b.n	34000dbe <SystemCoreClockUpdate+0x2aa>
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34000d7c:	4b08      	ldr	r3, [pc, #32]	@ (34000da0 <SystemCoreClockUpdate+0x28c>)
34000d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34000d80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34000d84:	2b00      	cmp	r3, #0
34000d86:	d102      	bne.n	34000d8e <SystemCoreClockUpdate+0x27a>
        sysclk = MSI_VALUE;
34000d88:	4b07      	ldr	r3, [pc, #28]	@ (34000da8 <SystemCoreClockUpdate+0x294>)
34000d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34000d8c:	e017      	b.n	34000dbe <SystemCoreClockUpdate+0x2aa>
        sysclk = 16000000UL;
34000d8e:	4b07      	ldr	r3, [pc, #28]	@ (34000dac <SystemCoreClockUpdate+0x298>)
34000d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34000d92:	e014      	b.n	34000dbe <SystemCoreClockUpdate+0x2aa>
      sysclk = HSE_VALUE;
34000d94:	4b06      	ldr	r3, [pc, #24]	@ (34000db0 <SystemCoreClockUpdate+0x29c>)
34000d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34000d98:	e011      	b.n	34000dbe <SystemCoreClockUpdate+0x2aa>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
34000d9a:	4b06      	ldr	r3, [pc, #24]	@ (34000db4 <SystemCoreClockUpdate+0x2a0>)
34000d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34000d9e:	e00e      	b.n	34000dbe <SystemCoreClockUpdate+0x2aa>
34000da0:	56028000 	.word	0x56028000
34000da4:	03d09000 	.word	0x03d09000
34000da8:	003d0900 	.word	0x003d0900
34000dac:	00f42400 	.word	0x00f42400
34000db0:	016e3600 	.word	0x016e3600
34000db4:	00bb8000 	.word	0x00bb8000
34000db8:	4b800000 	.word	0x4b800000
      break;
34000dbc:	bf00      	nop
    if (pllbypass == 0U)
34000dbe:	693b      	ldr	r3, [r7, #16]
34000dc0:	2b00      	cmp	r3, #0
34000dc2:	d134      	bne.n	34000e2e <SystemCoreClockUpdate+0x31a>
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
34000dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34000dc6:	ee07 3a90 	vmov	s15, r3
34000dca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34000dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34000dd0:	ee07 3a90 	vmov	s15, r3
34000dd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
34000dd8:	6a3b      	ldr	r3, [r7, #32]
34000dda:	ee07 3a90 	vmov	s15, r3
34000dde:	eeb8 6a67 	vcvt.f32.u32	s12, s15
34000de2:	ed5f 5a0b 	vldr	s11, [pc, #-44]	@ 34000db8 <SystemCoreClockUpdate+0x2a4>
34000de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
34000dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
34000dee:	ee67 6a27 	vmul.f32	s13, s14, s15
34000df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34000df4:	ee07 3a90 	vmov	s15, r3
34000df8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34000dfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
34000e00:	edc7 7a02 	vstr	s15, [r7, #8]
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
34000e04:	69fb      	ldr	r3, [r7, #28]
34000e06:	ee07 3a90 	vmov	s15, r3
34000e0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34000e0e:	69bb      	ldr	r3, [r7, #24]
34000e10:	ee07 3a90 	vmov	s15, r3
34000e14:	eef8 7a67 	vcvt.f32.u32	s15, s15
34000e18:	ee27 7a27 	vmul.f32	s14, s14, s15
34000e1c:	edd7 6a02 	vldr	s13, [r7, #8]
34000e20:	eec6 7a87 	vdiv.f32	s15, s13, s14
34000e24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34000e28:	ee17 3a90 	vmov	r3, s15
34000e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
34000e2e:	4b0b      	ldr	r3, [pc, #44]	@ (34000e5c <SystemCoreClockUpdate+0x348>)
34000e30:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34000e34:	0c1b      	lsrs	r3, r3, #16
34000e36:	b2db      	uxtb	r3, r3
34000e38:	3301      	adds	r3, #1
34000e3a:	607b      	str	r3, [r7, #4]
    sysclk = sysclk / ic_divider;
34000e3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
34000e3e:	687b      	ldr	r3, [r7, #4]
34000e40:	fbb2 f3f3 	udiv	r3, r2, r3
34000e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34000e46:	e000      	b.n	34000e4a <SystemCoreClockUpdate+0x336>
    break;
34000e48:	bf00      	nop
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
34000e4a:	4a05      	ldr	r2, [pc, #20]	@ (34000e60 <SystemCoreClockUpdate+0x34c>)
34000e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34000e4e:	6013      	str	r3, [r2, #0]
}
34000e50:	bf00      	nop
34000e52:	3734      	adds	r7, #52	@ 0x34
34000e54:	46bd      	mov	sp, r7
34000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
34000e5a:	4770      	bx	lr
34000e5c:	56028000 	.word	0x56028000
34000e60:	34064000 	.word	0x34064000

34000e64 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
34000e64:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
34000e68:	b588      	push	{r3, r7, lr}
34000e6a:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
34000e6c:	f7ff fe52 	bl	34000b14 <SystemCoreClockUpdate>

  return SystemCoreClock;
34000e70:	4b06      	ldr	r3, [pc, #24]	@ (34000e8c <__acle_se_SECURE_SystemCoreClockUpdate+0x28>)
34000e72:	681b      	ldr	r3, [r3, #0]
}
34000e74:	4618      	mov	r0, r3
34000e76:	46bd      	mov	sp, r7
34000e78:	e8bd 4088 	ldmia.w	sp!, {r3, r7, lr}
34000e7c:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
34000e80:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
34000e84:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
34000e88:	4774      	bxns	lr
34000e8a:	bf00      	nop
34000e8c:	34064000 	.word	0x34064000

34000e90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_sstack
34000e90:	480f      	ldr	r0, [pc, #60]	@ (34000ed0 <LoopForever+0x4>)
  msr   MSPLIM, r0
34000e92:	f380 880a 	msr	MSPLIM, r0
  ldr   r0, =_estack
34000e96:	480f      	ldr	r0, [pc, #60]	@ (34000ed4 <LoopForever+0x8>)
  mov   sp, r0          /* set stack pointer */
34000e98:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
34000e9a:	f7ff fe03 	bl	34000aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
34000e9e:	480e      	ldr	r0, [pc, #56]	@ (34000ed8 <LoopForever+0xc>)
  ldr r1, =_edata
34000ea0:	490e      	ldr	r1, [pc, #56]	@ (34000edc <LoopForever+0x10>)
  ldr r2, =_sidata
34000ea2:	4a0f      	ldr	r2, [pc, #60]	@ (34000ee0 <LoopForever+0x14>)
  movs r3, #0
34000ea4:	2300      	movs	r3, #0
  b LoopCopyDataInit
34000ea6:	e002      	b.n	34000eae <LoopCopyDataInit>

34000ea8 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
34000ea8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
34000eaa:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
34000eac:	3304      	adds	r3, #4

34000eae <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
34000eae:	18c4      	adds	r4, r0, r3
  cmp r4, r1
34000eb0:	428c      	cmp	r4, r1
  bcc CopyDataInit
34000eb2:	d3f9      	bcc.n	34000ea8 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
34000eb4:	4a0b      	ldr	r2, [pc, #44]	@ (34000ee4 <LoopForever+0x18>)
  ldr r4, =_ebss
34000eb6:	4c0c      	ldr	r4, [pc, #48]	@ (34000ee8 <LoopForever+0x1c>)
  movs r3, #0
34000eb8:	2300      	movs	r3, #0
  b LoopFillZerobss
34000eba:	e001      	b.n	34000ec0 <LoopFillZerobss>

34000ebc <FillZerobss>:

FillZerobss:
  str  r3, [r2]
34000ebc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
34000ebe:	3204      	adds	r2, #4

34000ec0 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
34000ec0:	42a2      	cmp	r2, r4
  bcc FillZerobss
34000ec2:	d3fb      	bcc.n	34000ebc <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
34000ec4:	f000 fa6e 	bl	340013a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
34000ec8:	f7ff fc76 	bl	340007b8 <main>

34000ecc <LoopForever>:

LoopForever:
  b LoopForever
34000ecc:	e7fe      	b.n	34000ecc <LoopForever>
34000ece:	0000      	.short	0x0000
  ldr   r0, =_sstack
34000ed0:	340ff800 	.word	0x340ff800
  ldr   r0, =_estack
34000ed4:	34100000 	.word	0x34100000
  ldr r0, =_sdata
34000ed8:	34064000 	.word	0x34064000
  ldr r1, =_edata
34000edc:	3406400c 	.word	0x3406400c
  ldr r2, =_sidata
34000ee0:	3400140c 	.word	0x3400140c
  ldr r2, =_sbss
34000ee4:	34064010 	.word	0x34064010
  ldr r4, =_ebss
34000ee8:	34064038 	.word	0x34064038

34000eec <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
34000eec:	e7fe      	b.n	34000eec <ADC1_2_IRQHandler>

34000eee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
34000eee:	b580      	push	{r7, lr}
34000ef0:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
34000ef2:	2003      	movs	r0, #3
34000ef4:	f000 f91c 	bl	34001130 <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency in SystemCoreClock global variable */
  SystemCoreClockUpdate();
34000ef8:	f7ff fe0c 	bl	34000b14 <SystemCoreClockUpdate>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
34000efc:	200f      	movs	r0, #15
34000efe:	f000 f80b 	bl	34000f18 <HAL_InitTick>
34000f02:	4603      	mov	r3, r0
34000f04:	2b00      	cmp	r3, #0
34000f06:	d001      	beq.n	34000f0c <HAL_Init+0x1e>
  {
    return HAL_ERROR;
34000f08:	2301      	movs	r3, #1
34000f0a:	e002      	b.n	34000f12 <HAL_Init+0x24>
  }

  /* Init the low level hardware */
  HAL_MspInit();
34000f0c:	f7ff fd52 	bl	340009b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
34000f10:	2300      	movs	r3, #0
}
34000f12:	4618      	mov	r0, r3
34000f14:	bd80      	pop	{r7, pc}
	...

34000f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
34000f18:	b580      	push	{r7, lr}
34000f1a:	b082      	sub	sp, #8
34000f1c:	af00      	add	r7, sp, #0
34000f1e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
34000f20:	4b15      	ldr	r3, [pc, #84]	@ (34000f78 <HAL_InitTick+0x60>)
34000f22:	781b      	ldrb	r3, [r3, #0]
34000f24:	2b00      	cmp	r3, #0
34000f26:	d101      	bne.n	34000f2c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
34000f28:	2301      	movs	r3, #1
34000f2a:	e021      	b.n	34000f70 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
34000f2c:	4b13      	ldr	r3, [pc, #76]	@ (34000f7c <HAL_InitTick+0x64>)
34000f2e:	681a      	ldr	r2, [r3, #0]
34000f30:	4b11      	ldr	r3, [pc, #68]	@ (34000f78 <HAL_InitTick+0x60>)
34000f32:	781b      	ldrb	r3, [r3, #0]
34000f34:	4619      	mov	r1, r3
34000f36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
34000f3a:	fbb3 f3f1 	udiv	r3, r3, r1
34000f3e:	fbb2 f3f3 	udiv	r3, r2, r3
34000f42:	4618      	mov	r0, r3
34000f44:	f000 f91c 	bl	34001180 <HAL_SYSTICK_Config>
34000f48:	4603      	mov	r3, r0
34000f4a:	2b00      	cmp	r3, #0
34000f4c:	d001      	beq.n	34000f52 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
34000f4e:	2301      	movs	r3, #1
34000f50:	e00e      	b.n	34000f70 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
34000f52:	687b      	ldr	r3, [r7, #4]
34000f54:	2b0f      	cmp	r3, #15
34000f56:	d80a      	bhi.n	34000f6e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
34000f58:	2200      	movs	r2, #0
34000f5a:	6879      	ldr	r1, [r7, #4]
34000f5c:	f04f 30ff 	mov.w	r0, #4294967295
34000f60:	f000 f8f1 	bl	34001146 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
34000f64:	4a06      	ldr	r2, [pc, #24]	@ (34000f80 <HAL_InitTick+0x68>)
34000f66:	687b      	ldr	r3, [r7, #4]
34000f68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
34000f6a:	2300      	movs	r3, #0
34000f6c:	e000      	b.n	34000f70 <HAL_InitTick+0x58>
    return HAL_ERROR;
34000f6e:	2301      	movs	r3, #1
}
34000f70:	4618      	mov	r0, r3
34000f72:	3708      	adds	r7, #8
34000f74:	46bd      	mov	sp, r7
34000f76:	bd80      	pop	{r7, pc}
34000f78:	34064008 	.word	0x34064008
34000f7c:	34064000 	.word	0x34064000
34000f80:	34064004 	.word	0x34064004

34000f84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
34000f84:	b480      	push	{r7}
34000f86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
34000f88:	4b06      	ldr	r3, [pc, #24]	@ (34000fa4 <HAL_IncTick+0x20>)
34000f8a:	781b      	ldrb	r3, [r3, #0]
34000f8c:	461a      	mov	r2, r3
34000f8e:	4b06      	ldr	r3, [pc, #24]	@ (34000fa8 <HAL_IncTick+0x24>)
34000f90:	681b      	ldr	r3, [r3, #0]
34000f92:	4413      	add	r3, r2
34000f94:	4a04      	ldr	r2, [pc, #16]	@ (34000fa8 <HAL_IncTick+0x24>)
34000f96:	6013      	str	r3, [r2, #0]
}
34000f98:	bf00      	nop
34000f9a:	46bd      	mov	sp, r7
34000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
34000fa0:	4770      	bx	lr
34000fa2:	bf00      	nop
34000fa4:	34064008 	.word	0x34064008
34000fa8:	34064034 	.word	0x34064034

34000fac <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
34000fac:	b480      	push	{r7}
34000fae:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
34000fb0:	4b05      	ldr	r3, [pc, #20]	@ (34000fc8 <HAL_SuspendTick+0x1c>)
34000fb2:	681b      	ldr	r3, [r3, #0]
34000fb4:	4a04      	ldr	r2, [pc, #16]	@ (34000fc8 <HAL_SuspendTick+0x1c>)
34000fb6:	f023 0302 	bic.w	r3, r3, #2
34000fba:	6013      	str	r3, [r2, #0]
}
34000fbc:	bf00      	nop
34000fbe:	46bd      	mov	sp, r7
34000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
34000fc4:	4770      	bx	lr
34000fc6:	bf00      	nop
34000fc8:	e000e010 	.word	0xe000e010

34000fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
34000fcc:	b480      	push	{r7}
34000fce:	b085      	sub	sp, #20
34000fd0:	af00      	add	r7, sp, #0
34000fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
34000fd4:	687b      	ldr	r3, [r7, #4]
34000fd6:	f003 0307 	and.w	r3, r3, #7
34000fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
34000fdc:	4b0c      	ldr	r3, [pc, #48]	@ (34001010 <__NVIC_SetPriorityGrouping+0x44>)
34000fde:	68db      	ldr	r3, [r3, #12]
34000fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
34000fe2:	68ba      	ldr	r2, [r7, #8]
34000fe4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
34000fe8:	4013      	ands	r3, r2
34000fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
34000fec:	68fb      	ldr	r3, [r7, #12]
34000fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
34000ff0:	68bb      	ldr	r3, [r7, #8]
34000ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
34000ff4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
34000ff8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
34000ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
34000ffe:	4a04      	ldr	r2, [pc, #16]	@ (34001010 <__NVIC_SetPriorityGrouping+0x44>)
34001000:	68bb      	ldr	r3, [r7, #8]
34001002:	60d3      	str	r3, [r2, #12]
}
34001004:	bf00      	nop
34001006:	3714      	adds	r7, #20
34001008:	46bd      	mov	sp, r7
3400100a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400100e:	4770      	bx	lr
34001010:	e000ed00 	.word	0xe000ed00

34001014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
34001014:	b480      	push	{r7}
34001016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
34001018:	4b04      	ldr	r3, [pc, #16]	@ (3400102c <__NVIC_GetPriorityGrouping+0x18>)
3400101a:	68db      	ldr	r3, [r3, #12]
3400101c:	0a1b      	lsrs	r3, r3, #8
3400101e:	f003 0307 	and.w	r3, r3, #7
}
34001022:	4618      	mov	r0, r3
34001024:	46bd      	mov	sp, r7
34001026:	f85d 7b04 	ldr.w	r7, [sp], #4
3400102a:	4770      	bx	lr
3400102c:	e000ed00 	.word	0xe000ed00

34001030 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
34001030:	b480      	push	{r7}
34001032:	b083      	sub	sp, #12
34001034:	af00      	add	r7, sp, #0
34001036:	4603      	mov	r3, r0
34001038:	6039      	str	r1, [r7, #0]
3400103a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
3400103c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34001040:	2b00      	cmp	r3, #0
34001042:	db0a      	blt.n	3400105a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34001044:	683b      	ldr	r3, [r7, #0]
34001046:	b2da      	uxtb	r2, r3
34001048:	490c      	ldr	r1, [pc, #48]	@ (3400107c <__NVIC_SetPriority+0x4c>)
3400104a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3400104e:	0112      	lsls	r2, r2, #4
34001050:	b2d2      	uxtb	r2, r2
34001052:	440b      	add	r3, r1
34001054:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
34001058:	e00a      	b.n	34001070 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
3400105a:	683b      	ldr	r3, [r7, #0]
3400105c:	b2da      	uxtb	r2, r3
3400105e:	4908      	ldr	r1, [pc, #32]	@ (34001080 <__NVIC_SetPriority+0x50>)
34001060:	88fb      	ldrh	r3, [r7, #6]
34001062:	f003 030f 	and.w	r3, r3, #15
34001066:	3b04      	subs	r3, #4
34001068:	0112      	lsls	r2, r2, #4
3400106a:	b2d2      	uxtb	r2, r2
3400106c:	440b      	add	r3, r1
3400106e:	761a      	strb	r2, [r3, #24]
}
34001070:	bf00      	nop
34001072:	370c      	adds	r7, #12
34001074:	46bd      	mov	sp, r7
34001076:	f85d 7b04 	ldr.w	r7, [sp], #4
3400107a:	4770      	bx	lr
3400107c:	e000e100 	.word	0xe000e100
34001080:	e000ed00 	.word	0xe000ed00

34001084 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
34001084:	b480      	push	{r7}
34001086:	b089      	sub	sp, #36	@ 0x24
34001088:	af00      	add	r7, sp, #0
3400108a:	60f8      	str	r0, [r7, #12]
3400108c:	60b9      	str	r1, [r7, #8]
3400108e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
34001090:	68fb      	ldr	r3, [r7, #12]
34001092:	f003 0307 	and.w	r3, r3, #7
34001096:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
34001098:	69fb      	ldr	r3, [r7, #28]
3400109a:	f1c3 0307 	rsb	r3, r3, #7
3400109e:	2b04      	cmp	r3, #4
340010a0:	bf28      	it	cs
340010a2:	2304      	movcs	r3, #4
340010a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
340010a6:	69fb      	ldr	r3, [r7, #28]
340010a8:	3304      	adds	r3, #4
340010aa:	2b06      	cmp	r3, #6
340010ac:	d902      	bls.n	340010b4 <NVIC_EncodePriority+0x30>
340010ae:	69fb      	ldr	r3, [r7, #28]
340010b0:	3b03      	subs	r3, #3
340010b2:	e000      	b.n	340010b6 <NVIC_EncodePriority+0x32>
340010b4:	2300      	movs	r3, #0
340010b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
340010b8:	f04f 32ff 	mov.w	r2, #4294967295
340010bc:	69bb      	ldr	r3, [r7, #24]
340010be:	fa02 f303 	lsl.w	r3, r2, r3
340010c2:	43da      	mvns	r2, r3
340010c4:	68bb      	ldr	r3, [r7, #8]
340010c6:	401a      	ands	r2, r3
340010c8:	697b      	ldr	r3, [r7, #20]
340010ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
340010cc:	f04f 31ff 	mov.w	r1, #4294967295
340010d0:	697b      	ldr	r3, [r7, #20]
340010d2:	fa01 f303 	lsl.w	r3, r1, r3
340010d6:	43d9      	mvns	r1, r3
340010d8:	687b      	ldr	r3, [r7, #4]
340010da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
340010dc:	4313      	orrs	r3, r2
         );
}
340010de:	4618      	mov	r0, r3
340010e0:	3724      	adds	r7, #36	@ 0x24
340010e2:	46bd      	mov	sp, r7
340010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
340010e8:	4770      	bx	lr
	...

340010ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
340010ec:	b580      	push	{r7, lr}
340010ee:	b082      	sub	sp, #8
340010f0:	af00      	add	r7, sp, #0
340010f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
340010f4:	687b      	ldr	r3, [r7, #4]
340010f6:	3b01      	subs	r3, #1
340010f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
340010fc:	d301      	bcc.n	34001102 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
340010fe:	2301      	movs	r3, #1
34001100:	e00f      	b.n	34001122 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
34001102:	4a0a      	ldr	r2, [pc, #40]	@ (3400112c <SysTick_Config+0x40>)
34001104:	687b      	ldr	r3, [r7, #4]
34001106:	3b01      	subs	r3, #1
34001108:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
3400110a:	210f      	movs	r1, #15
3400110c:	f04f 30ff 	mov.w	r0, #4294967295
34001110:	f7ff ff8e 	bl	34001030 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
34001114:	4b05      	ldr	r3, [pc, #20]	@ (3400112c <SysTick_Config+0x40>)
34001116:	2200      	movs	r2, #0
34001118:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
3400111a:	4b04      	ldr	r3, [pc, #16]	@ (3400112c <SysTick_Config+0x40>)
3400111c:	2207      	movs	r2, #7
3400111e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
34001120:	2300      	movs	r3, #0
}
34001122:	4618      	mov	r0, r3
34001124:	3708      	adds	r7, #8
34001126:	46bd      	mov	sp, r7
34001128:	bd80      	pop	{r7, pc}
3400112a:	bf00      	nop
3400112c:	e000e010 	.word	0xe000e010

34001130 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
34001130:	b580      	push	{r7, lr}
34001132:	b082      	sub	sp, #8
34001134:	af00      	add	r7, sp, #0
34001136:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
34001138:	6878      	ldr	r0, [r7, #4]
3400113a:	f7ff ff47 	bl	34000fcc <__NVIC_SetPriorityGrouping>
}
3400113e:	bf00      	nop
34001140:	3708      	adds	r7, #8
34001142:	46bd      	mov	sp, r7
34001144:	bd80      	pop	{r7, pc}

34001146 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
34001146:	b580      	push	{r7, lr}
34001148:	b086      	sub	sp, #24
3400114a:	af00      	add	r7, sp, #0
3400114c:	4603      	mov	r3, r0
3400114e:	60b9      	str	r1, [r7, #8]
34001150:	607a      	str	r2, [r7, #4]
34001152:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
34001154:	f7ff ff5e 	bl	34001014 <__NVIC_GetPriorityGrouping>
34001158:	4603      	mov	r3, r0
3400115a:	f003 0307 	and.w	r3, r3, #7
3400115e:	617b      	str	r3, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
34001160:	687a      	ldr	r2, [r7, #4]
34001162:	68b9      	ldr	r1, [r7, #8]
34001164:	6978      	ldr	r0, [r7, #20]
34001166:	f7ff ff8d 	bl	34001084 <NVIC_EncodePriority>
3400116a:	4602      	mov	r2, r0
3400116c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34001170:	4611      	mov	r1, r2
34001172:	4618      	mov	r0, r3
34001174:	f7ff ff5c 	bl	34001030 <__NVIC_SetPriority>
}
34001178:	bf00      	nop
3400117a:	3718      	adds	r7, #24
3400117c:	46bd      	mov	sp, r7
3400117e:	bd80      	pop	{r7, pc}

34001180 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
34001180:	b580      	push	{r7, lr}
34001182:	b082      	sub	sp, #8
34001184:	af00      	add	r7, sp, #0
34001186:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
34001188:	6878      	ldr	r0, [r7, #4]
3400118a:	f7ff ffaf 	bl	340010ec <SysTick_Config>
3400118e:	4603      	mov	r3, r0
}
34001190:	4618      	mov	r0, r3
34001192:	3708      	adds	r7, #8
34001194:	46bd      	mov	sp, r7
34001196:	bd80      	pop	{r7, pc}

34001198 <HAL_GPIO_ConfigPinAttributes>:
  *            @arg @ref GPIO_PIN_SEC          Secure-only access
  *            @arg @ref GPIO_PIN_NSEC         Secure/Non-secure access
  * @retval None.
  */
void HAL_GPIO_ConfigPinAttributes(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint32_t PinAttributes)
{
34001198:	b480      	push	{r7}
3400119a:	b087      	sub	sp, #28
3400119c:	af00      	add	r7, sp, #0
3400119e:	60f8      	str	r0, [r7, #12]
340011a0:	460b      	mov	r3, r1
340011a2:	607a      	str	r2, [r7, #4]
340011a4:	817b      	strh	r3, [r7, #10]
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ATTRIBUTES(PinAttributes));

#if defined CPU_IN_SECURE_STATE
  /* Configure the port pins */
  sec = GPIOx->SECCFGR;
340011a6:	68fb      	ldr	r3, [r7, #12]
340011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
340011aa:	617b      	str	r3, [r7, #20]
  if ((PinAttributes & GPIO_PIN_SEC) == GPIO_PIN_SEC)
340011ac:	687a      	ldr	r2, [r7, #4]
340011ae:	f240 1301 	movw	r3, #257	@ 0x101
340011b2:	4013      	ands	r3, r2
340011b4:	f240 1201 	movw	r2, #257	@ 0x101
340011b8:	4293      	cmp	r3, r2
340011ba:	d104      	bne.n	340011c6 <HAL_GPIO_ConfigPinAttributes+0x2e>
  {
    sec |= (uint32_t)GPIO_Pin;
340011bc:	897b      	ldrh	r3, [r7, #10]
340011be:	697a      	ldr	r2, [r7, #20]
340011c0:	4313      	orrs	r3, r2
340011c2:	617b      	str	r3, [r7, #20]
340011c4:	e009      	b.n	340011da <HAL_GPIO_ConfigPinAttributes+0x42>
  }
  else if ((PinAttributes & GPIO_PIN_NSEC) == GPIO_PIN_NSEC)
340011c6:	687b      	ldr	r3, [r7, #4]
340011c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
340011cc:	2b00      	cmp	r3, #0
340011ce:	d004      	beq.n	340011da <HAL_GPIO_ConfigPinAttributes+0x42>
  {
    sec &= ~((uint32_t)GPIO_Pin);
340011d0:	897b      	ldrh	r3, [r7, #10]
340011d2:	43db      	mvns	r3, r3
340011d4:	697a      	ldr	r2, [r7, #20]
340011d6:	4013      	ands	r3, r2
340011d8:	617b      	str	r3, [r7, #20]
  }
  else
  {
    /* do nothing */
  }
  GPIOx->SECCFGR = sec;
340011da:	68fb      	ldr	r3, [r7, #12]
340011dc:	697a      	ldr	r2, [r7, #20]
340011de:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* CPU_IN_SECURE_STATE */

  priv = GPIOx->PRIVCFGR;
340011e0:	68fb      	ldr	r3, [r7, #12]
340011e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
340011e4:	613b      	str	r3, [r7, #16]
  if ((PinAttributes & GPIO_PIN_PRIV) == GPIO_PIN_PRIV)
340011e6:	687a      	ldr	r2, [r7, #4]
340011e8:	f240 2302 	movw	r3, #514	@ 0x202
340011ec:	4013      	ands	r3, r2
340011ee:	f240 2202 	movw	r2, #514	@ 0x202
340011f2:	4293      	cmp	r3, r2
340011f4:	d104      	bne.n	34001200 <HAL_GPIO_ConfigPinAttributes+0x68>
  {
    priv |= (uint32_t)GPIO_Pin;
340011f6:	897b      	ldrh	r3, [r7, #10]
340011f8:	693a      	ldr	r2, [r7, #16]
340011fa:	4313      	orrs	r3, r2
340011fc:	613b      	str	r3, [r7, #16]
340011fe:	e009      	b.n	34001214 <HAL_GPIO_ConfigPinAttributes+0x7c>
  }
  else if ((PinAttributes & GPIO_PIN_NPRIV) == GPIO_PIN_NPRIV)
34001200:	687b      	ldr	r3, [r7, #4]
34001202:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34001206:	2b00      	cmp	r3, #0
34001208:	d004      	beq.n	34001214 <HAL_GPIO_ConfigPinAttributes+0x7c>
  {
    priv &= ~((uint32_t)GPIO_Pin);
3400120a:	897b      	ldrh	r3, [r7, #10]
3400120c:	43db      	mvns	r3, r3
3400120e:	693a      	ldr	r2, [r7, #16]
34001210:	4013      	ands	r3, r2
34001212:	613b      	str	r3, [r7, #16]
  else
  {
    /* do nothing */
  }

  GPIOx->PRIVCFGR = priv;
34001214:	68fb      	ldr	r3, [r7, #12]
34001216:	693a      	ldr	r2, [r7, #16]
34001218:	635a      	str	r2, [r3, #52]	@ 0x34
}
3400121a:	bf00      	nop
3400121c:	371c      	adds	r7, #28
3400121e:	46bd      	mov	sp, r7
34001220:	f85d 7b04 	ldr.w	r7, [sp], #4
34001224:	4770      	bx	lr
	...

34001228 <HAL_PWREx_EnableVddIO2>:
  * @brief  Enable VDDIO2 supply valid.
  * @note   Setting this bit is mandatory to use PO[5:0] and PP[15:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
34001228:	b480      	push	{r7}
3400122a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO2SV);
3400122c:	4b05      	ldr	r3, [pc, #20]	@ (34001244 <HAL_PWREx_EnableVddIO2+0x1c>)
3400122e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34001230:	4a04      	ldr	r2, [pc, #16]	@ (34001244 <HAL_PWREx_EnableVddIO2+0x1c>)
34001232:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34001236:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34001238:	bf00      	nop
3400123a:	46bd      	mov	sp, r7
3400123c:	f85d 7b04 	ldr.w	r7, [sp], #4
34001240:	4770      	bx	lr
34001242:	bf00      	nop
34001244:	56024800 	.word	0x56024800

34001248 <HAL_PWREx_EnableVddIO3>:
  * @brief  Enable VDDIO3 supply valid.
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO3(void)
{
34001248:	b480      	push	{r7}
3400124a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO3SV);
3400124c:	4b05      	ldr	r3, [pc, #20]	@ (34001264 <HAL_PWREx_EnableVddIO3+0x1c>)
3400124e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34001250:	4a04      	ldr	r2, [pc, #16]	@ (34001264 <HAL_PWREx_EnableVddIO3+0x1c>)
34001252:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
34001256:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34001258:	bf00      	nop
3400125a:	46bd      	mov	sp, r7
3400125c:	f85d 7b04 	ldr.w	r7, [sp], #4
34001260:	4770      	bx	lr
34001262:	bf00      	nop
34001264:	56024800 	.word	0x56024800

34001268 <HAL_PWREx_EnableVddIO4>:
  * @brief  Enable VDDIO4 supply valid.
  * @note   Setting this bit is mandatory to use PB[9,8], PC[12:6], and PD[2] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO4(void)
{
34001268:	b480      	push	{r7}
3400126a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR1, PWR_SVMCR1_VDDIO4SV);
3400126c:	4b05      	ldr	r3, [pc, #20]	@ (34001284 <HAL_PWREx_EnableVddIO4+0x1c>)
3400126e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34001270:	4a04      	ldr	r2, [pc, #16]	@ (34001284 <HAL_PWREx_EnableVddIO4+0x1c>)
34001272:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34001276:	6353      	str	r3, [r2, #52]	@ 0x34
}
34001278:	bf00      	nop
3400127a:	46bd      	mov	sp, r7
3400127c:	f85d 7b04 	ldr.w	r7, [sp], #4
34001280:	4770      	bx	lr
34001282:	bf00      	nop
34001284:	56024800 	.word	0x56024800

34001288 <HAL_RIF_RIMC_ConfigMasterAttributes>:
  *         This parameter can be one of @ref RIF_MASTER_INDEX
  * @param  pConfig Pointer on Master Isolation configuration structure
  * @retval None
  */
void HAL_RIF_RIMC_ConfigMasterAttributes(uint32_t MasterId, const RIMC_MasterConfig_t *pConfig)
{
34001288:	b480      	push	{r7}
3400128a:	b089      	sub	sp, #36	@ 0x24
3400128c:	af00      	add	r7, sp, #0
3400128e:	6078      	str	r0, [r7, #4]
34001290:	6039      	str	r1, [r7, #0]
  assert_param(IS_RIF_MASTER_INDEX(MasterId));
  assert_param(IS_RIF_SINGLE_CID(pConfig->MasterCID));
  assert_param(IS_RIF_MASTER_CID(pConfig->MasterCID));
  assert_param(IS_RIF_SEC_PRIV_ATTRIBUTE(pConfig->SecPriv));

  master_cid = POSITION_VAL(pConfig->MasterCID);
34001292:	683b      	ldr	r3, [r7, #0]
34001294:	681b      	ldr	r3, [r3, #0]
34001296:	613b      	str	r3, [r7, #16]
__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if (__ARM_ARCH_ISA_THUMB >= 2)
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
34001298:	693b      	ldr	r3, [r7, #16]
3400129a:	fa93 f3a3 	rbit	r3, r3
3400129e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return (result);
340012a0:	68fb      	ldr	r3, [r7, #12]
340012a2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
340012a4:	697b      	ldr	r3, [r7, #20]
340012a6:	2b00      	cmp	r3, #0
340012a8:	d101      	bne.n	340012ae <HAL_RIF_RIMC_ConfigMasterAttributes+0x26>
  {
    return 32U;
340012aa:	2320      	movs	r3, #32
340012ac:	e003      	b.n	340012b6 <HAL_RIF_RIMC_ConfigMasterAttributes+0x2e>
  }
  return __builtin_clz(value);
340012ae:	697b      	ldr	r3, [r7, #20]
340012b0:	fab3 f383 	clz	r3, r3
340012b4:	b2db      	uxtb	r3, r3
340012b6:	61fb      	str	r3, [r7, #28]
  rimc_attr_val = RIFSC->RIMC_ATTRx[MasterId];
340012b8:	4a10      	ldr	r2, [pc, #64]	@ (340012fc <HAL_RIF_RIMC_ConfigMasterAttributes+0x74>)
340012ba:	687b      	ldr	r3, [r7, #4]
340012bc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
340012c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
340012c4:	61bb      	str	r3, [r7, #24]
  rimc_attr_val &= (~(RIFSC_RIMC_ATTRx_MCID | RIFSC_RIMC_ATTRx_MPRIV | RIFSC_RIMC_ATTRx_MSEC));
340012c6:	69bb      	ldr	r3, [r7, #24]
340012c8:	f423 735c 	bic.w	r3, r3, #880	@ 0x370
340012cc:	61bb      	str	r3, [r7, #24]
  rimc_attr_val |= ((master_cid << RIFSC_RIMC_ATTRx_MCID_Pos) | (pConfig->SecPriv << RIFSC_RIMC_ATTRx_MSEC_Pos));
340012ce:	69fb      	ldr	r3, [r7, #28]
340012d0:	011a      	lsls	r2, r3, #4
340012d2:	683b      	ldr	r3, [r7, #0]
340012d4:	685b      	ldr	r3, [r3, #4]
340012d6:	021b      	lsls	r3, r3, #8
340012d8:	4313      	orrs	r3, r2
340012da:	69ba      	ldr	r2, [r7, #24]
340012dc:	4313      	orrs	r3, r2
340012de:	61bb      	str	r3, [r7, #24]
  RIFSC->RIMC_ATTRx[MasterId] = rimc_attr_val;
340012e0:	4906      	ldr	r1, [pc, #24]	@ (340012fc <HAL_RIF_RIMC_ConfigMasterAttributes+0x74>)
340012e2:	687b      	ldr	r3, [r7, #4]
340012e4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
340012e8:	69ba      	ldr	r2, [r7, #24]
340012ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
340012ee:	bf00      	nop
340012f0:	3724      	adds	r7, #36	@ 0x24
340012f2:	46bd      	mov	sp, r7
340012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
340012f8:	4770      	bx	lr
340012fa:	bf00      	nop
340012fc:	54024000 	.word	0x54024000

34001300 <HAL_RIF_RISC_SetSlaveSecureAttributes>:
  * @param  SecPriv specifies the security and privilege attributes of the peripheral.
  *         This parameter can be one or a combination of @ref RIF_SEC_PRIV
  * @retval None
  */
void HAL_RIF_RISC_SetSlaveSecureAttributes(uint32_t PeriphId, uint32_t SecPriv)
{
34001300:	b480      	push	{r7}
34001302:	b085      	sub	sp, #20
34001304:	af00      	add	r7, sp, #0
34001306:	6078      	str	r0, [r7, #4]
34001308:	6039      	str	r1, [r7, #0]
  __IO uint32_t sec_reg_val;

  assert_param(IS_RIF_RISC_PERIPH_INDEX(PeriphId) || IS_RIF_RCC_PERIPH_INDEX(PeriphId));
  assert_param(IS_RIF_SEC_PRIV_ATTRIBUTE(SecPriv));

  sec_reg_val = RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
3400130a:	4a25      	ldr	r2, [pc, #148]	@ (340013a0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xa0>)
3400130c:	687b      	ldr	r3, [r7, #4]
3400130e:	0f1b      	lsrs	r3, r3, #28
34001310:	3304      	adds	r3, #4
34001312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34001316:	60fb      	str	r3, [r7, #12]
  sec_reg_val &= (~(1UL << (PeriphId & RIF_PERIPH_BIT_POSITION)));
34001318:	687b      	ldr	r3, [r7, #4]
3400131a:	f003 031f 	and.w	r3, r3, #31
3400131e:	2201      	movs	r2, #1
34001320:	fa02 f303 	lsl.w	r3, r2, r3
34001324:	43da      	mvns	r2, r3
34001326:	68fb      	ldr	r3, [r7, #12]
34001328:	4013      	ands	r3, r2
3400132a:	60fb      	str	r3, [r7, #12]
  sec_reg_val |= ((SecPriv & RIF_ATTRIBUTE_SEC) << (PeriphId & RIF_PERIPH_BIT_POSITION));
3400132c:	683b      	ldr	r3, [r7, #0]
3400132e:	f003 0201 	and.w	r2, r3, #1
34001332:	687b      	ldr	r3, [r7, #4]
34001334:	f003 031f 	and.w	r3, r3, #31
34001338:	409a      	lsls	r2, r3
3400133a:	68fb      	ldr	r3, [r7, #12]
3400133c:	4313      	orrs	r3, r2
3400133e:	60fb      	str	r3, [r7, #12]
  RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT] = sec_reg_val;
34001340:	4917      	ldr	r1, [pc, #92]	@ (340013a0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xa0>)
34001342:	687b      	ldr	r3, [r7, #4]
34001344:	0f1b      	lsrs	r3, r3, #28
34001346:	68fa      	ldr	r2, [r7, #12]
34001348:	3304      	adds	r3, #4
3400134a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  sec_reg_val = RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
3400134e:	4a14      	ldr	r2, [pc, #80]	@ (340013a0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xa0>)
34001350:	687b      	ldr	r3, [r7, #4]
34001352:	0f1b      	lsrs	r3, r3, #28
34001354:	330c      	adds	r3, #12
34001356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
3400135a:	60fb      	str	r3, [r7, #12]
  sec_reg_val &= (~(1UL << (PeriphId & RIF_PERIPH_BIT_POSITION)));
3400135c:	687b      	ldr	r3, [r7, #4]
3400135e:	f003 031f 	and.w	r3, r3, #31
34001362:	2201      	movs	r2, #1
34001364:	fa02 f303 	lsl.w	r3, r2, r3
34001368:	43da      	mvns	r2, r3
3400136a:	68fb      	ldr	r3, [r7, #12]
3400136c:	4013      	ands	r3, r2
3400136e:	60fb      	str	r3, [r7, #12]
  sec_reg_val |= (((SecPriv & RIF_ATTRIBUTE_PRIV) >> 1U) << (PeriphId & RIF_PERIPH_BIT_POSITION));
34001370:	683b      	ldr	r3, [r7, #0]
34001372:	085b      	lsrs	r3, r3, #1
34001374:	f003 0201 	and.w	r2, r3, #1
34001378:	687b      	ldr	r3, [r7, #4]
3400137a:	f003 031f 	and.w	r3, r3, #31
3400137e:	409a      	lsls	r2, r3
34001380:	68fb      	ldr	r3, [r7, #12]
34001382:	4313      	orrs	r3, r2
34001384:	60fb      	str	r3, [r7, #12]
  RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT] = sec_reg_val;
34001386:	4906      	ldr	r1, [pc, #24]	@ (340013a0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xa0>)
34001388:	687b      	ldr	r3, [r7, #4]
3400138a:	0f1b      	lsrs	r3, r3, #28
3400138c:	68fa      	ldr	r2, [r7, #12]
3400138e:	330c      	adds	r3, #12
34001390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
34001394:	bf00      	nop
34001396:	3714      	adds	r7, #20
34001398:	46bd      	mov	sp, r7
3400139a:	f85d 7b04 	ldr.w	r7, [sp], #4
3400139e:	4770      	bx	lr
340013a0:	54024000 	.word	0x54024000

340013a4 <__libc_init_array>:
340013a4:	b570      	push	{r4, r5, r6, lr}
340013a6:	4d0d      	ldr	r5, [pc, #52]	@ (340013dc <__libc_init_array+0x38>)
340013a8:	2600      	movs	r6, #0
340013aa:	4c0d      	ldr	r4, [pc, #52]	@ (340013e0 <__libc_init_array+0x3c>)
340013ac:	1b64      	subs	r4, r4, r5
340013ae:	10a4      	asrs	r4, r4, #2
340013b0:	42a6      	cmp	r6, r4
340013b2:	d109      	bne.n	340013c8 <__libc_init_array+0x24>
340013b4:	4d0b      	ldr	r5, [pc, #44]	@ (340013e4 <__libc_init_array+0x40>)
340013b6:	2600      	movs	r6, #0
340013b8:	4c0b      	ldr	r4, [pc, #44]	@ (340013e8 <__libc_init_array+0x44>)
340013ba:	f000 f817 	bl	340013ec <_init>
340013be:	1b64      	subs	r4, r4, r5
340013c0:	10a4      	asrs	r4, r4, #2
340013c2:	42a6      	cmp	r6, r4
340013c4:	d105      	bne.n	340013d2 <__libc_init_array+0x2e>
340013c6:	bd70      	pop	{r4, r5, r6, pc}
340013c8:	f855 3b04 	ldr.w	r3, [r5], #4
340013cc:	3601      	adds	r6, #1
340013ce:	4798      	blx	r3
340013d0:	e7ee      	b.n	340013b0 <__libc_init_array+0xc>
340013d2:	f855 3b04 	ldr.w	r3, [r5], #4
340013d6:	3601      	adds	r6, #1
340013d8:	4798      	blx	r3
340013da:	e7f2      	b.n	340013c2 <__libc_init_array+0x1e>
340013dc:	34001404 	.word	0x34001404
340013e0:	34001404 	.word	0x34001404
340013e4:	34001404 	.word	0x34001404
340013e8:	34001408 	.word	0x34001408

340013ec <_init>:
340013ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
340013ee:	bf00      	nop
340013f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
340013f2:	bc08      	pop	{r3}
340013f4:	469e      	mov	lr, r3
340013f6:	4770      	bx	lr

340013f8 <_fini>:
340013f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
340013fa:	bf00      	nop
340013fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
340013fe:	bc08      	pop	{r3}
34001400:	469e      	mov	lr, r3
34001402:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

34001420 <SECURE_SystemCoreClockUpdate>:
34001420:	e97f e97f 	sg
34001424:	f7ff bd1e 	b.w	34000e64 <__acle_se_SECURE_SystemCoreClockUpdate>

34001428 <SECURE_RegisterCallback>:
34001428:	e97f e97f 	sg
3400142c:	f7ff ba98 	b.w	34000960 <__acle_se_SECURE_RegisterCallback>
	...
