[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PG2T390H-6IFFBG676 production of SHENZHEN PANGO MICROSYSTEMS CO.,LTD from the text:Titan2 series FPGA device data sheet  \nDS05001（V1.1） Page  1  / 58  \n  \n \n \n \n \n \n \n \n \n \n \nTitan2 Series FPG A Device \nData Sheet \n(DS05001 , V1.1) \n(2021.8.20) \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nShenzhen Ziguang \nTongchuang Electronics \nCo., Ltd. All rights \nreserved.  \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  2  / 58  \n  \n \nrevision history \ndate revision Description \n2020.8.31  V0.1 Initial Alpha version released.  \n \n \n \n \n \n2021.1.20   \n \n \n \n \nV0.2 1. Delete the equival ent LUT4 resource description in Table 1-1 , and add the \nlogical unit resource description; \n2. Table 1-3 adds " Titan2 Board Hardware Design Guide"; \n3. Table 2-1 , Table 2-2 add V CCA_IO_G0 voltage description ; \n4. Table 2-3 , increase the typical value of "n" and "r" ; \n5. Add Table 2-5 HP I/O The maximum allowable overshoot and undershoot \nvoltage of VIN ; \n6. Table 2-6 Typical quiescent current increase V CCA_IO_G0 quiescent current \ndescription; \n7. Table 2-9 The value of CDM_SERDES in ESD and Latch-Up indicators is \nchanged to ±250V ; \n8. Updated chapter 3.2 I/O DC characteristic parameters; \n9. Modify Table 4-6 DQS AC characteristic data; \n10. Table 4-11 , T PL and T POR values ; \n11. Modify Table 5-1 HR I/O LVDS performance.  \n2021.2.3  V0.3 Chapter 3.1 adds hot swap instructions  \n2021.3.5  V0.4 Errata, modify Table 1-1 , the number of logica l units is 389760  \n \n \n \n \n \n2021.4.15   \n \n \n \n \nV0.5 1. Update Table 2-1 , Table 2-2  V CCA_IO_G0 data ; \n2. Table 2-3 IPU , IPD data update ; \n3. Chapter 3.1 adds V CC and V CCA power-on requirements ; \n4. Update the hot swap inst ructions in Chapter 3.1 ; \n5. Table 4-12 increase slave serial DI setup time and DI hold time \nCFG_CLK falling edge data, and the minimum value of CFG_CLK to \nCSO_DOUT ; \n6. Modify Table 5-2 HP I/O LVDS performance;  \n7. Modify Table 5-6 APM performance;  \n8. Update Table 7-8 data; \n9. Update Table 7-9  HSST_T RXIDLETIME and HSST _RX VPPOOB data . \n \n \n \n \n \n \n \n \n2021.5.11   \n \n \n \n \n \n \n \nV0.6 1. Add abbreviation description; \n2. Update inaccurate instructions in documentation; \n3. Add notes to each table; \n4. Update Table 2-3 IPU , IPD data ; _ \n5. Table 2-6 The maximum quiescent current value when updating 100 degrees; \n6. Update Table 2-9 ESD parameters,  supplement V CCIO_CFG and the HBM_IO \nvalue of the dedicated configuration input  IO ; \n7. Table 2-10 T j The maximum temperature is changed to 100 ℃; \n8. Update the descrip tion of power -on and power- off and hot -plug , update \nthe power -on and power-off sequence to logical power-on and power -off sequence , \nadd 3.1.4  \nThe overall power -on and power-off sequen ce , update the pull -up resistor \nvalue of the hot -swappable I2C bus application scenario ; \n9. Update the standar d input and output volt age range of LVCOM15 level \nin Table 3-2 ; \n10. Table 3-5 delete MIPI level standard;  \n11. Table 3-6 Added SSTL12D level standard DC characteristic parameters; \n12. Update Table 4-1 , Table 4-2 , Table 4-3 AC charact eristic parameter s; \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  3  / 58 \n  \n13. DQS AC characteristics increase HR IO DQS parameter;  \n14. HP IO memory interface performance remove LPDDR ; DDR2 , QDRII +, \nRLDRAM3, RLDRAM2 rate to TBD ; \n15. Updated Table 7-3 , Table 7-8 , Table 7-9 data. \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n2021.6.30  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nV1.0 1. Table 2-3 Update R INTERM , I PU , I PD data, add notes to Table 2-3 ; \n2. Update Table 2-6 Quiescent current , the table contains typical quiescent \ncurrent and maximum quiescent current and adds relevant instructions; \n3. Table 2-7 Power up ramp-up time increase HSSTAVCC, HSSTAVCCPLL, \nHSSTVCCA Supply Ramp  \nrise time;  \n4. Update ESD in Table 2-9 parameter;  \n5. Chapter 3.1.1 updated the power-on and power-off requirements , and \nchapter 3.1.3 added t he description of  the po wer-on and power-off sequence of  the H S S \nT power supply , and added the description of hot-swap specifications; \nAdded the precautions for prohibiting power on and off , and added the \ndescription of the conditions for simultaneous power off ; \n6. Update the VICM minimum value of LVDS in Table 3-3 to 1.0V ; \n7. Table 3-4 , Table 4-13 Delete the relevant description of MIPI level \nstandard;  \n8. Update Figure 4-1 Power up Timing feature ; \n9. Update the incorrectly merged cells in Table 4-4 and Table 4-5 ; \n10. Table 4-12 Slave Serial,Slave The frequency of Parallel and internal slave \nparallel is change d to 50M , and the pulse width is changed to 10ns ; \n11. Update Table 5-3 , Table 5-4 The highest data rate of DDR interface; \n12. Table 5-6 updates the performance of input and output registers using \nonly APM ; \n13. Table 7-4 HSST_Fhpll_max changed from 16Ghz to 8Ghz , HSST_Fhpll_max \nchanged  from 9Ghz to 4.5Ghz ; \n14. Table 7-6 Modify the maximum value of HSST_ T PLLLOCK to 2.5ms ; \n15. Update Table 7-8 HSST_TJ , HSST_DJ data; \n16. Table 7-9 delete HSST_TRXIDLETIME, HSST_RXVPPOOB two parameters; \n17. Update PCIe related parameters and descriptions;  \n18. Update HSSTHP maximum data rate to 12.5Gbps ; \n19. Update DRM maximum pe rformance ; \n20. Update APM maximum performance ; \n21. Update the input c lock jitter of the GPLL to the input clock cycle \njitter of the GPLL ; \n22. Update the input c lock jitter of the PPLL to the input clock cycle \njitter of the GPLL ; \n23. Update the maximum  value of HSST_RRCLK parameter to 400 ; \n24. Update CLM AC characteristic parameter value ; \n25. Update DRM AC charact eristic parameter v alue ; \n26. Update APM AC characteristic parameter value ; \n27. Update IOB AC characteristic parameter value ; \n28. Update the value o f the sinusoidal jitter  tolerance parameter on  the \nreceiving side of the HSST ; \n16. Update the HSST_VDINPP value in the HSST hard core DC parameters ; \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  4  / 58 \n  \n \n \n \n2021.8.20  \n \n \nV1.1 1. Updated Figure 3-3 to delete RSTN signal; \n2. Updated the description of the power-on and power-off sequence of HSST ; \n3. Updated Figure 4-1 and Figure 4-2 to indicate power-on and reconfiguration \nfeatures respectively, and corrected RSTN signal names; \n4. Update Table 4-11 , correct RSTN name ; \n5. Table 4-1 , add name column; \n6. Table 4-12 , add name column ; \n29. surface 5-5 , DRM(NW mode & read register enable) and DRM  ( synchronou s \nFIFO mode & read register enable) for maximum performance.  \n \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  5  / 58 \n  \nThis article main ly includes a brief descrip tion of the charac teristics of Titan2 series FPGA \ndevices, a list of product models and resource scales, AC and DC charact eristics, etc. Users can learn \nabout the characteristics of Titan2 serie s FPGA  devices through this article, which is convenient for \ndevice selection. \n1. Overview  of Titan2 Series  FPGAs \nThe Titan2 series programmab le logic devices u se a 28nm process. It includes module s such as \nconfigurable logic modul e ( CLM ) , dedicated 36Kb storage unit ( DRM ), arithmetic processin g unit \n( APM ), high-performance I/O , multi-function I/O and abundant on-chip clock resources, and \nintegra tes modulus Conversion module ( ADC ), PCIe and other hard core resources, support multiple \nconfiguration modes, and provide bit stream encryption and authentication, device ID ( UID ) and \nother functions to protect the user\'s  design  security. Based on the above charact eristics, Titan2 \nserie s FPGA can be widely used in video, industrial control, communication, computer, medical, LED \ndisplay se curity monitoring, instrumentation, consumer electronics and other application f ields. \n \n1.1. Features of Titan2  series FPGA  products \n➢ High perfor mance \n• Mature 28nm CMOS process \n• 1.0V core voltage \n➢ Support a variety of stand ard IO \n• Up to 500 user IO \n• HR I/O Support 1.2V to 3.3V IO \nstandard \n• HP I/O 1.2V~1.8V \n• Support HSTL , SSTL , POD storage \ninterface standards \n• Support differential standards such as \nLVDS, MINI-LVDS, TMDS  (applied to HDMI, \nDVI interface)  \n• Programma ble IO BUFFE R , high \nperforman ce IO LOG IC \n➢ Flexible Programma ble Logic \nModule CLM  \n• LUT6  logical structure • Each  CLM contains 4 multi-function LUT 6, 8 \nregiste rs \n• Supports fast arithmetic carry logic  \n• Distributed RAM  support model \n• Support cascading chain \n➢ Supports DRM with m ultiple read and write \nmodes \n• A single DRM provides 36Kb of storage, \nconfigurable as 2 independent 18Kb storage \nblocks \n• Supports multiple operating modes, \nincluding single-port (SP) RAM , dual-port \n(DP) RAM , simple dual-port (SDP) RAM , \nROM, and FIFO m odes \n• Dual-port RAM and simple dual-port RAM  \nsupport dual-port mixed  data widths \n• Support ECC function \n• Support Normal-Write, Transparent-Write \nand Read-before -Write three write modes \n• Support Byte-Write function \n• Optional address latches, outpu t registe rs \n➢ Efficient Arithmetic Process ing Unit \nAPM \n• Each  APM supports one 25*18 operation o r \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  6  / 58 \n  \ntwo 12*9 operations \n• Support input and outpu t registers \n• Support 48bit addition \n• Support for signed data operations \n➢ Integrated  ADC hard  core \n• 12bit  resolut ion, 1M SPS (inde pendent \nADC dual core) sampling ra te \n• Up to 12 input  channels \n• Integrated temper ature sensor \n➢ Rich clock resourc es \n• Supports Class 3  clock network for \nflexib le configu ration \n• Support glob al clock (GLOBAL CLOCK) \nnetwo rk \n• Support for REGI ONA L CLOCK netwo rk \n• Support for I/O CLOCK (I/O CLO CK) \nnetwo rk \n• Integra te multiple PLLs, each \nsupporting up to 5  clock outpu t \n➢ Flexible configuratio n \n• Supports multiple programmin g modes \n• JTAG mode compliant with IEEE 1149.1, \nIEEE  1149.6 standards \n• Master SPI can choose up to 8bit data \nbit width, effectively imp roving \nprogrammi ng speed \n• Support Slave Serial, Slave Parallel \nmode \n• Support AES256-GCM bit stream \nencryption, support 96bit UID \nprotection \n• Support digital signature authentication \nfor bitstream files \n• Support for eFuse key storage \n• Supports battery-backed RAM  (BB-\nRAM ) key storage for chip-level  secur ity \n• Supports disabling bitstream readback \n• Supports JTAG security man agem ent \n• Support anti-DPA attack \n• Support SEU error detection and \ncorrection \n• Support multi-versi on b itstream \nfallback function \n• Support watchdog timeo ut detection \n• Support programmin g download tool Fabric Configu ration \n• Support online debugging tool Fabric  \nDebugger  \n➢ High-perfor mance memor y interface  \n• HR I/O supports DDR3, DDR3L, DDR2, \nLPDDR, QDRII+, RLDRAM 2 \n• HP I/O supports DDR4, DDR3, DDR3L, DDR2, \nQDRI I+, RLDRAM 3, RLDR AM \n• Supports x4, x8, x16, x32, x64 bit widths \n➢ High Performance Hi gh Speed S erial \nTrans ceiver HSSTHP  \n• Supports Data Rates up to 12.5Gbps \n• Flexible configu rable PCS, supporting PCIe \nGEN 1/GEN2, Gigab it Ethernet, XAUI,  Gige  \nand other protocol s \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  7  / 58 \n  \n \n1.2. Titan2 series FPGA resource s cale and pa ckaging information \n1-1 and Table 1-2 show the resource scale and package information of Titan2 series FPGAs . \nTable 1-1 Titan2 Number of FPGA res ources \nResource name PG2T390H \n \n \nCLM LUT6 243600 \nlogical unit 389760 \nFF 487200 \nDistrib uted ram ( Kb ) 4712  \nDRM (36Kbits/ pc ) 480 \nAPM( units ) 840 \n \nPLLs GPLLs 10 \nPPLLs 10 \nADC \n(dual \ncore) Dedicated analog channel (differential input pair) 1 \nMultiplexed analog channels (differential input pair) 11 \nSERD ES LANE (1) 16 \nPCIE GEN 2×8 CORE 1 \nNotes: 1. 4 LANEs form a HSSTHP \n \n \nTable 1-2 Titan2 FPGA package information and user IO quantity \nDevice \nPackage informatio n PG2T390H \nSERDES  LANE HR_I/O HP_I/O \nFFBG900 \n( 31mm×31mm , 1.0mm ) 16 350 150 \nFFBG676 \n( 27mm×27mm , 1.0mm ) 8 250 150 \n \n1.3. Brief de scription of Titan2 series FPGA \n1.3.1.  CLM  \n \nCLM (Configurable Logic  Module ) is the basic logic  unit of Titan2 serie s products, which is mainly \ncomposed of multi-function LUT6, regist ers and extended function selectors. CLM has two forms of \nCLMA and CLMS in Titan2 serie s products. Both CLMA and CLMS support logic function, arithmetic \nfunction, shift register function a nd ROM function, only CLMS supports distributed RAM  function. \nThe main functional features of CLM are as follows: \n \n➢ Adopt innovative LUT6 logic structure \n➢ Each  CLM contains 4 multi-function LUT 6 \n➢ Each  CLM contains 8 registers \n➢ Support arithmetic function mode \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  8  / 58 \n  \n➢ Support fast arithmetic carry logic  \n➢ Efficient realization of multiplexin g function \n➢ Can realize ROM function \n➢ Support distributed RAM mode \n➢ Support cascading chain \nFor detailed CLM features and usage  methods, please refer to " UG050001_Titan2 Series FPGA \nConfigurable Logic Mod ule ( CLM ) User  Guide". \n \n1.3.2.  DRM  \n \nA single DRM has a 36Kb storage unit, supports multiple operating modes, supports configurable \ndata bit width, and is stored in DP RAM. Dual-port mixed  data width is supported in SDP RAM  mode. T he \nmain  features of DRM are as follows: \n➢ DRM storage capacity can be independently configured with two 18Kb or one 36Kb. \n➢ The port data bit width of DP RAM  is as high as 36 bits, and its two ports are completely independent \nexcept for sharing RAM  contents, and support different clock domains. \n➢ The port data bit width of SDP RAM  is as high as 72 bits, and its two ports also support different clock \ndomains, but one of its ports is limit ed to write operations, and the other port is limited to read \noperations. \n➢ In ROM mode, the content of DRM is usually in itialized during the process of downloading \nconfiguration data. Of course, other modes can also utilize programmi ng configuration to initialize the \ncontent of the DRM. The port data bit width of RO M is up to 72 bits. \n➢ In synchronous or asynch ronous FIFO m ode, one port is dedicated to FIFO  data writing, the other port \nis dedicated to FIFO data reading, and the read and write ports can use different clocks. \n➢ Supports 64-bit ECC in 36K mem ory mo de, and supports user insertion errors. \nFor detailed DRM features and usage methods, please refer to "UG050002_Titan2 Series FPGA Dedicated \nRAM  Module (DRM ) Use r Guide". \n \n1.3.3.  APM \n \nEach  APM consists of I/O Unit, Preadder, Mult and Postadder functional units, supporting each \nlevel of regist er pipeline. Each  APM can implemen t one 25*18 -bit multiplier or two 12*9 - bit \nmultipliers, support pre-add function, support signed operation; can realize one 48 - bit or two 24 -\nbit add / subtract / accumulate operations. The APM of the Titan2 FPGA  supports cascading, enabling \nfilter and high bit-width multiplier applications. The main features of APM are as follows: \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  9  / 58 \n  \n➢ Signed multiplier 25*18 bits; unsigned multiplication is achie ved by assign ing 0 to the high bit \n➢ All calculations and outpu t results are signed numbers, including the sign bit \n➢ Supports one 48-bit add/subtract/accumulate operation or two 24-bit operations \n➢ Pre-add is 25 bits \n➢ Independently sele ctable CE and RST \n➢ Support input cascade \n➢ Support outpu t cascade \n➢ Control/Data Signal Pipelining \n➢ Support dynamic m ode switching \n➢ Support rounding function \nFor detailed APM f eatures and usage methods, please refer to "UG050003_Titan2 Series FPGA \nArithmetic Processin g Module (APM ) User Guide". \n \n1.3.4.  Input/Output \n \n➢ IOB \nThe I/O of the Titan2 FPGA is distributed according to banks, and each bank is powere d by an \nindependent I/O power supply. There are two types of IOBs, name ly HR IOB and HP IOB. HR IOB \nsupports 1.2V~3.3V voltage range; HP IOB supports 1.2V~1.8V voltage range to adapt to different \napplication scenarios. All user I/Os are bidirectional and include IBUF, OBUF, and tri-state contr ol \nTBUF. Titan2 FPGA\'s  IOB is powerf ul and can flexibly config ure interface standards, output drive \nstrength, slew  rate, input hysteresis, etc. For detailed IO features and usage methods, please refer to \n"UG050006_Titan2 Series FPGA Input Output Interface (IO) User Guide". \n➢ IOL \nThe IOL module  is locat ed betwe en the IOB and the Core, and manages the signals to be input \nto and outpu t from the FPGA  Core. \nIOL supports various high-speed interfaces.  In addition to supporting data direct  input and \noutput and IO registe r input and output modes, it also supports the following functions: \n⚫  ISERD ES: For high-speed interface, it supports input Dese rializer of 1:2, 1:4, 1:7, 1:8, etc. \n⚫ OSERDES: For high-speed interfaces,  it supports 2:1, 4:1, 7:1, 8:1 and other output Serial izers. \n⚫ TSERDES: support 2:1; 4:1; 8:1 \n⚫ Built-in IO delay function, you can adjust the input/output delay dynamically/statically. \nFor detailed IO features and usage methods, please  refer to "UG050006_Titan2 Serie s FPGA Input \nOutput Interface (IO) User Guide".". \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  10  / 58 \n  \n \n1.3.5.  ADC  \nTitan2 FPGA integra tes a dual-core analog-to-digital converter (Dual core ADC) with a resolution \nof 12 bits and a sampling rate of 1 MSPS. Each  ADC has 12 pairs of differential channels, of w hich 11 \npairs of analog input pins are multiplexed  with GPIO, and the other pair uses dedicated analog input \npins. The scanning mode of the 12 pairs of channels is completely contr olled by the FPGA  flexib ly, \nand the user can decide through the logic user to finally share the ADC samp ling rate of 1MSPS by \nsevera l pairs of channels. \nThe ADC provides on-chip voltage and temperature monitoring. VCC, VCCA, and VCC_DRM can \nbe detected; see Table 6-1 for detailed characteristic param eters. For detailed use of ADC, please \nrefer to "UG050009_Titan2 Series FPGA  Analog-to-Digital Conversio n Module (ADC) User Guide". \n1.3.6.  Clock \nTitan2 series products include three types of clocks, namely Global Clock, Region al Clock and I/O Clock. \nThe global clock provides the clock for the synchronous logic units of each node of the chip. The glob al \nclock can be used as a synchronous clock for synchronous logic units in different clock region s. Region al \nclocks provide clocks to synch ronous logic cells within a single clock region to which they belong. Two clock \nregion s adjacent to the top and bottom can be driven synchronously. The I/O Clock provides a synchronous \nclock for I/O high-speed data. \nIn order to mee t the user\'s needs for frequency change and phase adjustment, Titan2 series products \nalso provid e a wealth of PLL resources,  GPLL provides more frequency division and functions than PPLL, \nand PPLL can provide clock for DDR, etc. Taking PG2T390H as an examp le, the overall clock resources of \nthe chip are as follows: \n➢ There are 32 glob al clocks, of which 16 global clocks come from the clocks in the upper half of the chip, \nand the other 16 global clocks come from the clocks in the lower half of the chip. The 32 global clocks \ncan be sent to each clock region;  \n➢ In addition to the 4 clock regions where HSST is located, each clock region has 4 regio nal clock buffers \n(RCKB, Region  Clock Buffer), a total of 40 regional clocks; \n➢ Each  area has 12 horizontal clock buffers (HCKB, Horizontal Clock Buffer), a total of 168 horizontal \nclocks; \n➢ Each  IO BANK has 4 I/O clock buffers (IOCKB, IO Clock Buffer), a total of 40 I/O clocks.  \nFor the detailed features and usage  of the clock, please refer to "UG050004_Titan2 Series FPGA Clock \nResou rces (Clock) User Guide". \n \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  11  / 58 \n  \n1.3.7.  Configuration \nConfiguration is the process of programmin g the FPGA. T itan2 FPGA uses SRAM  cells to store \nconfiguration data, which needs to be reconfigured after each power-on; configuration data can be \nactively o btained by the chip from external flash, or downloaded to the chip through an external \nprocesso r/controller. \nTitan2 FPGA supports multiple configuration modes, including JTAG mode, Master SPI mode, \nSlave Parallel mode, and Slave Serial mode. The configuration-related functions of the Titan2 FPGA \nare describ ed below: \n➢ JTAG mode, compliant with IEEE 1149.1, IEEE  1149.6 standards \n➢ Master SPI mode, support data bit width 1/2/4/8 bits \n➢ Slave Parallel mode, support data bit width 8/16/32 bits \n➢ Slave Serial Mode \n➢ Support configu ration data stream compression, which can effectively r educe the size of the \nbit stream, save storage space and programmi ng time \n➢ Configure data stream encryption to prevent malicious plagia rism and effectively p rotect \ncustomer design intellectual property \n➢ Support SHA-3 digest, RSA-2048 authentication, AES256-GCM self-authentication to digitally \nsign bit stream \n➢ The key storage method supports eFuse and battery-powered RAM (BB-RAM ) key storage, \nwhere BB-RAM  can provide chip-level secur ity protection \n➢ Support secur ity protection technology to prevent reverse bit stream reading \n➢ Support JTAG secur ity managem ent, can permanently disable the JTAG function \n➢ Support anti-DPA attack to prevent the encryption key from being crack ed by hackers \n➢ Support SEU 1-bit error correction and 2-bit error detection, SEU is not 100% coverage,  see \n"UG042001_SEU_ IP" for specific coverage  \n➢ Support watchdog timeo ut detection function \n➢ In main  SPI mode, support configu ration bit stream versio n fallback function \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  12  / 58 \n  \n➢ Support UID function \nFor the power supply requirem ents, detailed features and usage  metho ds in different \nconfiguration modes, please refer to "UG050005_Titan2 Series FPGA Configuration (Configu ration) \nUser Guide". \n1.3.8.  High Speed  Serial Trans ceiver HSSTHP \nHSSTHP is a high-speed serial interface module built into the Titan 2 family of products with data rates \nup to 12.5Gbps. In addition to PMA, HSSTHP integra tes rich PCS functions, which can be flexib ly applied to \nvario us seria l protocol standards. Each  HSSTHP supports one to four full-duplex transceiver  lanes. Key \nfeatures of HSST HP include: \n➢ Supported data rate: 0.6Gbps-12.5Gbps \n➢ Flexible reference clock selection \n➢ The data rate of transmit  channel and receive channel can be configured independently \n➢ Programma ble outp ut swing and de-emphasis \n➢ Receiver  adaptive equalizer \n➢ PMA Tx/Rx supports spread spectrum \n➢ Data channel supports 8bit only, 10bit only, 8b10b 8bit, 16bit only, 20bit only, 8b10b 16bit, 32bit only, \n40bit only, 8b10 b 32bit, 64bit only, 80bit only, 8b10b 64bit, 64b66b/6 4b67b 16bit, 32b66b/64b67b \n128b13 0b and other modes. \n➢ Flexible configurable PCS, can support PCI Express GEN 1/2/3, XAUI, Giga bit Ethernet, CPRI, SRIO and \nother protocols  \n➢ Flexible byte boundary alignment function \n➢ Support Rx Clock Slip function to ensure fixed receive delay \n➢ Support protocol  standard 8b10b, 64b66 b/64b67b, 128b130b encoding and decod ing \n➢ Flexible CTC solution \n➢ Support x2 and x4 channel bonding \n➢ The configuration o f HSSTHP supports dynamic m odification \n➢ Near-end loopback and far-end loopba ck modes \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  13  / 58 \n  \n➢ Built-in PRBS function \nFor detailed features and usage of HSSTHP, please refer to "UG050008_Titan2 Series FPGA High Speed \nSerial Transceiver  (HSSTHP) User Guide" \n \n1.4. Titan2 series FPGA reference materials \nSection 1.3 briefly descri bes each module  of Titan2 FPGA, as well as the clock and configuration \nsystem. For detailed information about the correspondin g modules, please refer to the Titan2 FPGA -\nrelated user guide documen ts, as shown  in the table below.. \nTable 1-3 Titan2 Series FPGA User Guide Documentation \nDocument \nnumber File name Document content \nUG050001 Titan2 Series FPGA Configurable Logic \nModule ( CLM ) User Guide Titan2 series FPGA configurable logic module function description \nUG050002 Titan2 Series FPGA Dedicated RAM \nModule (DRM ) User Guide Titan2 series FPGA dedicated RAM module function description \nUG050003 Titan2 Series FPGA Arithmetic Processing \nModule (APM ) User\'s Guide Titan2 series FPGA arithmetic processing module function \ndescription \n \nUG050004  Titan2 Series FPGA Clock Resources \n(Clock ) User Guide Titan2 series FPGA clock resources , including PLL functions with \nusage description \n \nUG050005 Titan2 Series FPGA Configuration \n(configuration ) User Guide Titan2 series FPGA configuration interface, configuration mode, \nconfiguration description of process etc. \nUG050006 Titan2 Series FPGA Input Output Interface \n( IO ) User Guide Titan2 series FPGA input and output interface function description \nUG050007 GTP User Guide for Titan2 Series Products Titan2 series FPGA GTP function description and usage guide \n \nUG050008 Titan2 Series FPGA High Speed Serial \nTransceiver (HSSTHP) User Guide Titan2 Series FPGA High Speed Serial Transceivers ( HSSTHP ) function \ndescription \nUG050009 Titan2 Series FPGA Analog-to-Digital \nConversion Module ( ADC ) User Guide Titan2 series FPGA analog-to-digital converter function description \nUG050012 Titan2 Single Board Hardware Design \nGuide Titan2 Single Board Hardware Design Guide \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  14  / 58 \n  \n \n \n \n1.5. Titan2 Series FPGA Ordering Information \n1-1 shows the content and meaning of the seria l numbers of the Titan2 series FPGA product \nmodels. \n \nExample: PG2T  390       H        - 6 I        FFBG 900 \n \nProduct Series: \nPG2T-Titan2 ser ies \nLogic al capacity: \n390- 390K  \nPackage  \ntemp erature ra nge:  \nNumber of pins \n \nH -HSST  \n \nSpeed \n5 : Low \n6 : Medium \n7 : High C = Commercial(T j) = 0 to +85 \nI = Industrial(T j) = -40 to +100 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  15  / 58 \n  \nFigure 1-1 The content and meaning of the serial number of the Titan2 series FPGA product model \n \n \n2. Workin g conditions \n2.1. Device Absolute Limit Voltage \n \nTable 2-1 Device Maximum Absolute Voltage Value \nName Minimum Maximum value Unit Description \nVREF - 0.5 2.0 V Input reference voltage \nVCCB  - 0.5 2.0 V Key memory backup battery power supply \nvoltage \nVCC - 0.5 1.1 V Core logic power supply voltage \nVCC_HP - 0.5 1.1 V HP IO logic power supply voltage \nVCCA  - 0.5 2.0 V Auxiliary power supply voltage \nVCCIO - 0.5 3.6 V Supply voltage for output driver power supply \n(HR I/O) \n- 0.5 2.0 V Supply voltage for output driver power supply \n(HP I/O) \nVCC_DRM - 0.5 1.1 V DRM power supply voltage \nVCCA_IO_G0 - 0.5 2.06 V HP IO dedicated analog power supply \n \nVIN - 0.3 VCCIO+0.45 V I/O input voltage \n- 0.3 2.525 V VCCIO is 3.3V , VREF or differential I/O standard \nI/O input voltage, except TMDS_33 standard \nNote: Exceeding the above limit ratings may cause permanent damage to the device. Exposure to absolute \nmaximum rating conditions for extended periods of time may affect device reliability. \n2.2. Device Recommended Operating Conditions \nTable 2-2 Recommended working conditions \nName Minimum Typical \nvalue Maximum \nvalue Unit Description \nVCCB 1.0 - - 1.89 V Key memory backup battery power supply \nvoltage \nVCC (1) 0.97 1.0 1.03 V Core supply voltage \nVCC_HP (1) 0.97 1.0 1.03 V HP IO supply voltage \nVCCA (2) 1.71 1.8 1.89 V Auxiliary power supply voltage \nVCCIO 1.14 - - 3.465 V Supply voltage for output driver power \nsupply (HR I/O) \n1.14 - - 1.89 V Supply voltage for output driver power \nsupply (HP I/O) \nVCC_DRM (1) 0.97 1.0 1.03 V DRM power supply voltage \n \nVCCA_IO_G0 (2)  \n1.71  \n1.8  \n1.89 V HP IO Dedicated ana log power sup ply ( \nwhen voltage is set to 1.8V) \n \n1.94  \n2.0  \n2.06 V HP IO Dedicated ana log power sup ply \n(when voltage is set to 2.0V) \n- 0.2 - - V CCIO +0.2 V I/O Input voltage \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  16  / 58 \n  \n \nVIN - 0.2 - - 2.5 V When VCCIO is 3.3V, VREF or I/O input voltage \nof differential I/O standard, except \nTMDS_33 standard \n \nIIN  \n- -  \n- -  \n10  \nmA The maximum current allowed to flow \nthrough the forward-biased clamp diode of \nany PIN in a powered or unpowered Bank \n \nNotes: 1.  V CC /V CC_HP and V CC_DRM can be connected to the same  1.0V power supply at the board level . \n2. V CCA and V CCA_IO_G0 can be connected to the same  1.8V power supply at the board level . \n3. All v oltages are relative to ground. \n4. For power-related design, please refer to " UG05001 2_Titan2 Board Hardware Des ign Guide". \n5. V CCIO voltage V CC should be with in 1.2V , 1.35V , 1.5V , 1.8V , 2.5V and 3.3V and ± 5% of each voltage, where 2.5V and \n3.3V  HR only I/O support. \n6. V CCB is only used when the bitstream is  encrypted, and V CCB is grou nded or V CCA when the key function is not used . \n \n2.3. DC Characteristics at Recommended  Device Operating Conditions \nTable 2- 3 DC characteristics under recommended operating conditions \nName Min Typical \n(1) Max Description \nVDRVCC 0.75V - - - - V CC The configuration data hold voltage \nVDRVCCA 1.5V - - - - V CCA The configuration data hold voltage \nIL - - - - 60uA pin input or output leakage current \nI REF - - - - 60uA VREF _ pin leakage current \nIPU2 90uA - - 390uA PAD pull-up current (V IN =0 ; V CCIO =3.3V) \n68uA - - 370uA PAD pull-up current (V IN =0 ; V CCIO =2.5V) \n34uA - - 300uA PAD pull-up current (V IN =0 ; V CCIO =1.8V) \n23uA - - 200uA PAD pull-up current (V IN =0 ; V CCIO =1.5V) \n12uA - - 150uA PAD pull-up current (V IN =0 ; V CCIO =1.2V) \nIPD 68uA - - 330uA PAD pull-down  current (V IN =3.3V) \n45uA - - 300uA PAD pull-down  current (V IN =1.8V) \nICCADC - - - - 25mA ADC power up mode current \nI VCCB (3)\n - - - - 150nA V CCB supply current \n \nR INTERM 22 40 65 Thevenin equivalen t resist ance of the \nprogramma ble input terminal at VCCIO/2 voltage. \n(when set to 40Ω) \n28 50 75 Thevenin equivalen t resist ance of the programm able \ninput terminal at VCCIO/2 voltage. (when set to 50Ω) \n 35 60 95 Thevenin equivalen t resist ance of the programm able \ninput terminal at VCCIO/2 voltage. (when set to 60Ω) \n(4) \nC IN - - - - 16pF  Package Pin Input Capacitance \nn - - 0.9988  - - Ideality Factor for Temperature Diodes \nr - - 2.5Ω  - - Serial Resistance of Temperature Diodes \n \nNotes: 1. Typical values refer to atmospheric pressure, 25 ℃ \n2. Three temperature positive and negative bias 3% \n3. maximum value here refers to the maximum value at 25 °C. \n4. The capacitance value refers to the capacitance value of the die and the package \n \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  17  / 58 \n  \n2.4. Maximum allowable overshoot and undershoot voltage at V IN \nTable 2-4 HR I/O Maximum allowable overshoot and undershoot voltage at V IN \nOvershoot Voltage ( V ) %UI  ( -40 ℃ ~100 \n℃ ) Undershoot \nVoltage ( V ) %UI  ( -40 ℃ ~100 ℃ ) \n \n \nV CCIO + 0.45  \n \n100 - 0.30 100 \n- 0.35 55.50 \n- 0.40 23.20 \n- 0.45 9.90 \nV CCIO + 0.5 42 - 0.50 4.30 \nV CCIO + 0.55 19.08 - 0.55 1.89 \nV CCIO + 0.6 8.77 - 0.60 0.84 \nV CCIO + 0.65 4.10 - 0.65 0.38 \nV CCIO + 0.7 1.90 - 0.70 0.18 \nV CCIO + 0.75 0.91 - 0.75 0.08 \nV CCIO + 0.80 0.44 - 0.80 0.04 \nV CCIO + 0.85 0.21 - 0.85 0.01 \nNotes: 1. The max imum current per bank does not exceed 200mA  . \n2. Overshoot or undershoot peak voltage, and at Vcco + 0.20  v above or gnd-0.20  v The following durations shall not exceed the \nvalues in this table. \n \nTable 2- 5 HP I/O Maximum allowable overshoot and undershoot voltage at VIN \nOvershoot Voltage ( V ) %UI ( -40 ℃ ~100 \n℃ ) Undershoot \nVoltage ( V ) %UI ( -40 ℃ ~100 ℃ ) \nV CCIO + 0.45 100 - 0.45 100 \nV CCIO + 0.50 64.35 - 0.50 67.96 \nV CCIO + 0.55 44.69 - 0.55 41.69 \nV CCIO + 0.60 33.02 - 0.60 26.05 \nV CCIO + 0.65 25.28 - 0.65 14.92 \nV CCIO + 0.70 19.49 - 0.70 7.56 \nV CCIO + 0.75 14.47 - 0.75 3.74 \nV CCIO + 0.80 10.42 - 0.80 2.34 \nV CCIO + 0.85 7.71 - 0.85 1.67 \nV CCIO + 0.90 5.85 - 0.90 1.29 \nV CCIO + 0.95 4.58 - 0.95 1.04 \n \nNotes: 1. The maxi mum current per bank does not exceed 200m A . \n2. Overshoot or undershoot peak voltage, and at Vcco + 0.20 v or gnd-0.20 v  The follo wing durations shall not \nexceed the values in this table. \n \n \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  18  / 58 \n  \n2.5. Quiescent Current \nTable 2-6 Quiescent Current \nSymbol Device Typical value (1) Max (2) Description \nICCQ_ PG2T390H 1665mA 4A V CC quiescent current \nICC_DRMQ _ PG2T390H 30mA 75mA V CC_DRM quiescent current \nICCIOQ  PG2T390H 40mA 50mA V CCIO quiesce nt current \nICCAQ PG2T390H 375mA 1.5A V CCA quiescent current \nICCA_IOQ _ PG2T390H 1mA 2mA V CCA_IO_G0 quiescent current \nNotes: 1. Typical values refer to constant voltage, 85 °C junction temperature and all single-ended I/Os  ; devices in blank \nconfiguration with no output current load, no input pull-up resistors, all I/Os  in tri-state and floating condition The \ncurrent value obtained from t he test below.  \n2. Maximum value refers to normal voltage, junction temperature of 100 degrees and all single-ended I/O ; the \ndevice in blank configuration and no output current load, no input pull-up resistor, all I/Os  are in tri-state and the current \nvalue obtained by the floa ting test . \n3. For static power evaluation under other specific conditions, please use the power evaluation tool integrated  in the MCT. \n \n2.6. Power up ramp-up time \nTable 2-7 Power up ramp-up time \nSymbol Minimum Maximum \nvalue Unit Description \nT VCC  0.2 50 ms V CC from GND Rise to 90% V CC time \nT VCC_DRM 0.2 50 ms V CC_DRM from GND Rise to 90% V CC_DRM time \nT VCCIO 0.2 50 ms V CCIO from GND Rise to 90% V CCIO time \nT VCCA  0.2 50 ms V CCA from GND Rise to 90% V CCA time \nT VCCIO2VCCA - 100 ms V CCIO - V CCA >2V time \nT HSSTAVCC 0.2 50 ms HSSTAVCC from GND Rise to 90%HSS TAVCC time \nT HSSTAVCCPLL  \n0.2  \n50  \nms HSSTAVCCPLL from GND up to \n90%HSS TAVCCPLL time \nT HSSTVCCA 0.2 50 ms HSSTVCCA from GND Rise to 90%HSS TVCCA time \n \n \n2.7. Minimum current required to start \nTable 2-8 Minimum current required to start \nSymbol Device Minimum Unit Description \nI CCMIN PG2T390H I CCQ +1000 mA V CC Minimum current for power-up \nI CC_DRMMIN PG2T390H I CC_DRMQ +50 mA V CC_DRM Minimum current for power-up \nI CCIOMIN PG2T390H I CCIOQ +50 mA V CCIO Minimum current at power-up (per bank ) \nI CCAMIN PG2T390H ICCAQ +80 _ mA V CCA Minimum current for power-up \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  19  / 58 \n  \n \n \n2.8. ESD ( HBM , CDM ), Latch Up indicator \nTable 2-9 ESD , Latch-Up indicators \nSymbol Value Unit Description \nHBM_IO  \n±900  \nV All I/O and  power IO except configuration power IO \n(VCCIO_CF G) and  configuration dedicated in put I/O \nHBM_CFG ±400 V Configure the power supply V CCIO_CFG and configure dedi cated \ninputs I/O \nCDM_IO ±3 00 V All I/O exc ept HSST dedicated IO \nCDM_SERDES ±200 V HSST Dedi cated IO \nLatch- up ±100 mA Curr ent injection method \nFor detailed I/O classificatio n, please refer to "PK05 001_PG2T390H_F FBG900" \n2.9. eFUSE programming conditions \nTable 2-10 eFUSE programming conditions \nSymbol Minimum Maximum \nvalue Unit Description \nI eFUSE  188 mA eFUSE V CCA required for programming \ncurrent \nT j 15 100 °C  \n \n3. DC characteristics under typical operating conditions \n3.2. Power on and power off \n3.2.1.  Power-on and power-off requirements \n(1) VCC must preced e VCCA at power-on, VCCA is not allowed to precede VCC, and VCC is not earlier than VCCA \nat power-off.  \n(2) When VCCIO is powered on before VCCA or VCCA is powered off before VCCIO, the duration of (V CCIO-\nVCCA)>2V must be less than 100 millisecon ds. \nNote: It is forbidden to power on V CCIO and VCCA when VCC is not powered on, and it is prohibited that \nVCCIO and VCCA are powered on after VCC is powered off, otherwise the device may be damaged . \n \n3.2.2.  Logic power-on and power-off sequence \n(1) The power-up sequence to ensure that the I/Os are tri-stated during power-up while reaching the \nminimum power-up current: \nVCC/VCC_HP, VCC_DRM, VCCA/VCCA_IO_G0, VCCIO. \n(2) The recom mended powe r-off sequence is the reverse of the power-on se quence. \n(3) The recom mended powe r-on sequence is shown  in Figure 3-1. According to the power -on sequence \nof (1), each power supply volt age must satisfy VCC/VCC_HP ≥ VCC_DRM ≥ VCCA/VCCA_IO_G0  ≥ \nVCCIO before reaching the typical voltage value. \n(4) The recom mended powe r-off sequence is shown in Figure 3-2. According to the power -off sequence \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  20  / 58 \n  \nof (2), each power supply volt age must mee t the requireme nts before  power-off to zero voltage.  \nV CCIO ≤ V CCA /V CCA_IO_G0 ≤ V CC_DRM ≤ V CC /V CC_HP . \n \n   1  V CC /V CC_HP \nVoltage 2 V CC_DRM \n \nV CCIO  3 V CCA /V \nCCA_IO_G0 4 V CCIO  \n \n \n \n4 \n \n \n \nV CCA /V CCA_IO_G0 \n \n \n3 \n \nV CC /V CC_HP /V CC_DRM \n \n \n \n \n \n0  t1  t2  t3 \n \nFigure 3-1 Power-on sequence diagram Power up time \n \nVoltage \n \nV CCIO  \n \n4 \n \n \n \n \n \n \nV CCA /V CCA_IO_G0  \n1  V CC /V CC_HP \n3  VCCA /VCCA_IOG0  \n \n2  V CC_DRM \nV CCIO\n3 \n \n \nV CC /V CC_HP /V CC_DRM \n2  1 \n \n \n \n \n0  t1  t2  t3 Power off time  \n \n \n1 2 \nFigure 3-2 Power-off timing diagram \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  21  / 58 \n  \n \n \n \n \n3.2.3.  HSST power supply power-on and power-off sequence \nAfter the initialization is completed  (after the INIT_FLAG_ N signal is pulled high), then power on the \nHSST. The recommended power-on sequence is shown  in Figure 3-3 . \nEnsure the minimum current during the power -on process; if the recommended power -on \nsequence is not followed, HSSTAVCC may have a maximu m current of 1200mA before the \nINIT_FLAG_N  signal is pulled high. \n \n \n \n \n \nFigure 3-3 HSST power-up sequence \n \n3.2.4.  Overall power-on and power-off sequence \n \n（1） It is recommended that the overall power-on sequence be logically powered on first ( see Fig. 3-1 ) \nPower on the HSST power supply ( see Figure 3-3 for details ) . \n（2） The recommended power-off sequence is the opposite of the recommended power-on sequence. \nSimultaneous power-off can be supported, but the hot-plug function is not guaranteed. \n \n \n3.2.5.  Power-on and power-off requirements that support hot swap \n(1) Hot Swap Specifications \n \n \n \n \n \nTable 3-1 Hot Swap Specifications \nHSSTAVCCPLL \n \n \n \n \n \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  22  / 58 \n  \nSymbol Parameter Description Maximum value \nIDK _ ( DC ) DC Current , per I/O 1mA \nIDK _ ( AC ) AC Current , per I/O 1mA \n \n(2) 3.1.2 Power-on a nd power -off requirem ents must be met. \n(3) The value of the pull-up resist or in the I2C b us usage scenario should be 1K~2K . \n(4) BANK HR of L1 , L2 , L3 , L6 , L7 I/O supports hot-pluggin g, other IOs do not support hot-plugging. \n(5) For the specific hot-plug situation, see the hot-plug report. \n3.2. IO input and output DC characteristics (I/O Input  & Output DC) \n3.2.1.  HR I/O DC Characteristics \nHR BANK single-ended I/O level standard input and output voltage ranges are as follows \n \nTable 3-2 HR BANK single-ended I O level standard input and output voltage range \nStandard V ( 1 ) \nIL V IH ( 2 )  \nV  ( 3 ) Max (v) OL VOH ( 4 ) _ Min \n(v) IOL \n_ \n(mA) I OH \n(mA) Min(v) Max(v) Min(v) Max(v) \nPCI33 - 0.3 0.3V CCIO 0. 5V CCIO V CCIO \n+0.5 0.1V CCIO 0.9V CCIO 1.5 - 0.5 \n \nLVCMOS33  \n- 0.3  \n0.8  \n2.0  \n3.465  \n0.4  \nV CCIO - 0.4 4 \n8 \n12 \n16 - 4 \n- 8 \n- \n12 \n- \n16 \n \nLVTTL33  \n- 0.3  \n0.8  \n2.0  \n3.465  \n0.4  \n2.4 4 \n8 \n12 \n16 \ntwen\nty \nfour - 4 \n- 8 \n- \n12 \n- \n16 \n- \n24 \n \nLVCMOS25  \n- 0.3  \n0.7  \n1.7  \nV CCIO \n+0.3  \n0.4  \nV CCIO - 0.4 4 \n8 \n12 \n16 - 4 \n- 8 \n- \n12 \n- \n16 \n \nLVCMOS18  \n- 0.3  \n0.35V CCIO  \n0.65V CCIO  \nV CCIO \n+0.3  \n0.45  \nV CCIO - 0.45 4 \n8 \n12 \n16 \ntwen\nty \nfour - 4 \n- 8 \n- \n12 \n- \n16 \n- \n24 \n \nLVCMOS15  \n- 0.3  \n0.35V CCIO  \n0.65V CCIO  \nV CCIO \n+0.3  \n0.4  \nV CCIO - 0.4 4 \n8 \n12 \n16 - 4 \n- 8 \n12 \n16 \n \nLVCMOS12  \n- 0.3  \n0.35V CCIO  \n0.65V CCIO  \nV CCIO \n+0.3  \n0.4  \nV CCIO - 0.4 4 \n8 \n12 - 4 \n- 8 \n- \n12 \nSSTL18_I - 0.3 Vref - Vref+0.125 V CCIO 0.5V CCIO - 0.47 0.5V CCIO +0.47 8 - 8 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  23  / 58 \n  \n0.125 +0.3 \nSSTL18_II - 0.3 Vref - \n0.125 Vref+0.125 V CCIO \n+0.3 0.5V CCIO - 0.6 0.5V CCIO +0.6 13.4 - 13.4 \nSSTL15_I - 0.3 Vref- 0.10 Vref+0.10 V CCIO \n+0.3 0.5V CCIO - \n0.175 0.5V CCIO \n+0.175 8.9 - 8.9 \nSSTL15_II - 0.3 Vref- 0.10 Vref+0.10 V CCIO \n+0.3 0.5V CCIO - \n0.175 0.5V CCIO \n+0.175 13 - 13 \nHSUL12 - 0.3 Vref- 0.13 Vref+0.13 V CCIO \n+0.3 0.2V CCIO 0.8V CCIO 0.1 - 0.1 \nHSTL18_I - 0.3 Vref- 0.1 Vref+0.1 V CCIO \n+0.3 0.40 V CCIO - 0.40 8 - 8 \nHSTL18_II - 0.3 Vref- 0.1 Vref+0.1 V CCIO \n+0.3 0.40 V CCIO - 0.40 16 - 16 \nHSTL15_I - 0.3 Vref- 0.1 Vref+0.1 V CCIO \n+0.3 0.40 V CCIO - 0.40 8 - 8 \nHSTL15_II - 0.3 Vref- 0.1 Vref+0.1 V CCIO \n+0.3 0.40 V CCIO - 0.40 16 - 16 \nSSTL135_I - 0.3 Vref- 0.1 Vref+0.1 V CCIO \n+0.3 0.5V CCIO - 0.15 0.5V CCIO +0.15 8.9 - 8.9 \nSSTL135_II - 0.3 Vref- 0.1 Vref+0.1 V CCIO \n+0.3 0.5V CCIO - 0.15 0.5V CCIO +0.15 13 - 13 \nLPDDR - 0.3 0.2V CCIO 0.8V CCIO V CCIO \n+0.3 0.1V CCIO 0.9V CCIO 0.1 - 0.1 \nNotes: 1. V IL is the input voltage that is single-ended and recognized as a low level. \n2. V IH is the input voltage that is single-ended and recognized as a high level . \n3. V OL is the voltage of the single-ended low-level output. \n4. V OH is the voltage of the single-ended high-level output. \n \nThe standard input and output voltage ranges of differen tial I/O levels are as follows:\nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  24  / 58 \n  \nTable 3-3 Parameter requirements of HR BANK differential input and output standards  \n \nI/O Standard Vicm ( 1 ) (V) Vid ( 2 ) (V) Vocm ( 3 ) (V) Vod ( 4 ) (V) \nMin Typ Max Min Typ Max Min Typ Max Min Typ Max \nLVDS 1.0 1.2 1.425 0.1 0.35 0.6 1 1.25 1.425 0.25 0.35 0.6 \nBLVDS 0.3 1.2 1.425 0.1 – – – 1.25 – – \nMINI_LVDS 0.3 1.2 V CCA_IO_G0 0.2 0.4 0.6 1 1.2 1.4 0.3 0.40 0.6 \nPPDS 0.2 0.9 V CCA_IO_G0 0.1 0.25 0.4 0.5 1.0 1.4 0.1 0.3 0.45 \nRSDS 0.3 0.9 1.5 0.1 0.35 0.6 1 1.2 1.4 0.1 0.35 0.6 \nTMDS 2.7 2.965 3.23 0.15 0.675 1.2 V CCIO -\n0.405 V CCIO - 0.3 V CCIO - \n0.19 0.4 0.6 0.8 \nNotes: 1. Vicm is the input common mode voltage. \n2. Vid is the input differential mode voltage. \n3. Vocm is the output common mode voltage. \n4. Vod is the output differential mode voltage. \nTable 3-4 Parameter requirements for HR BANK differential input and output standards \n \nI/O \nstandard  \nVid(V) Vicm ( V)  \nV OL (V)  \nVOH (V ) IOL _ \n( mA ) I OH \n( mA ) \nmin min typ max max min max min \nHSUL12D 0.1 0.3 0.6 0.85 0.2V CCIO 0.8V CCIO 0.1 - 0.1 \nSSTL135D_I 0.1 0.3 0.675  1 0.5V CCIO - 0.15 0.5V CCIO +0.15 8.9 - 8.9 \nSSTL135D_II 0.1 0.3 0.675  1 0.5V CCIO - 0.15 0.5V CCIO +0.15 13 - 13 \nHSTL15D_I 0.1 0.3 0.75 1.125  0.4 V CCIO - 0.4 8 - 8 \nHSTL15D_II 0.1 0.3 0.75 1.125  0.4 V CCIO - 0.4 16 - 16 \nHSTL18D_I 0.1 0.3 0.9 1.425  0.4 V CCIO - 0.4 8 - 8 \nHSTL18D_II 0.1 0.3 0.9 1.425  0.4 V CCIO - 0.4 16 - 16 \nLPDDRD 0.1 0.3 0.9 1.425  0.1V CCIO 0.9V CCIO 0.1 - 0.1 \nSSTL15D_I 0.1 0.3 0.75 1.125  0.5V CCIO - 0.175 0.5V CCIO +0.175 0.89 -0.89 \nSSTL15D_II 0.1 0.3 0.75 1.125  0.5V CCIO - 0.175 0.5V CCIO +0.175 13 - 13 \nSSTL18D_I 0.1 0.3 0.9 1.425  0.5V CCIO - 0.47 0.5V CCIO +0.47 8 - 8 \nSSTL18D_II 0.1 0.3 0.9 1.425  0.5V CCIO - 0.6 0.5V CCIO +0.6 13.4 -13.4 \n \n \n3.2.2.  HP I/O DC Characteristics \nHP BANK single-ended I/O level standard input and output voltage ranges are as follows \nTable 3- 5 HP BANK single-ended I O level standard input and output voltage range \nStandard VIL V IH  \nVOL  Max (v)  \nVOH  Min (v) IOL _ \n(mA) I OH \n(mA) Min (v) Max (v) Min (v) Max (v) \nLVCMOS18 - 0.3 0.35V CCIO 0.65V CCIO V CCIO +0.3 0.45 V CCIO - 0.45 2 \n4 - 2 \n- 4 \n       6 - 6 \n       8 - 8 \n       12 - 12 \n       16 - 16 \nLVCMOS15 - 0.3 0.35V CCIO 0.65V CCIO V CCIO +0.3 0.4 V CCIO - 0.4 2 \n4 - 2 \n- 4 \n       6 - 6 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  25  / 58 \n  \n \nstandard VI\nL _ V IH  \nVOL _ Max (v)  \nVOH _ Min (v) IOL \n_ \n(mA) I OH \n(mA) Min (v) Max (v) Min (v) Max (v) \n       8 - 8 \n12 - 12 \n16 - 16 \nLVCMOS12 - 0.3 0.35V CCIO 0.65V CCIO V CCIO +0.3 0.4 V CCIO - 0.4 2 \n4 - 2 \n- 4 \n       6 - 6 \n       8 - 8 \nSSTL18_I - 0.3 Vref - \n0.125 Vref+0.125 V CCIO +0.3 0.5V CCIO - 0.47 0.5V CCIO +0.47 8 - 8 \nSSTL18_II - 0.3 Vref - \n0.125 Vref+0.125 V CCIO +0.3 0.5V CCIO - 0.55 0.5V CCIO +0.55 13.4 - 13.4 \nSSTL15_I - 0.3 Vref- 0.10 Vref+0.10 V CCIO +0.3 0.5V CCIO - 0.175 0.5V CCIO +0.175 8.9 - 8.9 \nSSTL15_II - 0.3 Vref- 0.10 Vref+0.10 V CCIO +0.3 0.5V CCIO - 0.175 0.5V CCIO +0.175 13 - 13 \nHSUL12 - 0.3 Vref- 0.13 Vref+0.13 V CCIO +0.3 0.2V CCIO 0.8V CCIO 0.1 - 0.1 \nHSTL18_I - 0.3 Vref- 0.1 Vref+0.1 V CCIO +0.3 0. 40 V CCIO - 0.40 8 - 8 \nHSTL18_II - 0.3 Vref- 0.1 Vref+0.1 V CCIO +0.3 0. 40 V CCIO - 0.40 16 - 16 \nHSTL15_I - 0.3 Vref- 0.1 Vref+0.1 V CCIO +0.3 0. 40 V CCIO - 0.40 8 - 8 \nHSTL15_II - 0.3 Vref- 0.1 Vref+0.1 V CCIO +0.3 0. 40 V CCIO - 0.40 16 - 16 \nSSTL135_I - 0.3 Vref- 0.1 Vref+0.1 V CCIO +0.3 0.5V CCIO - 0.15 0.5V CCIO +0.15 8.9 - 8.9 \nSSTL135_II - 0.3 Vref- 0.1 Vref+0.1 V CCIO +0.3 0.5V CCIO - 0.15 0.5V CCIO +0.15 13 - 13 \nPOD12 - 0.3 Vref - \n0.068 Vref+0.068 V CCIO +0.3 / / / / \nSSTL12 - 0.3 Vref- 0.1 Vref+0.1 V CCIO +0.3 0.5V CCIO - 0.15 0.5V CCIO +0.15 14.25 - \n14.25 \nHSTL_I_12 - 0.3 Vref- 0.1 Vref+0.1 V CCIO +0.3 25% V CCIO 75% V CCIO 6.3 - 6.3 \nHP BANK differential I/O level standard input and output voltage range is as follows \n \nTable 3- 6 HP BANK Parameter requirements for differential input and output standards \nI/O \nStandard Vicm(V) Vid(V) Vocm(V) Vod(V) \nMin Typ Max Min Typ Max Min Typ Max Min Typ Max \nLVDS 1.0 1.2 1.425  0.10 0.35 0.6 1.0 1.18 1.425  0.25 0.35 0.60 \n \n \nTable 3-7 HP Parameter requirements for BANK class differential input and output standards \n \nIO \nstandard  \nVid(V) Vicm ( V)  \nV OL (V)  \nVOH (V ) IOL _ \n( mA ) I OH \n( mA ) \nmin min typ max max min max min \nHSUL12D 0.1 0.3 0.6 0.85 0.2V CCIO 0.8V CCIO 0.1 - 0.1 \nSSTL135D_I 0.1 0.3 0.675  1 0.5V CCIO - \n0.15 0.5V CCIO +0.15 8.9 - 8.9 \nSSTL135D_II 0.1 0.3 0.675  1 0.5V CCIO - \n0.15 0.5V CCIO +0.15 13 - 13 \nHSTL15D_I 0.1 0.3 0.75 1.125  0.4 V CCIO - 0.4 8 - 8 \nHSTL15D_II 0.1 0.3 0.75 1.125  0.4 V CCIO - 0.4 16 - 16 \nHSTL18D_I 0.1 0.3 0.9 1.425  0.4 V CCIO - 0.4 8 - 8 \nHSTL18D_II 0.1 0.3 0.9 1.425  0.4 V CCIO - 0.4 16 - 16 \nSSTL15D_I 0.1 0.3 0.75 1.125  0.5V CCIO - \n0.175 0.5V CCIO +0.175 0.89 -0.89 \nSSTL15D_II 0.1 0.3 0.75 1.125  0.5V CCIO - \n0.175 0.5V CCIO +0.175 13 - 13 \nSSTL18D_I 0.1 0.3 0.9 1.425  0.5V CCIO - \n0.47 V CCIO +0.47 8 - 8 \nSSTL18D_II 0.1 0.3 0.9 1.425  0.5V CCIO - 0.6 V CCIO +0.6 13.4 -13.4 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  26  / 58 \n  \nPOD12D 0.16 0.76 0.84 0.92 / / / / \nSSTL12D 0.1 0.3 0.6 0.85 0.5V CCIO - \n0.15 0.5V CCIO +0.15 14.25  - 14.25  \n4. AC Characteristics under Typical Operating Conditions \nThis chapter mainly lists the AC ch aract eristics of each logic unit of the FPGA under typical  operat ing \nconditions. \n \n4.1. Configurable logic module CLM  ( Configurable Logic Module ) AC characteristic parameters \nTable 4- 1 CLM AC Characteristics \nName Delay time Unit Description \n- 5 - 6 - 7 \nlogic delay \nTitoy6 TBD 0.216  TBD ns,max LUT6 Input Ax/Bx /Cx/D x to Y0/Y1/Y2/Y3 delay \nTitoy7 TBD 0.436  TBD ns,max LUT6 Input Ax/Bx /Cx/D x to CR0/CR1 delay (LUT7) \nTitoy8 TBD 0.367  TBD ns,max LUT6 Input Ax/Bx /Cx/D x to CR2 delay to Y1 (LUT8) \nTitoya TBD 0.321  TBD ns,max LUTs input Ax Delay to CYA(CR0 ) \nTitoyb TBD 0.403  TBD ns,max LUTs input Bx Delay to CYB(CR1 ) \nTitoyc TBD 0.326  TBD ns,max LUTs input Cx Delay to CYC (CR2) \nTitoyd TBD 0.386  TBD ns,max LUTs input Dx Dela y to CYD(CR3) \nTcintocout TBD 0.092  TBD ns,max CIN input to COUT delay  \nTiming parameters \nTco TBD 0.198  TBD ns,max CLK Input relative to Q0/Q1/Q2/Q 3 TCO _ \nTctocr TBD 0.218  TBD ns,max CLK Input relative to CR0/CR1/CR2/CR3 TCO _ \nTsu/Thd TBD - 0.245/0.269 TBD ns,min Ax/Bx/ Cx/Dx  relative to DFF setup /hold \nTmck TBD - 0.245/0.269 TBD ns,min M relative to DFF setup /hold \nTceck TBD 0.231/ -0.066  TBD ns,min CE relative to DFF setup /hold \nTrsck TBD 0.231/ -0.065  TBD ns,min RS relative to DFF setup /hold \nDistributed RAM \nTiming parameters \nTramck2y TBD 0.430  TBD ns,max CLK -> Y0/Y1/Y2/Y3 mem read delay \nTramck2cr TBD 0.534  TBD ns,max CLK -> CR0/CR1/CR2/CR3 mem read delay \nTwe2ck TBD - 0.245/0.269 TBD ns,min CLK -> WE timing check, setup/hold \nTadr2ck TBD - 0.245/0.269 TBD ns,min CLK -> An address timing check, setup/hold \nTwd2ck TBD - 0.245/0.269 TBD ns,min CLK -> AD/BD /CD/ DD data timing \ncheck,s etup/hold \n \nNote: The timing parameters of specific usage scenarios are subject to the software timing report \n \n4.2. Dedicated RAM module DRM ( Dedicated  RAM Module ) AC characteristic parameters \nTable 4-2 DRM  Communication Features \nCategory Numerical value Unit AC characteristic parameter description \n- 5 - 6 - 7 \nT co_18K TBD 1.426  TBD ns,max CLKA/CLKB->QA/QB \n( output register disabled, 18K mode ) \nT co_18K_reg TBD 0.553  TBD ns,max CLKA/CLKB->QA/QB \n( output register enabled, 18K mode ) \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  27  / 58 \n  \nT co_36K TBD 1.426  TBD ns,max CLKA/CLKB->QA/QB \n( output register disabled, 36K mode ) \nT co_36K_reg TBD 0.553  TBD ns,max CLKA/CLKB->QA/QB \n( output register enabled, 36K mode ) \nT co_ecc TBD 1.585  TBD ns,max CLKB->QA/QB \n( output register disabled, ECC mode ) \nT co_ecc_reg TBD 0.652  TBD ns,max CLKB->QA/QB \n( output register enabled, ECC mode ) \nT co_ecc_err TBD 0.562  TBD ns,max CLKB->ECC_S/DBITERR \n( output register enabled, ECC mode ) \nT co_flag_full TBD 0.493  TBD ns,max CLKA->FULL(ALMOST_FULL) \n(18K/36K FIFO mode ) \nT co_flag_empty TBD 0.509  TBD ns,max CLKB->EMPTY(ALMOST_EMPTY) (18K/36K \nFIFO mode ) \nT co_ecc_parity TBD 0.542  TBD ns,max CLKA->ECC_PARITY \n(ECC enco ding mode ) \nT co_ecc_rdaddr TBD 0.570  TBD ns,max CLKA->ECC_RDADDR \n( output register disabled, ECC mode ) \nT co_ecc_rdaddr_reg TBD 0.597  TBD ns,max CLKA->ECC_RDADDR \n( output register enabled, ECC mode ) \nT su_18K_ad / T \nhd_18K_ad TBD 0.149/0.217 TBD ns,min Address input Setup/Hold time \n(18K mode ) \nT su_18K_d / T \nhd_18K_d TBD 0.184/0.1 TBD ns,min Data input Setup/Hold time \n(18K mode ) \nT su_18K_ce / T \nhd_18K_ce TBD 0.176/0.081 TBD ns,min CE Enter Setup/Hol d time \n(18K mode ) \nT su_18K_we / T \nhd_18K_we TBD 0.079/0.108 TBD ns,min WE Enter Setup/Hold time \n(18K mode ) \nT su_18K_be / T \nhd_18K_be TBD 0.027/0.066 TBD ns,min BE Enter Setup/Hold time \n(18K mode ) \nT su_18K_oe / T \nhd_18K_oe TBD 0.046/0.163 TBD ns,min OCE Enter Setup/Hold time \n(18K mode ) \nT su_18K_rst / T \nhd_18K_rst TBD 0.027/0.170 TBD ns,min Synchronous reset input Setup/Hold time \n(18K mode ) \nT su_36K_ad / T \nhd_36K_ad TBD 0.127/0.217 TBD ns,min Address input Setup/Hold time \n(36K mode ) \nT su_36K_d / T \nhd_36K_d TBD 0.184/0.11 TBD ns,min Data input Setup/Hold time \n(36K mode ) \nT su_36K_ce / T \nhd_36K_ce TBD 0.147/0.081 TBD ns,min CE Enter Setup/Hol d time \n(36K mode ) \nT su_36K_we / T \nhd_36K_we TBD 0.027/0.108 TBD ns,min WE Enter Setup/Hold time \n(36K mode ) \nT su_36K_be / T \nhd_36K_be TBD 0.082/0.066 TBD ns,min BWE  Enter Setup/Hol d time \n(36K mode ) \nT su_36K_oe / T \nhd_36K_oe TBD - \n0.008/0.163 TBD ns,min OCE Enter Setup/Hold time \n(36K mode ) \nT su_36K_rst / T \nhd_36K_rst TBD 0.013/0.170 TBD ns,min Synchronous reset input Setup/Hold time \n(36K mode ) \nT su_ecc_d / T \nhd_ecc_d TBD 0.116/0.11 TBD ns,min Data input Setup/Hold time \n(ECC mode ) \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  28  / 58 \n  \nT su_fifo_wctl / T \nhd_fifo_wctl TBD 0.068/0.075 TBD ns,min WREN Enter (Setup/Hold time) (18K/36K FIFO \nmode ) \nT su_fifo_rctl / T \nhd_fifo_rctl TBD 0.153/0.058 TBD ns,min RDEN  Enter (Setup/Hold time (18K/36K FIFO \nmode ) \nT su_ecc_injerr / T \nhd_ecc_injerr TBD 0.222/0.017 TBD ns,min INJEC T_S/DBITE RR Enter Setup/Hold time \n(ECC mode ) \nT mpw_norm TBD 0.846  TBD ns,min CLKA/CLKB MPW ( NW/ TW mode ) \nT mpw_rbw TBD 0.969  TBD ns,min CLKA/CLKB MPW ( RBW mode ) \nT mpw_fifo TBD 0.846  TBD ns,min CLKA/CLKB MPW ( FIFO mode ) \nT mpw_ecc TBD 0.972  TBD ns,min CLKA/CLKB MPW ( ECC mode ) \n \n \nNote: The timing parameters of specific usage scenarios are subject to the software timing report \n \n4.3. APM ( Arithmetic Process Module ) AC characteristic parameters \nTable 4- 3 APM AC Characteristics \nAC characteristic \nparameter description Pre-\ndder Multiplier Post-adder  Numerical value on\ne \nbit - 5 - 6 - 7 \nSetup and hold time from data/control Pin to input register clk \nH → preadd unit register CLK \nsetup/hold Yes NA NA TBD 1.342/ -0.175  TBD ns \nX → prea dd unit register CLK \nsetup/hold Yes NA NA TBD 1.383/ -0.205  TBD ns \nX → input unit register CLK \nsetup/hold NA NA NA TBD 0.477/ -0.061  TBD ns \nY → input unit register CLK \nsetup/hold NA NA NA TBD 0.322/ -0.072  TBD ns \nH → input  unit register CLK \nsetup/hold NA NA NA TBD 0.381/ -0.049  TBD ns \nZ → input unit register CLK \nsetup/hold NA NA NA TBD 0.215/ -0.028  TBD ns \nINCTRL → input unit register \nCLK setup/hold NA NA NA TBD 0.306/ -0.061  TBD ns \nMODEY → input unit register \nCLK setup/hold NA NA NA TBD 0.23/ -0.068  TBD ns \nMODEZ → input unit register \nCLK setup/hold NA NA NA TBD 0.364/ -0.077  TBD ns \nSetup and hold time from data Pin to pipeline register clk \nY → Multiplier  unit  register \nCLK setup/hold NA Yes No TBD 1.434/ -0.299  TBD ns \nX → Multiplier  unit  register \nCLK setup/hold Yes Yes No TBD 2.462/ -0.415  TBD ns \nX → Multiplier  unit  register \nCLK setup/hold No Yes No TBD 1.562/ -0.288  TBD ns \nH-> Multiplier unit register \nCLK setup/hold Yes Yes No TBD 2.422/ -0.377  TBD ns \nSetup and hold time from data/control Pin to output regist er clk \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  29  / 58 \n  \nY → postadd unit register CLK \nsetup/hold NA Yes Yes TBD 2.486/ -0.563  TBD ns \nX → postadd unit register \nCLK  setup/hold No Yes Yes TBD 2.625/ -0.557  TBD ns \nX → postadd unit register CLK \nsetup/hold Yes Yes Yes TBD 3.530/ -0.688  TBD ns \nH → postadd unit register CLK \nsetup/hold Yes Yes Yes TBD 3.490/ -0.633  TBD ns \nZ → postadd unit register CLK \nsetup/hold NA NA Yes TBD 1.196/ -0.253  TBD ns \nY → postadd unit register CLK \nsetup/hold NA No Yes TBD 1.296/ -0.339  TBD ns \nX → postadd unit register CLK \nsetup/hold No No Yes TBD 1.387/ -0.284  TBD ns \nPI → postadd unit register CLK \nsetup/hold NA NA Yes TBD 0.908/ -0.163  TBD ns \nFrom regist er clk at all levels to APM ou tput Pin time \npostadd unit register CLK → P \noutput NA NA NA TBD 0.470  TBD ns \nMultiplier unit register CLK → \nPoutput NA NA Yes TBD 1.606  TBD ns \nMultiplier unit register CLK → \nPoutput NA NA No TBD 0.496  TBD ns \npretadd unit register CLK → \nDPO output Yes Yes Yes TBD 2.637  TBD ns \nZ input  unit register CLK → \nDPO output NA NA Yes TBD 1.532  TBD ns \nCombination logic delay from data/control pin to APM ou tput pin \nY → P output NA Yes No TBD 1.833  TBD ns \nY → P output NA Yes Yes TBD 2.840  TBD ns \nY → P output NA No Yes TBD 1.653  TBD ns \nX → P output No Yes No TBD 1.960  TBD ns \nX → P output Yes Yes No TBD 2.718  TBD ns \nX → P output Yes Yes Yes TBD 3.735  TBD ns \nX → P output No No Yes TBD 1.745  TBD ns \nH → P output Yes Yes No TBD 2.803  TBD ns \nH → P output Yes Yes Yes TBD 3.805  TBD ns \nZ → P output NA NA Yes TBD 1.547  TBD ns \nPI → P output NA NA Yes TBD 1.323  TBD ns \n \nNote: The timing parameters of specific usage scenarios are subject to the software timing report \n \n4.4. GPLL AC Characteristics Parameters \nTable 4-4 GPLL AC Characteristics \nIndex Minimum Maximum value Unit Description \nF IN 10 800 MHz input clock frequency \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  30  / 58 \n  \n \nF INJIT  -- - 300 ps Input Clock Period Jitter ( F IN < \n200MHz ) \n-- - 0.06 UI Input Clock Period Jitter ( F IN ≥ \n200MHz ) \n \nF INDT 10-49MHz : 25% \n50-199MHz : 30% \n200-399MHz : 35% \n400-499MHz : 40% \n500-800MHz : 45% Input clock duty cycle \nF PFD 10 450 MHz PFD operating frequency range \nF VCO 600 1200  MHz VCO operating frequency range \nF OUT 4.69 800 MHz Output clock frequency range \nF OUTCAS 0.0366  800 MHz Output Cascade Frequency Range \nT PHO 0.12 ns Static phase offset \n \nT OUTJIT 180 ps Output Clock Period Jitter ( F OUT ≥ \n100MHz ) \n 0.018  UI Output Clock Period Jitter ( F OUT < \n100MHz ) \nT OUTDUTY 50% ± 5%  Output Clock Duty Cycle Accuracy ( \n50% Case ) \nF BW 1 4 MHz Loop bandwidth \nT LOCK -- - 200 us Lock time \nF DPS_CLK 0.01 450 MHz Dynamic Phase Shift Clock \nFrequency \nT RST 10 -- - ns Reset signal width \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  31  / 58 \n  \n \n \n4.5. PPLL AC characteristic parameters \nTable 4-5 PPLL AC Characteristics \nIndex Minimum Maximum value Unit Description \nF IN 19 800 MHz Input clock frequency \nF INJIT  -- - 200 ps Input Clock Period Jitter ( F IN < 200MHz ) \n-- - 0.04 UI Input Clock Period Jitter ( F IN ≥ 200MHz ) \n \n \nF INDT 10-49MHz : 25% \n50-199MHz : 30% \n200-399MHz : 35% \n400-499MHz : 40% \n500-800MHz : 45% Input clock duty cycle \nF PFD 19 450 MHz PFD operating frequency range \nF VCO 1330  2133  MHz VCO operating frequency range \nF OUT1 10.39  2133  MHz Output clock frequency range ( CLKOUTPHY \noutput ) \nF OUT2 10.39  800 MHz Output clock frequency range ( CLKOUT0 etc. \noutput ) \nT PHO 0.12 ns static phase offset \nT OUTJTT 180 ps Output Clock Period Jitter ( F OUT ≥ 100MHz ) \n0.018  UI Output Clock Period Jitter ( F OUT < 100MHz ) \nT OUTDT 50% ± \n5%  Output Clock Duty Cycle Accuracy ( 50% \nCase ) \nF BW 1 4 MHz bandwidth \nT LOCK -- - 120 us lock time \nT RST 10 -- - ns Reset signal width \n \n4.6. DQS AC characteristic parameters \nDQS phase adjustment are as follows : \n \nTable 4-6 HR IO DQS AC Characteristics \nCategory Speed class AC characteristic parameter description Unit \nMinimum Typical value maximum value \nDQS - 6 4 7 10 ps \n \n \nTable 4-7 HP IO DQS AC Characteristics \nCategory Speed class AC characteristic parameter description Unit \nminimum Typical value maximum \nvalue \nDQS - \n6 2.5 5.5 8.5 ps \n \n4.7. Global Clock Network ( Global Clock Network ) AC characteristic parameters \nTable 4-8 Global Clock Network AC Characteristics \nName Maximum frequency Unit Description \n- 6 \nGLOBAL CLK 710 MHz global clock \nnetwork \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  32  / 58 \n  \n \n4.8. Regional clock network ( Regional clock network) Clock Network ) AC characteristic parameters \nTable 4-9 Regional Clock Network AC Characteristics \nName Maximum frequency Unit Description \n- 6 \nREGIONAL CLK 540 MHz regional clock \nnetwork \nNote: The maximum input frequency is 650 MHz \n \n \n4.9. IO Clock Netw ork ( IO Cloc k Network ) AC characteristic parameters \nTable 4-10 IO Clock Network AC Characteristics \nName Maximum frequency Unit Description \n- 6 \nIO CLK 800 MHz IO clock \nnetwork \n \n4.10. Configuration and Programming AC characteristic parameters \n4.10.1.  Pow er-up Timing feature \n \nFigure 4-1 Device Power-up Timing feature \n \n \n \n \n \n \nFigure 4-2 Dev ice Reset Reconfiguration Timing Feature \nTabl e 4-11 Power-up Timing  \nName Device Value Unit Description \nTPL  \n \nPG2T390H 34 ms, Max Program Latency \nTPOR 30 ms, Min Power-on-Reset 94 ms, Max \nTICCK 400 ns,Min CFG_CLK output delay \nTRSTN 240 ns,Min RSTN low pulse width \n \nNote: Refer to " UG050005_Titan2 Series FPGA Configuration (Configuration ) User Guide" for detailed description . \nTRSTN \n \nTPL \n \nTICCK \n \nVCC/VCC_DRM/ \nVCCA/VCCIOCFG TPOR \nINIT_FLAG_N \nTICCK \nCFG_CLK \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  33  / 58 \n  \n4.10.2.  Communication characteristics of each download mode \nTable 4-12 AC Characteristics of Each Download Mode Supported by Titan2 Series FPGAs \nInterface Name Description Numerical \nvalue Attributes \n \n \n \nJTAG F TCK TCK frequency 50M maximum \nT TCKD TCK duty cycle 45%/55% min / max \nT TCKH TCK high pulse width 10ns minimum \nT TCKL TCK low pulse width 10ns minimum \nT TMSSU /T \nTDISU TMS/TDI setup time ( rising edge of TCK ) 3.5ns  minimum \nT TMSH /T TDIH TMS/TDI hold time ( TCK rising edge ) 1.5ns  minimum \nT TCK2TDO TCK falling edge to TDO output valid 6ns maximum \n \n \n \n \n \n \n \nMaster \nSPI mode F MCLK CFG_CLK frequency 40M maximum \nCFG_CLK frequency (low speed ) 15.38M  maximum \nCFG_CLK frequency (daisy chain ) 25M maximum \nF MCLKS CFG_CLK frequency initial value 2.99M  typical \nF MCLKD CFG_CLK duty cycle 45%/55% min / max \nF MCLKTOL CFG_CLK frequency deviation 50 % maximum \nF EMCLK ECCLKIN frequency 66M maximum \nECCLKIN frequency (low speed ) 33M maximum \nF EMCLKD ECCLKIN duty cycle 45%/55% min / max \nT MDSU D[7:0] setup time ( CFG_CLK rising edge ) 9.5ns  minimum \nT MDH D[7:0] hold time ( CFG_CLK rising edge ) 0ns minimum \nT MDSUF D[7:0] setup time ( CFG_CLK falling edge ) 9.5ns  minimum \nT MDHF D[7:0] hold time ( CFG_CLK falling edge ) 0ns minimum \nT MCLK2D CFG_CLK falling edge to D[0]/D[4] output valid 3.5ns  maximum \nT MCLK2CS CFG_CLK falling edge to FCS_N/FCS2_N output valid 4ns maximum \nT MCLK2DOUT CFG_CLK falling edge to CSO_DOUT output valid 3.5ns  maximum \n \nSlave \nSerial F SSCLK CFG_CLK frequency 50M maximum \nT SSCLKL CFG_CLK low pulse width 10ns minimum \nT SSCLKH CFG_CLK high pulse width 10ns minimum \nT SSDSU DI setup time ( CFG_CLK rising edge ) 3.5ns  minimum \nT SSDH DI hold time ( CFG_CLK rising edge ) 0ns minimum \nT SSDSUF DI setup time ( CFG_CLK falling edge ) 3.5ns  minimum \nT SSDHF DI hold time ( CFG_CLK falling edge ) 0ns minimum \nT SSCLK2DOUT CFG_CLK falling edge to CSO_DOUT output valid 2ns/7ns min / max \n \n \n \nSlave \nParallel F SPCLK CFG_CLK frequency 50M maximum \nT SPCLKL CFG_CLK low pulse width 10ns minimum \nT SPCLKH CFG_CLK high pulse width 10ns minimum \nT SPDSU D[31:0] setup time ( CFG_CLK rising edge ) 5.5ns  minimum \nT SPDH D[31:0] hold time ( CFG_CLK rising edge ) 0.5ns  minimum \nT SPCRSU CS_N/RWSEL setup time ( CFG_CLK rising edge ) 4.5ns  minimum \nT SPCRH CS_N/RWSEL hold time ( CFG_CLK rising edge ) 0.5ns  minimum \nT SPCLK2D CFG_CLK rising edge to D[31:0] output valid 9ns maximum \nT SPCS2CSO CS_N to CSO_DOUT output delay 8.5ns  maximum \n \n \n \n \n F IPCLK CLK frequency 50M maximum \nT IPCLKL CLK low pulse width 10ns minimum \nT IPCLKH CLK high pulse width 10ns minimum \nT IPDSU CS_N/RW_SEL/DI[31:0] setup time ( CLK rising edge ) 2ns minimum \nT IPDH CS_N/RW_SEL/DI[31:0] hold time ( CLK rising edge ) 1ns minimum \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  34  / 58 \n  \n \nInternal \nslave \nparallel \ninterface  T IPCLK2D CLK rising edge to DO[31:0] output valid 4ns maximum \n \nT IPCLK2D1 CLK rising edge to \nRBCRC_VALID/ECC_VALID/DRCFG_OVER/PRCFG_ \nOVER output is valid  \n2ns  \nmaximum \n \n \nT IPCLK2D2 CLK rising edge to \nRBCRC_ERR/ECC_INDEX/SERROR/DERROR/SEU_FRAME_A\nDDR/SEU_FRAME_NADDR \nSEU_COLUMN_ADDR/SEU_COLUMN_NADDR \nSEU_REGION_ADDR/SEU_REGION_NADDR \nDRCFG_ERR/PRCFG_ERR output valid  \n \n0  \n \nmaximum \n \n \n4.11. IOB AC characteristic parameters \nIOB are shown in the following table, where DO=>PAD is the delay from IOB port DO through \nOBUF to PAD ; PAD=>DIN is the delay from PAD through IBUF to IOB port DIN . \nTable 4-13 IOB High Rang e(HR) AC characteristic parameters \nI/O standard Delay(DO=>PAD)/ns Delay(PAD=>DIN)/ns \n \nLVCMOS33 STRENGTH "4" MODE \n"F"  \n2.802   \n0.915  \nLVCMOS33 STRENGTH "4" \nMODE"S"  \n3.905   \n0.915  \nLVCMOS33 STRENGTH "8" \nMODE"F"  \n2.247   \n0.915  \nLVCMOS33 STRENGTH "8" \nMODE"S"  \n2.990   \n0.915  \nLVCMOS33 STRENGTH"12" \nMODE"F"  \n1.851  \n0.915 \nLVCMOS33 STRENGTH"12" \nMODE"S"  \n2.646  \n0.915 \nLVCMOS33 STRENGTH"16" \nMODE"F"  \n1.575  \n0.915 \nLVCMOS33 STRENGTH"16" \nMODE"S"  \n2.184  \n0.915 \nLVTTL33 STRENGTH "4" \nMODE"F"  \n2.802  \n0.915 \nLVTTL33 STRENGTH "4" \nMODE"S"  \n3.905  \n0.915 \nLVTTL33 STRENGTH "8" \nMODE"F"  \n2.247  \n0.915 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  35  / 58 \n  \nLVTTL33 STRENGTH "8" \nMODE"S"  \n2.990  \n0.915 \nLVTTL33 STRENGTH"12" \nMODE"F"  \n1.851  \n0.915 \nLVTTL33 STRENGTH"12" \nMODE"S"  \n2.646  \n0.915 \nLVTTL33 STRENGTH"16" \nMODE"F"  \n1.575  \n0.915 \nLVTTL33 STRENGTH"16" \nMODE"S"  \n2.184  \n0.915 \nLVTTL33 STRENGTH"24" \nMODE"F"  \n1.387  \n0.915 \nLVTTL33 STRENGTH"24" \nMODE"S"  \n2.096  \n0.915 \nLVCMOS25 STRENGTH"4" \nMODE"F"  \n2.482  \n0.984 \nLVCMOS25 STRENGTH"4" \nMODE"S"  \n3.425  \n0.984 \nLVCMOS25 STRENGTH"8" \nMODE"F"  \n1.935  \n0.984 \nLVCMOS25 STRENGTH"8" \nMODE"S"  \n2.695  \n0.984 \nLVCMOS25  \nSTRENGTH"12" \nMODE"F" 1.677 0.984 \nLVCMOS25 \nSTRENGTH "12" MODE "S"  \n2.384   \n0.984  \nLVCMOS25 \nSTRENGTH"16"MODE"F"  \n1.546  \n0.984 \nLVCMOS25 \nSTRENGTH"16" MODE"S"  \n2.147  \n0.984 \nLVCMOS18 \nSTRENGTH"4"MODE"F"  \n1.755  \n1.091 \nLVCMOS18 \nSTRENGTH "4" MODE "S"  \n2.094  \n1.091 \nLVCMOS18 \nSTRENGTH"8"MODE"F"  \n1.163  \n1.091 \nLVCMOS18 \nSTRENGTH"8"MODE"S"  \n1.414  \n1.091 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  36  / 58 \n  \nLVCMOS18 \nSTRENGTH"12"MODE"F"  \n0.982  \n1.091 \nLVCMOS18 \nSTRENGTH "12" MODE "S"  \n1.054  \n1.091 \nLVCMOS18 \nSTRENGTH"16"MODE"F"  \n0. 879  \n1.091 \nLVCMOS18 \nSTRENGTH"16" MODE"S"  \n1.074  \n1.091 \nLVCMOS18 \nSTRENGTH"24"MODE"F"  \n0.901  \n1.091 \nLVCMOS18 \nSTRENGTH"24"MODE"S"  \n1.031  \n1.091 \nLVCMOS15 \nSTRENGTH"4"MODE"F"  \n1.648  \n1.196 \nLVCMOS15 \nSTRENGTH "4" MODE "S"  \n1.995  \n1.196 \nLVCMOS15 \nSTRENGTH"8"MODE"F"  \n1.099  \n1.196 \nLVCMOS15 \nSTRENGTH"8"MODE"S"  \n1.330  \n1.196 \nLVCMOS15 \nSTRENGTH"12" \nMODE"F" 0.860 1.196 \nLVCMOS15 STRENGTH"12" \nMODE"S"  \n1.011   \n1.196  \nLVCMOS15 STRENGTH"16" \nMODE"F"  \n0.879  \n1.196 \nLVCMOS15 STRENGTH"16" \nMODE"S"  \n1.003  \n1.196 \nLVCMOS12 STRENGTH"4" \nMODE"F"  \n1.559  \n1.357 \nLVCMOS12 STRENGTH"4" \nMODE"S"  \n1.900  \n1.357 \nLVCMOS12 STRENGTH"8" \nMODE"F"  \n1.041  \n1.357 \nLVCMOS12 STRENGTH"8" \nMODE"S"  \n1.267  \n1.357 \nLVCMOS12 STRENGTH"12" \nMODE"F"  \n0.999  \n1.357 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  37  / 58 \n  \nLVCMOS12 STRENGTH"12" \nMODE"S"  \n1.133  \n1.357 \nSSTL18_I STRENGTH"8" \nMODE"F"  \n1.163  \n0.954 \nSSTL18_I STRENGTH"8" \nMODE"S"  \n1.414  \n0.954 \nSSTL18_I STRENGTH"13.4" \nMODE"F"  \n0.710  \n0.954 \nSSTL18_I STRENGTH"13.4" \nMODE"S"  \n0.819  \n0.954 \nSSTL18_II \nSTRENGTH"8"MODE"F"  \n1.163  \n0.954 \nSSTL18_II STRENGTH"8" \nMODE"S"  \n1.414  \n0.954 \nSSTL18_II STRENGTH"13.4" \nMODE"F"  \n0.710  \n0.954 \nSSTL18_II STRENGTH"13.4" \nMODE"S"  \n0.819  \n0.954 \nSSTL18D_I STRENGTH"8" \nMODE"F"  \n1.163  \n0.954 \nSSTL18D_I STRENGTH"8" \nMODE"S"  \n1.414  \n0.954 \nSSTL18D_I STRENGTH "13.4" \nMODE"F"  \n0.710  \n0.954 \nSSTL18D_I STRENGTH "13.4" \nMODE"S"  \n0.819  \n0.954 \nSSTL18D_II STRENGTH"8" \nMODE"F"  \n1.163  \n0.954 \nSSTL18D_II STRENGTH"8" \nMODE"S"  \n1.414  \n0.954 \nSSTL18D_II STRENGTH"13.4" \nMODE"F"  \n0.710  \n0.954 \nSSTL18D_II STRENGTH"13.4" \nMODE"S"  \n0.819  \n0.954 \nHSTL18_I STRENGTH"8" \nMODE"F"  \n1.163  \n0.954 \nHSTL18_I STRENGTH"8" \nMODE"S"  \n1.414  \n0.954 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  38  / 58 \n  \nHSTL18_I STRENGTH"16" \nMODE"F"  \n0.710  \n0.954 \nHSTL18_I STRENGTH"16" \nMODE"S"  \n0.819  \n0.954 \nHSTL18_II STRENGTH"8" \nMODE"F"  \n1.163  \n0.954 \nHSTL18_II STRENGTH"8" \nMODE"S"  \n1.414  \n0.954 \nHSTL18_II STRENGTH"16" \nMODE"F"  \n0.710  \n0.954 \nHSTL18_II STRENGTH"16" \nMODE"S"  \n0.819  \n0.954 \nHSTL18D_I STRENGTH"8" \nMODE"F"  \n1.163  \n0.954 \nHSTL18D_I STRENGTH"8" \nMODE"S"  \n1.414  \n0.954 \nHSTL18D_I STRENGTH"16" \nMODE"F"  \n0.710  \n0.954 \nHSTL18D_I \nSTRENGTH"16" \nMODE"S" 0.819 0.954 \nHSTL18D_II \nSTRENGTH"8"MODE"F"  \n1.163   \n0.954  \nHSTL18D_II \nSTRENGTH"8"MODE"S"  \n1.414  \n0.954 \nHSTL18D_II \nSTRENGTH"16"MODE"F"  \n0.710  \n0.954 \nHSTL18D_II \nSTRENGTH"16" MODE"S"  \n0.819  \n0.954 \nSSTL15_I \nSTRENGTH "8.9" MODE "F"  \n0.798  \n1.039 \nSSTL15_I \nSTRENGTH "8.9" MODE "S"  \n0.942  \n1.039 \nSSTL15_I \nSTRENGTH "13" MODE "F"  \n0.799  \n1.039 \nSSTL15_I \nSTRENGTH"13" MODE"S"  \n0.956  \n1.039 \nSSTL15_II \nSTRENGTH "8.9" MODE "F"  \n0.798  \n1.039 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  39  / 58 \n  \nSSTL15_II \nSTRENGTH "8.9" MODE "S"  \n0.942  \n1.039 \nSSTL15_II \nSTRENGTH "13" MODE "F"  \n0.799  \n1.039 \nSSTL15_II \nSTRENGTH"13" MODE"S"  \n0.956  \n1.039 \nSSTL15D_I \nSTRENGTH "8.9" MODE "F"  \n0.798  \n1.039 \nSSTL15D_I \nSTRENGTH "8.9" MODE "S"  \n0.942  \n1.039 \nSSTL15D_I \nSTRENGTH "13" MODE "F"  \n0.799  \n1.039 \nSSTL15D_I \nSTRENGTH"13" MODE"S"  \n0.956  \n1.039 \nSSTL15D_II \nSTRENGTH "8.9" MODE "F"  \n0.798  \n1.039 \nSSTL15D_II \nSTRENGTH"8.9" \nMODE"S" 0.942 1.039 \nSSTL15D_II STRENGTH"13" \nMODE"F"  \n0.799   \n1.039  \nSSTL15D_II STRENGTH"13" \nMODE"S"  \n0.956  \n1.039 \nHSTL15_I STRENGTH"8" \nMODE"F"  \n0.798  \n1.039 \nHSTL15_I STRENGTH"8" \nMODE"S"  \n0.942  \n1.039 \nHSTL15_I STRENGTH"16" \nMODE"F"  \n0.799  \n1.039 \nHSTL15_I STRENGTH"16" \nMODE"S"  \n0.956  \n1.039 \nHSTL15_II STRENGTH"8" \nMODE"F"  \n0.798  \n1.039 \nHSTL15_II STRENGTH"8" \nMODE"S"  \n0.942  \n1.039 \nHSTL15_II STRENGTH"16" \nMODE"F"  \n0.799  \n1.039 \nHSTL15_II STRENGTH"16" \nMODE"S"  \n0.956  \n1.039 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  40  / 58 \n  \nHSTL15D_I STRENGTH"8" \nMODE"F"  \n0.798  \n1.039 \nHSTL15D_I STRENGTH"8" \nMODE"S"  \n0.942  \n1.039 \nHSTL15D_I STRENGTH"16" \nMODE"F"  \n0.799  \n1.039 \nHSTL15D_I \nSTRENGTH"16" MODE"S"  \n0.956  \n1.039 \nHSTL15D_II STRENGTH"8" \nMODE"F"  \n0.798  \n1.039 \nHSTL15D_II STRENGTH"8" \nMODE"S"  \n0.942  \n1.039 \nHSTL15D_II STRENGTH"16" \nMODE"F"  \n0.799  \n1.039 \nHSTL15D_II STRENGTH"16" \nMODE"S"  \n0.956  \n1.039 \nSSTL135_I STRENGTH"8.9" \nMODE"F"  \n0.817  \n1.174 \nSSTL135_I STRENGTH"8.9" \nMODE"S"  \n0.964  \n1.174 \nSSTL135_I STRENGTH"13" \nMODE"F"  \n0.771  \n1.174 \nSSTL135_I STRENGTH"13" \nMODE"S"  \n0.924  \n1.174 \nSSTL135_II STRENGTH"8.9" \nMODE"F"  \n0.817  \n1.174 \nSSTL135_II STRENGTH"8.9" \nMODE"S"  \n0.964  \n1.174 \nSSTL135_II STRENGTH"13" \nMODE"F"  \n0.771  \n1.174 \nSSTL135_II STRENGTH"13" \nMODE"S"  \n0.924  \n1.174 \nSSTL135D_I STRENGTH "8.9" \nMODE"F"  \n0.817  \n1.174 \nSSTL135D_I STRENGTH "8.9" \nMODE"S"  \n0.964  \n1.174 \nSSTL135D_I STRENGTH"13" \nMODE"F"  \n0.771  \n1.174 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  41  / 58 \n  \nSSTL135D_I STRENGTH"13" \nMODE"S"  \n0.924  \n1.174 \nSSTL135D_II STRENGTH"8.9" \nMODE"F"  \n0.817  \n1.174 \nSSTL135D_II STRENGTH"8.9" \nMODE"S"  \n0.964  \n1.174 \nSSTL135D_II STRENGTH"13" \nMODE"F"  \n0.771  \n1.174 \nSSTL135D_II STRENGTH"13" \nMODE"S"  \n0.924  \n1.174 \nLPDDR  MODE "F" 1.041 1.357 \nLPDDR  MODE "S" 1.267  1.357  \nHSUL12  MODE "F" 1.041  1.357  \nHSUL12  MODE "S" 1.267  1.357  \nTMDS 1.056  1.039  \nLVDS25 1.056  1.039  \nMINI- LVDS 1.056  1.039  \nRSDS 0.99 1.039  \nPPDS 0.99 1.039  \n \nNote: The timing parameters of specific usage scenarios are subject to the software timing report \n \nTable 4-14 IOB High Perform ance (HP) AC characteristic parameters \nI/O standard Delay(DO=>PAD)/ns Delay(PAD=>DIN)/ns \nLVCMOS18 \nSTRENGTH"2"MODE"F"  \n1.980   \n0.318  \nLVCMOS18 \nSTRENGTH"2"MODE"M"  \n2.142   \n0.318  \nLVCMOS18 \nSTRENGTH"2" MODE"S"  \n2.287   \n0.318  \nLVCMOS18 \nSTRENGTH"4"MODE"F"  \n1.792   \n0.318  \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  42  / 58 \n  \nLVCMOS18 \nSTRENGTH"4"MODE"M"  \n1.946   \n0.318  \nLVCMOS18 \nSTRENGTH "4" MODE "S"  \n2.081   \n0.318  \nLVCMOS18 \nSTRENGTH"6"MODE"F"  \n1.700   \n0.318  \nLVCMOS18 \nSTRENGTH"6"MODE"M"  \n1.852   \n0.318  \nLVCMOS18 \nSTRENGTH"6"MODE"S"  \n1.983   \n0.318  \nLVCMOS18 \nSTRENGTH"8"MODE"F"  \n1.605   \n0.318  \nLVCMOS18 \nSTRENGTH"8"MODE"M"  \n1.747   \n0.318  \nLVCMOS18 \nSTRENGTH"8"MODE"S"  \n1.869   \n0.318  \nLVCMOS18 \nSTRENGTH"12"MODE"F"  \n1.558   \n0.318  \nLVCMOS18 \nSTRENGTH"12"MODE"M"  \n1.695   \n0.318  \nLVCMOS18 \nSTRENGTH "12" MODE "S"  \n1.814   \n0.318  \nLVCMOS18 \nSTRENGTH"16"MODE"F"  \n1.514   \n0.318  \nLVCMOS18 STRENGTH"16" \nMODE"M"  \n1.648  \n0.318 \nLVCMOS18 STRENGTH"16" \nMODE"S"  \n1.762  \n0.318 \nLVCMOS15 STRENGTH"2" \nMODE"F"  \n1.971  \n0.359 \nLVCMOS15 STRENGTH"2" \nMODE"M"  \n2.124  \n0.359 \nLVCMOS15 STRENGTH"2" \nMODE"S"  \n2.260  \n0.359 \nLVCMOS15 STRENGTH "4" \nMODE"F"  \n1.694  \n0.359 \nLVCMOS15 STRENGTH "4" \nMODE"M"  \n1.837  \n0.359 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  43  / 58 \n  \nLVCMOS15 STRENGTH "4" \nMODE"S"  \n1.959  \n0.359 \nLVCMOS15 STRENGTH"6" \nMODE"F"  \n1.600  \n0.359 \nLVCMOS15 STRENGTH"6" \nMODE"M"  \n1.734  \n0.359 \nLVCMOS15 STRENGTH"6" \nMODE"S"  \n1.850  \n0.359 \nLVCMOS15 STRENGTH"8" \nMODE"F"  \n1.553  \n0.359 \nLVCMOS15 STRENGTH"8" \nMODE"M"  \n1.682  \n0.359 \nLVCMOS15 STRENGTH"8" \nMODE"S"  \n1.795  \n0.359 \nLVCMOS15 STRENGTH"12" \nMODE"F"  \n1.514  \n0.359 \nLVCMOS15 STRENGTH"12" \nMODE"M"  \n1.643  \n0.359 \nLVCMOS15 STRENGTH"12" \nMODE"S"  \n1.751  \n0.359 \nLVCMOS15 STRENGTH"16" \nMODE"F"  \n1.528  \n0.359 \nLVCMOS15 \nSTRENGTH"16" \nMODE"M" 1.629 0.359 \nLVCMOS15 STRENGTH"16" \nMODE"S"  \n1.714   \n0.359  \nLVCMOS12 STRENGTH"2" \nMODE"F"  \n1.964  \n0.439 \nLVCMOS12 STRENGTH"2" \nMODE"M"  \n2.102  \n0.439 \nLVCMOS12 STRENGTH"2" \nMODE"S"  \n2.226  \n0.439 \nLVCMOS12 STRENGTH"4" \nMODE"F"  \n1.686  \n0.439 \nLVCMOS12 STRENGTH"4" \nMODE"M"  \n1.817  \n0.439 \nLVCMOS12 STRENGTH"4" \nMODE"S"  \n1.932  \n0.439 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  44  / 58 \n  \nLVCMOS12 STRENGTH"6" \nMODE"F"  \n1.629  \n0.439 \nLVCMOS12 STRENGTH"6" \nMODE"M"  \n1.754  \n0.439 \nLVCMOS12 STRENGTH"6" \nMODE"S"  \n1.879  \n0.439 \nLVCMOS12 STRENGTH"8" \nMODE"F"  \n1.566  \n0.439 \nLVCMOS12 STRENGTH"8" \nMODE"M"  \n1.691  \n0.439 \nLVCMOS12 STRENGTH"8" \nMODE"S"  \n1.819  \n0.439 \nSSTL18_I STRENGTH"8" \nMODE"F"  \n1.563  \n0.576 \nSSTL18_I STRENGTH"8" \nMODE"M"  \n1.650  \n0.576 \nSSTL18_I STRENGTH"8" \nMODE"S"  \n1.717  \n0.576 \nSSTL18_II STRENGTH"13.4" \nMODE"F"  \n1.515  \n0.576 \nSSTL18_II STRENGTH"13.4" \nMODE"M"  \n1.585  \n0.576 \nSSTL18_II \nSTRENGTH"13.4" \nMODE"S" 1.635 0.576 \nSSTL18D_I \nSTRENGTH"8"MODE"F"  \n1.563   \n0.376  \nSSTL18D_I \nSTRENGTH"8"MODE"M"  \n1.650  \n0.376 \nSSTL18D_I \nSTRENGTH"8"MODE"S"  \n1.717  \n0.376 \nSSTL18D_II \nSTRENGTH "13.4" MODE "F"  \n1.515  \n0.376 \nSSTL18D_II \nSTRENGTH "13.4" MODE "M"  \n1.585  \n0.376 \nSSTL18D_II \nSTRENGTH "13.4" MODE "S"  \n1.635  \n0.376 \nHSTL18_I \nSTRENGTH"8"MODE"F"  \n1.589  \n0.576 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  45  / 58 \n  \nHSTL18_I \nSTRENGTH"8"MODE"M"  \n1.678  \n0.576 \nHSTL18_I \nSTRENGTH"8"MODE"S"  \n1.747  \n0.576 \nHSTL18_II \nSTRENGTH"16"MODE"F"  \n1.515  \n0.576 \nHSTL18_II \nSTRENGTH"16"MODE"M"  \n1.585  \n0.576 \nHSTL18_II \nSTRENGTH"16" MODE"S"  \n1.635  \n0.576 \nHSTL18D_I \nSTRENGTH"8"MODE"F"  \n1.589  \n0.63 \nHSTL18D_I \nSTRENGTH"8"MODE"M"  \n1.678  \n0.376 \nHSTL18D_I \nSTRENGTH"8"MODE"S"  \n1.747  \n0.376 \nHSTL18D_II \nSTRENGTH"16"MODE"F"  \n1.515  \n0.376 \nHSTL18D_II \nSTRENGTH"16"MODE"M"  \n1.585  \n0.376 \nHSTL18D_II \nSTRENGTH"16" MODE"S"  \n1.635  \n0.376 \nSSTL15_I STRENGTH"8.9" \nMODE"F"  \n1.585  \n0.525 \nSSTL15_I STRENGTH"8.9" \nMODE"M"  \n1.669  \n0.525 \nSSTL15_I STRENGTH"8.9" \nMODE"S"  \n1.734  \n0.525 \nSSTL15_II STRENGTH"13" \nMODE"F"  \n1.549  \n0.525 \nSSTL15_II STRENGTH"13" \nMODE"M"  \n1.615  \n0.525 \nSSTL15_II STRENGTH"13" \nMODE"S"  \n1.667  \n0.525 \nSSTL15D_I STRENGTH "8.9" \nMODE"F"  \n1.585  \n0.374 \nSSTL15D_I STRENGTH "8.9" \nMODE"M"  \n1.669  \n0.374 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  46  / 58 \n  \nSSTL15D_I STRENGTH "8.9" \nMODE"S"  \n1.734  \n0.374 \nSSTL15D_II STRENGTH"13" \nMODE"F"  \n1.549  \n0.374 \nSSTL15D_II STRENGTH"13" \nMODE"M"  \n1.615  \n0.374 \nSSTL15D_II STRENGTH"13" \nMODE"S"  \n1.667  \n0.374 \nHSTL15_I STRENGTH"8" \nMODE"F"  \n1.558  \n0.525 \nHSTL15_I STRENGTH"8" \nMODE"M"  \n1.642  \n0.525 \nHSTL15_I STRENGTH"8" \nMODE"S"  \n1.705  \n0.525 \nHSTL15_II STRENGTH"16" \nMODE"F"  \n1.514  \n0.525 \nHSTL15_II STRENGTH"16" \nMODE"M"  \n1.580  \n0.525 \nHSTL15_II STRENGTH"16" \nMODE"S"  \n1.629  \n0.525 \nHSTL15D_I \nSTRENGTH"8" \nMODE"F" 1.558 0.374 \nHSTL15D_I STRENGTH"8" \nMODE"M"  \n1.642   \n0.374  \nHSTL15D_I STRENGTH"8" \nMODE"S"  \n1.705  \n0.374 \nHSTL15D_II STRENGTH"16" \nMODE"F"  \n1.514  \n0.374 \nHSTL15D_II STRENGTH"16" \nMODE"M"  \n1.580  \n0.374 \nHSTL15D_II STRENGTH"16" \nMODE"S"  \n1.629  \n0.374 \nSSTL135_I STRENGTH"8.9" \nMODE"F"  \n1.556  \n0.495 \nSSTL135_I STRENGTH"8.9" \nMODE"M"  \n1.636  \n0.495 \nSSTL135_I STRENGTH"8.9" \nMODE"S"  \n1.697  \n0.495 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  47  / 58 \n  \nSSTL135_II STRENGTH"13" \nMODE"F"  \n1.519  \n0.495 \nSSTL135_II STRENGTH"13" \nMODE"M"  \n1.599  \n0.495 \nSSTL135_II STRENGTH"13" \nMODE"S"  \n1.660  \n0.495 \nSSTL135D_I STRENGTH "8.9" \nMODE"F"  \n1.556  \n0.374 \nSSTL135D_I STRENGTH "8.9" \nMODE"M"  \n1.636  \n0.374 \nSSTL135D_I STRENGTH "8.9" \nMODE"S"  \n1.697  \n0.374 \nSSTL135D_II STRENGTH"13" \nMODE"F"  \n1.519  \n0.374 \nSSTL135D_II STRENGTH"13" \nMODE"M"  \n1.599  \n0.374 \nSSTL135D_II STRENGTH"13" \nMODE"S"  \n1.660  \n0.374 \nSSTL12 STRENGTH"14.25" \nMODE"F"  \n1.540  \n0.477 \nSSTL12 \nSTRENGTH"14.25" \nMODE"M" 1.598  0.477  \nSSTL12 \nSTRENGTH"14.25" MODE"S"  \n1.651   \n0.477  \nSSTL12D \nSTRENGTH "14.25" MODE "F"  \n1.540  \n0.374 \nSSTL12D \nSTRENGTH"14.25" MODE"M"  \n1.598  \n0.374 \nSSTL12D \nSTRENGTH"14.25" MODE"S"  \n1.651  \n0.374 \nHSUL12 \nSTRENGTH "0.1" MODE "F"  \n1.615  \n0.477 \nHSUL12 \nSTRENGTH "0.1" MODE "M"  \n1.694  \n0.477 \nHSUL12 \nSTRENGTH "0.1" MODE "S"  \n1.754  \n0.477 \nHSUL12D \nSTRENGTH "0.1" MODE "F"  \n1.615  \n0.374 \nHSUL12D \nSTRENGTH "0.1" MODE "M"  \n1.694  \n0.374 \nHSUL12D \nSTRENGTH "0.1" MODE "S"  \n1.754  \n0.374 \nPOD12 \nMODE"F" 1.562 0.477 \nPOD12 \nMODE"M" 1.632  0.477  \nPOD12 \nMODE"S" 1.697  0.477  \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  48  / 58  \n  \nPOD12D \nMODE"F" 1.562  0.374  \nPOD12D \nMODE"M" 1.632  0.374  \nPOD12D \nMODE"S" 1.697  0.374  \nHSTL12_I STRENGTH"6.3" \nMODE"F"  \n1.535   \n0.477  \nHSTL12_I STRENGTH"6.3" \nMODE"M"  \n1.609  \n0.477 \nHSTL12_I STRENGTH"6.3" \nMODE"S"  \n1.670  \n0.477 \nHSTL12D_I STRENGTH"6.3" \nMODE"F"  \n1.46  \n0.374 \nHSTL12D_I STRENGTH"6.3" \nMODE"M"  \n1.51  \n0.374 \nHSTL12D_I STRENGTH"6.3" \nMODE"S"  \n1.56  \n0.374 \nLVDS_18 1.061 0.376 \nLVCAL_15, MODE"F" 1.600  0.359  \nLVCAL_15, MODE"M" 1.734  0.359  \nLVCAL_15, MODE"S" 1.850  0.359  \nLVCAL_18, MODE"F" 1.605  0.318  \nLVCAL_18, MODE"M" 1.747  0.318  \nLVCAL_18, MODE"S" 1.869  0.318  \nHSLVCAL_15, MODE"F" 1.585  0.525  \nHSLVCAL_15, MODE"M" 1.669  0.525  \nHSLVCAL_15, MODE"S" 1.734  0.525  \nHSLVCAL_18, MODE"F" 1.589  0.576  \nHSLVCAL_18, MODE"M" 1.678  0.576  \nHSLVCAL_18, MODE"S" 1.747  0.576  \nSSTL18_I_CAL STRENGTH"8" \nMODE"F"  \n1.563   \n0.576  \nSSTL18_I_CAL STRENGTH"8" \nMODE"M"  \n1.650  \n0.576 \nSSTL18_I_CAL STRENGTH"8" \nMODE"S"  \n1.717  \n0.576 \nSSTL18_II_CAL STRENGTH"13.4" \nMODE"F"  \n1.515  \n0.576 \nSSTL18_II_CAL STRENGTH"13.4" \nMODE"M"  \n1.585  \n0.576 \nSSTL18_II_CAL STRENGTH"13.4" \nMODE"S"  \n1.635  \n0.576 \nSSTL18D_I_CAL STRENGTH"8" \nMODE"F"  \n1.563  \n0.376 \nSSTL18D_I_CAL STRENGTH"8" \nMODE"M"  \n1.650  \n0.376 \nSSTL18D_I_CAL \nSTRENGTH"8"MODE"S"  \n1.717  \n0.376 \nSSTL18D_II_CAL \nSTRENGTH "13.4" MODE "F"  \n1.515  \n0.376 \nSSTL18D_II_CAL \nSTRENGTH "13.4" MODE "M"  \n1.585  \n0.376 \nSSTL18D_II_CAL \nSTRENGTH "13.4" MODE "S"  \n1.635  \n0.376 \nHSTL18_I_CAL \nSTRENGTH"8" \nMODE"F" 1.589 0.576 \nTitan2 series FPGA device data sheet\n \n \nDS05001（V1.1） Page  49  /  58 \n  \nHSTL18_I_CAL \nSTRENGTH"8"MODE"M"  \n1.678   \n0.576  \nHSTL18_I_CAL \nSTRENGTH"8"MODE"S"  \n1.747  \n0.576 \nHSTL18_II_CAL \nSTRENGTH"16"MODE"F"  \n1.515  \n0.576 \nHSTL18_II_CAL \nSTRENGTH"16"MODE"M"  \n1.585  \n0.576 \nHSTL18_II_CAL \nSTRENGTH"16" MODE"S"  \n1.635  \n0.576 \nHSTL18D_I_CAL \nSTRENGTH"8"MODE"F"  \n1.589  \n0.376 \nHSTL18D_I_CAL \nSTRENGTH"8"MODE"M"  \n1.678  \n0.376 \nHSTL18D_I_CAL \nSTRENGTH"8"MODE"S"  \n1.747  \n0.376 \nHSTL18D_II_CAL \nSTRENGTH"16"MODE"F"  \n1.515  \n0.376 \nHSTL18D_II_CAL \nSTRENGTH"16"MODE"M"  \n1.585  \n0.376 \nHSTL18D_II_CAL \nSTRENGTH"16" MODE"S"  \n1.635  \n0.376 \nSSTL15_I_CAL \nSTRENGTH "8.9" MODE "F"  \n1.585  \n0.525 \nSSTL15_I_CAL \nSTRENGTH"8.9"MODE"M"  \n1.669  \n0.525 \nSSTL15_I_CAL \nSTRENGTH "8.9" MODE "S"  \n1.734  \n0.525 \nSSTL15_II_CAL \nSTRENGTH "13" MODE "F"  \n1.549  \n0.525 \nSSTL15_II_CAL \nSTRENGTH"13"MODE"M"  \n1.615  \n0.525 \nSSTL15_II_CAL \nSTRENGTH"13" MODE"S"  \n1.667  \n0.525 \nSSTL15D_I_CAL \nSTRENGTH "8.9" MODE "F"  \n1.585  \n0.374 \nSSTL15D_I_CAL STRENGTH "8.9" \nMODE"M"  \n1.669  \n0.374 \nSSTL15D_I_CAL STRENGTH "8.9" \nMODE"S"  \n1.734  \n0.374 \nSSTL15D_II_CAL STRENGTH"13" \nMODE"F"  \n1.549  \n0.374 \nSSTL15D_II_CAL STRENGTH"13" \nMODE"M"  \n1.615  \n0.374 \nSSTL15D_II_CAL STRENGTH"13" \nMODE"S"  \n1.667  \n0.374 \nHSTL15_I_CAL STRENGTH"8" \nMODE"F"  \n1.558  \n0.525 \nHSTL15_I_CAL STRENGTH"8" \nMODE"M"  \n1.642  \n0.525 \nHSTL15_I_CAL STRENGTH"8" \nMODE"S"  \n1.705  \n0.525 \nHSTL15_II_CAL STRENGTH"16" \nMODE"F"  \n1.514  \n0.525 \nHSTL15_II_CAL STRENGTH"16" \nMODE"M"  \n1.580  \n0.525 \nHSTL15_II_CAL STRENGTH"16" \nMODE"S"  \n1.629  \n0.525 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  50  / 58  \n  \nHSTL15D_I_CAL STRENGTH"8" \nMODE"F"  \n1.558  \n0.374 \nHSTL15D_I_CAL STRENGTH"8" \nMODE"M"  \n1.642  \n0.374 \nHSTL15D_I_CAL STRENGTH"8" \nMODE"S"  \n1.705  \n0.374 \nHSTL15D_II_CAL STRENGTH"16" \nMODE"F"  \n1.514  \n0.374 \nHSTL15D_II_CAL STRENGTH"16" \nMODE"M"  \n1.580  \n0.374 \nHSTL15D_II_CAL STRENGTH"16" \nMODE"S"  \n1.629  \n0.374 \nSSTL135_I_CAL STRENGTH "8.9" \nMODE"F"  \n1.556  \n0.495 \nSSTL135_I_CAL \nSTRENGTH"8.9" \nMODE"M" 1.636 0.495 \nSSTL135_I_CAL STRENGTH "8.9" \nMODE"S"  \n1.697   \n0.495  \nSSTL135_II_CAL STRENGTH"13" \nMODE"F"  \n1.519  \n0.495 \nSSTL135_II_CAL STRENGTH"13" \nMODE"M"  \n1.599  \n0.495 \nSSTL135_II_CAL STRENGTH"13" \nMODE"S"  \n1.660  \n0.495 \nSSTL135D_I_CAL STRENGTH "8.9" \nMODE"F"  \n1.556  \n0.374 \nSSTL135D_I_CAL STRENGTH "8.9" \nMODE"M"  \n1.636  \n0.374 \nSSTL135D_I_CAL STRENGTH "8.9" \nMODE"S"  \n1.697  \n0.374 \nSSTL135D_II_CAL STRENGTH"13" \nMODE"F"  \n1.519  \n0.374 \nSSTL135D_II_CAL STRENGTH"13" \nMODE"M"  \n1.599  \n0.374 \nSSTL135D_II_CAL STRENGTH"13" \nMODE"S"  \n1.660  \n0.374 \nSSTL12_CAL STRENGTH"14.25" \nMODE"F"  \n1.540  \n0.477 \nSSTL12_CAL STRENGTH"14.25" \nMODE"M"  \n1.598  \n0.477 \nSSTL12_CAL STRENGTH"14.25" \nMODE"S"  \n1.651  \n0.477 \nSSTL12D_CAL STRENGTH "14.25" \nMODE"F"  \n1.540  \n0.374 \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  51  / 58  \n  \nSSTL12D_CAL STRENGTH "14.25" \nMODE"M"  \n1.598  \n0.374 \nSSTL12D_CAL STRENGTH "14.25" \nMODE"S"  \n1.651  \n0.374 \nHSUL12_CAL STRENGTH"0.1" \nMODE"F"  \n1.615  \n0.477 \nHSUL12_CAL STRENGTH"0.1" \nMODE"M"  \n1.694  \n0.477 \nHSUL12_CAL \nSTRENGTH"0.1" \nMODE"S" 1.754  0.477  \nHSUL12D_CAL \nSTRENGTH "0.1" MODE "F"  \n1.615   \n0.374  \nHSUL12D_CAL \nSTRENGTH "0.1" MODE "M"  \n1.694  \n0.374 \nHSUL12D_CAL \nSTRENGTH "0.1" MODE "S"  \n1.754  \n0.374 \nPOD12_CAL \nMODE"F" 1.562 0.479 \nPOD12_CAL \nMODE"M" 1.632  0.479  \nPOD12_CAL \nMODE"S" 1.697  0.479  \nPOD12D_CAL \nMODE"F" 1.562  0.374  \nPOD12D_CAL MODE "M" 1.632  0.374  \nPOD12D_CAL \nMODE"S" 1.697  0.374  \nHSTL12_I_CAL, \nSTRENGTH "6.3" MODE "F"  \n1.46  \n0.56 \nHSTL12_I_CAL, \nSTRENGTH"6.3"MODE"M"  \n1.51  \n0.56 \nHSTL12_I_CAL, STRENGTH"6.3" \nMODE"S"  \n1.56  \n0.56 \nHSTL12D_I_CAL, STRENGTH"6.3" \nMODE"F"  \n1.46  \n0.374 \nHSTL12D_I_CAL, STRENGTH"6.3" \nMODE"M"  \n1.51  \n0.374 \nHSTL12D_I_CAL, STRENGTH"6.3" \nMODE"S"  \n1.56  \n0.374 \n \n \nNote: The timing parameters of specific usage scenarios are subject to the software timing report \n \n5. Performan ce pa rameters under typical working conditions ( Fabric Performance ) \nThis chapter lists the performance charact eristics that implemen t common applications of Titan2 series FPGAs . \n \n \n \n \n \n \n \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  52  / 58  \n  \n5.1. LVDS perfor mance paramete rs ( LVDS Performance ) \nTable 5-1 HR I /O LVDS highest performance \nDescription Maximum rate Unit IO resource \n- 2 \nSDR LVDS Transmitter  500 Mbps  OSERDES(DATA _WIDTH =4 TO 8)  \nDDR LVDS Transmitter 1000  Mbps OSERDES(DATA _WIDTH =4 TO 8) \nSDR LVDS Receiver 500 Mbps ISERDES(DATA _WIDTH =4 TO 8) \nDDR LVDS Receiver 1000  Mbps ISERDES(DATA _WIDTH =4 TO 8) \n \n \n \nTable 5- 2 HP I/O LVDS highest performance \nDescription Maximum rate Unit IO resource \n- 2 \nSDR LVDS Transmitter 700 Mbps OSERDES(DATA _WIDTH =4 TO 8) \nDDR LVDS Transmitter 1400  Mbps OSERDES(DATA _WIDTH =4 TO 8) \nSDR LVDS Receiver 700 Mbps ISERDES(DATA _WIDTH =4 TO 8) \nDDR LVDS Receiver 1400  Mbps ISERDES(DATA _WIDTH =4 TO 8) \n \n \n5.2. Memo ry interface performance paramete rs ( Memory Interface Performance ) \nTable 5-3 HPI/O Storage Interface Maximum Performance \nDescription Maximum rate Unit \n- 2 \nDDR4  1866  Mbps \nDDR3  TBD Mbps \nDDR3L TBD Mbps \nDDR2  TBD Mbps \nQDRII+ TBD MHz \nRLDRAM3 TBD MHz \nRLDRAM TBD MHz \n \nTable 5-4 HR I/O Storage Interface Highest Performance \nDescription Maximum rate Unit \n- 2 \nDDR3  TBD Mbps \nDDR3L TBD Mbps \nDDR2  TBD Mbps \nLPDDR TBD Mbps \nQDRII+ TBD MHz \nRLDRAM2 TBD MHz \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  53  / 58  \n  \n5.3. DRM ( Dedicated RAM  Module ) performance parameters \nTable 5-5 DRM  highest performance \nPattern Maximum frequenc y (MHz) \n- 2 \nDRM(NW mode & read register enable ) 450 \nDRM(TW mode & read register enable ) 500 \nDRM (RBW mode & read register enable ) 430 \nDRM ( synchronous FIFO mode & read register \nenable ) 450 \nDRM (ECC mode ) 380 \n \n5.4. APM ( Arithmetic Process Module ) performance parameters \nTable 5- 6 APM highest performance \nCondition Maximu m \nfrequency (MHz) \n- 2 \nAll registers used (uses the registers of each  level of the APM ) 460 \nOnly use INREG and PREG (use only APM \'s input and output \nregisters ) 190 \n6. Analog-to-Digital Converter ( ADC ) Characteristics \nThis chapter mainly introduces the characteristic parameters of the ADC hard core of Titan2 series FPGA , as shown in the \nfollowing table. \nTable 6-1 ADC Hard Core Features \nParameter Minimum Typical \nvalue Maximum value Unit Description / condition \nVCCADC = 1.8V ± 5%, VREFADC_P= 1.255V, VREFADC_N= 0V, ADC_CLK_OUT = 26 MHz, Tj:–40°C \n~125° C, dedicate d channe l; \nTypic al values at Tj=+40°C Vinp -p=-0.45dB Full Scale ; \nVCCADC 1.71 1.8 1.89 V Analog supply voltage \nResolution 12 - - - - Bits Resolution \nSample Rate - - - - 1 MSPS Sampling Rate \nChannel - - - - 12  aisle \n \nVoltage \nReference 1.205  1.255  1.305  V External reference voltage \n \n1.230   \n1.255   \n1.280   \nV  \nInternal \nreference \nvoltage Ground VREFA DC_P pin \nto AGND, \n–40°C≤ Tj ≤125°C \nOffset Error - - - - ±4 LSB Bipolar –40°C≤ Tj <125°C \n- - - - ±12 LSB Unipolar –40°C≤ Tj ≤125°C \nGain Error - - ±1 - - %FS Gain  error Gain error after calibration \nDNL - - - - - \n1<DNL<5 LSB Differential Nonlinear ; Nomissing codes \nINL - - - - ±4 LSB Integeral \nNonlinear –40°C≤ T j ≤125°C \n \nSNR_1   \n58  \n- -  \ndB Signal to Noise \nRatio F SAMPLE = 500KS/s, \nF IN = 20kHz \ndedicated channel \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  54 / 58  \n  \n \nSNR_2   \n58   \ndB Signal to Noise \nRatio F SAMPLE = 500KS/s, \nF IN = 20kHz \nAuxiliary channel \n \nTHD_1  \n- -  \n64   \ndB 2nd _ to 7th _ \ntotal \nharmonic \ndistortion F SAMPLE = 500KS/s, \nF IN = 20kHz \ndedicated channel \nTHD_2 - - 62  dB 2nd _ to 7th \n_ total F SAMPLE = 500KS/s, \nF IN = 20 kHz \nAuxiliary channel \nTemperature \nSensor \nAccuracy - - - - ±4 °C Temperature \ndetection \naccuracy  –40°C≤  Tj ≤100°C \n- - - - ±6 °C 100°C < Tj ≤125°C \n \nNote: 1. The typical data in the table above are the test results of different bias voltages at room temperature; \n2. The ADC samples the auxiliary IO channel, and the auxiliary IO needs to be constrained in the 1.8V power domain; \n7. High Speed Serial Transceiver ( HSSTHP ) features \nThis chapter mainly introduces the characteristics of the HSSTHP hard core of the Titan2 series \nFPGA , including the absolute limit rated voltage / current, recommended operating conditions, AC / \nDC characteristics, and the characteristics that support typical protocol operating modes. \n7.1. HSSTHP hard core absolute limit voltage, current rating \nTable 7-1 HSSTHP absolute limit voltage, current rating \nName Minimum Maximum \nvalue Unit Description \nHSSTAVCC –0.5 1.1 V HSST analog power supply 1.0V voltage \nHSSTAVCCPLL –0.5 1.32 V HSST PLL analog power supply 1.2V voltage \nHSSTVCCA –0.5 1.935 V HPLL auxiliary analog power supply voltage for \nHSST \nNote: Exceeding the above limit ratings may cause permanent damage to the device. \n7.2. HSSTHP Hardcore Recommended Operating Conditions \nThe following table lists the recommended operating voltage of the HSSTHP hard core for Titan2 series FPGAs. \n \nTable 7-2 HSSTHP Hardcore Recommended Operating Conditions \nName Minimum Typical \nvalue Maximum \nvalue Unit Description \nVoltage value \n \n \nHSSTAVCC (1)  \n0.97  \n1.0  \n1.03  \nV Analog supply voltage for HSST transmit and \nreceive circuits \n(HSSTHP HPLL VCO  frequency less \nthan  or equal to 10.3125Ghz) \n \n1.02  \n1.05  \n1.08  \nV Analog supply voltage for HSST transmit and \nreceive circuits \n(HPL L of HSSTHP VCO frequency  \ngreate r than  10.3125Ghz) \nHSSTAVCCPLL 1.17 1.2 1.23 V HSST PLL analog power supply 1.2V voltage \nHSSTVCCA 1.75 1.8 1.85 V HPLL auxiliary analog power supply voltage for \nHSST \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  55 / 58  \n  \n7.3. HSSTHP hard core DC characteristic parameters \nTable 7-3 HSSTHP hard core DC characteristics \nName Min Typical Max Unit Condition Description \nInput and output signal DC \ncharacteristics \nHSST_V DINPP 180 - 1000  mV External AC Coupling Differential input \npeak-to-peak \nvoltage \nHSST_V DOUTPP 900 - - mV Swing setting max Differential output \npeak-to-peak \npower \npressure \nHSST_V OUTCMDC HSSTAVCC–HSST_V DOUTPP /4 mV The DC common mode output voltage is \nthe case when the transmitting end is \nfloating \nHSST_V OUTCMAC 1/2 HSSTAVCC mV Common Mode Output Voltage Value: \nExternal AC Coupling \nHSST_R DIN - 100 - Ω Differential input resistance \nHSST_R DOUT - 100 - Ω Differential output resistance \nHSST_TX SKEW - - 14 ps P -side and N -side skew of Tx output \nHSST_C DEXT - 100 - nF Recommended External AC Coupling \nCapacitor Values \nReference Clock Input DC Characteristics \nHSST_V RCLKPP 400 - 2000  mV Differential input peak-to-peak voltage \nHSST_R RCLK 150 220 400 Ω Differential input resistance \nHSST_C RCLKEXT - 100 - nF Recommended External AC Coupling \nCapacitor Values \n \n \n7.4. AC Characteristics of High Speed Serial Transceiver HSSTHP \nHSSTHP hard core are shown in Table 7-4 to Table 7-9 . \nTable 7-4 HSST hard core performance parameters \nName Numerical value Unit Description \n- 5 - 6 - 7 \nHSST_Fmax TBD 12.5 TBD Gbps HSST maximum data rate  \nHSST_Fmin TBD 0.6 TBD Gbps HSST minimum data rate  \nHSST_Fhpllmax TBD 8 TBD GHz HSST Maximum fre quency of HPLL \nHSST_Fhpllmin TBD 4.5 TBD GHz HSST Minimum fre quency of HPLL \nHSST_Flpllmax TBD 6.6 TBD GHz HSST Maximum frequency of LPLL \nHSST_Flpllmin TBD 1.6 TBD GHz HSST Minimum frequency of LPLL \n \nThe HSSTHP referen ce clock switching charact eristics are shown in the table below . \n \nTable 7-5 HSSTHP Hard Reference Clock Switching Characteristics \nName Numerical value Unit Condition Description \nMin Typical \nvalue Max  \nHSST_F REFCLK 60 - 800 MHz Reference clock frequency range \nHSST_TRCLK - 225 - ps 20%- \n80% Reference Clock Rise \nTime \nTitan2 series FPGA device data sheet\n \n \nDS05001（V1.1） Page  56 / 58  \n  \nHSST_TFCLK - 225 - ps 80%- \n20% Reference clock fall \ntime \nHSST_TRATIO 45 50 55 % PLL Reference clock \nduty cycle \n \nTable 7- 6 HSSTHP hard core PLL/Lock lock time characteristics  \nName Numerical value Unit Condition Description \nMin Typical \nvalue Max \nHSST_T PLLLOCK - - 2.5 ms  PLL lock t ime, time \nfrom reset release to lock \n \n \nHSST_T CDRLOCK  \n \n-  \n \n60,000   \n \n2,500,000   \n \nUI 1 After the PLL is locked \nto the reference c lock, \nand af ter swit ching to the \nexternal input data, the \ntime for the CD R to lock  \n \nCDR lock time  \nNote: 1.UI : Unit Interval unit time interval \n \nHSST hard core user clock switch charact eristics are shown in the following table \n \nTable 7-7 HSSTHP Hard User Clock Switch Features \nName Frequency Unit Description \nData Interface Clock Switch \nCharacteristics \nHSST_F T2C 412.5  MHz Maximum frequency  of P_CLK2CORE_TX \nHSST_F R2C 412.5 MHz Maximum frequency  of P_CLK2CORE_RX \nHSST_F TFC 412.5 MHz Maximum frequency  of P_TX_CLK_FR_CORE \nHSST_F RFC 412.5 MHz Maximum frequency  of P_RX_CLK_FR_CORE \nAPB Dynamic configuration interface clock switch characteristics \nHSST_F APB 100 MHz APB CLK maximum frequency \nThe charact eristics of the HSS T hard-core Tran smitter transmit  side switch are shown in the table below. \n \nTable 7-8 HSSTHP hard core Transmitter transmit side switch characteristics \nName Min Typical Max  Unit Condition Description \nHSST_T TXR - 40 - ps 20%- \n80% TX Rise Time \nHSST_T TXF - 40 - ps 80%- \n20% TX fall time \nHSST_T CHSKEW (1) - - 500 ps - TX Skew between \nchannels \nHSST_V TXIDLEAMP - - 25 mV - Elect rical idle Amplitude \nHSST_V TXIDLETIME - - 250 ns - Elect rical idle transition \ntime \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  57 / 58  \n  \nHSST_TJ 0.6G ( LPLL ) (2) - - 0.10 UI  \n0.6Gbps Total Jitter \nHSST_DJ 0.6G ( LPLL ) (2) - - 0.03 UI Deterministic Jitter \nHSST_TJ 1.25G (HPLL) (3) - - 0.15 UI  \n1.25Gbps Total Jitter \nHSST_DJ 1.25G (HPLL) (3) - - 0.06 UI Deterministic Jitter \nHSST_TJ 2.5G (HPLL) (3) \n - - 0.20 UI  \n2.5Gbps Total Jitter \nHSST_DJ 2.5G (HPLL) (3) - - 0.08 UI Deterministic Jitter \nHSST_TJ 3.125G (HPLL) (3) - - 0.32 UI  \n3.125Gbps Total Jitter \nHSST_DJ 3.125G (HPLL) (3) - - 0.16 UI Deterministic Jitter \nHSST_TJ 5.0G (HPLL) (3) - - 0.3 UI  \n5.0Gbps Total Jitter \nHSST_DJ 5.0G(HPLL) (3) - - 0.15 UI Deterministic Jitter \nHSST_TJ 8G (HPLL) (3) -  0.32 UI  \n8Gbps Total Jitter \nHSST_DJ 8G (HPLL) (3) -  0.17 UI Deterministic Jitter \nHSST_TJ 10.3125G (HPLL) (3) -  0.28 UI  \n10.3125Gbps Total Jitter \nHSST_DJ 10.3125G (HPLL) (3) -  0.17 UI Deterministic Jitter \nHSST_TJ 12.5G (HPLL) (3) -  0.32 UI 12.5Gbps Total Jitter \n3) \nHSST_DJ 12.5G (HPLL) -  0.17 UI  Deterministic Jitter \n \nNotes: 1. Chan nels use the same input reference clock, enable channel bonding function; \n2. The 0.6Gbps test condition is LPLL feedback frequency division ratio =16 ; \n3. Other code rate test conditions are HPLL feedback divider ratio =64 . \n \nThe switch characteristics on the receiving side of the HSST hard-core Receiver are shown in the \nfollowing table. \nTable 7-9 Recei ver side switch charact eristics of HSSTHP hard core Receiver \nName Minimum Typical Maximum Unit Description \nHSST_RX TRACK -5000  - 5000  ppm Receiver spread spectrum follow, \nmodulation frequency 33kHz \nHSST_RX LENGTH - - 512 UI Support RX continuous long 0 or long 1 \nlength \nHSST_RX TOLERANCE -1000  - 1000  ppm Frequency offset tolerance of data / \nreference clock \nSinusoidal Jitter Tolerance \nHSST_SJ 2.5 ( LPLL ) 0.45 - - UI Sinusoidal Jitter (1) , 2.5Gbps \nHSST_SJ 3.2 ( LPLL ) 0.45 - - UI Sinusoidal Jitter (1) , 3.2Gbps \nHSST_SJ 3.75 ( LPLL ) 0.44 - - UI Sinusoidal Jitter (1) , 3.75Gbps \nHSST_SJ 4.25 ( LPLL ) 0.44 - - UI Sinusoidal Jitter (1) , 4.25Gbps \nHSST_SJ 5.0 ( LPLL ) 0.35 - - UI Sinusoidal Jitter (1) , 5.0Gbps \nHSST_SJ 6.6 ( LPLL ) 0.44 - - UI Sinusoidal Jitter (1) , 6.6Gbps \nTitan2 series FPGA device data sheet  \nDS05001（V1.1） Page  58 / 58  \n  \nHSST_SJ 6.6 (HPLL) 0.35 - - UI Sinusoidal Jitter (1) , 6.6Gbps \nHSST_SJ 8.0 (HPLL) 0.44 - - UI Sinusoidal Jitter (1) , 8.0Gbps \nHSST_SJ 9.8 (HPLL) 0.3 - - UI Sinusoidal Jitter (1) , 9.8Gbps \nHSST_SJ 9.98 (HPLL) 0.3 - - UI Sinusoidal Jitter (1) , 9.98Gbps \nHSST_SJ 10.3125 (HPLL) 0.3 - - UI Sinusoidal Jitter (1) , 10.3125Gbps \nHSST_SJ 11.18 (HPLL) 0.3 - - UI Sinusoidal Jitter (1) , 11.18Gbps \nHSST_SJ 12.5 (HPLL) 0.3 - - UI Sinusoidal Jitter (1) , 12.5Gbps \nNote: The frequency of the injected sinusoidal jitter is 80MHz , and the test pattern is PRBS31 \n8. PCIe Hard Core Features \nTable 8-1 PCIe performance parameters \nName Numerical value unit Description \nFpclk 250 MHz PCIe core maximum \nclock frequ ency \nFpclk_div2 125 MHz HSST interface  \nmaximum clock \nfrequency  \nFuserclk 125 MHz User int erface  \nmaximum clock \nfrequency  \n'}]
!==============================================================================!
### Component Summary: PG2T390H-6IFFBG676

#### Key Specifications:
- **Voltage Ratings:**
  - Core Supply Voltage (VCC): 1.0V (typical)
  - I/O Supply Voltage (VCCIO): 3.465V (max for HR I/O)
  - Auxiliary Power Supply Voltage (VCCA): 1.8V (typical)
  - DRM Power Supply Voltage (VCC_DRM): 1.0V (typical)

- **Current Ratings:**
  - Quiescent Current (ICCQ): 1665 mA (typical)
  - Quiescent Current for DRM (ICC_DRMQ): 30 mA (typical)
  - Quiescent Current for I/O (ICCIOQ): 40 mA (typical)

- **Power Consumption:**
  - Total power consumption varies based on configuration and usage, with quiescent currents specified above.

- **Operating Temperature Range:**
  - Commercial: 0°C to +85°C
  - Industrial: -40°C to +100°C

- **Package Type:**
  - FFBG676 (27mm x 27mm, 1.0mm pitch)

- **Special Features:**
  - Supports multiple configuration modes (JTAG, SPI, etc.)
  - Integrated ADC with 12-bit resolution and 1 MSPS sampling rate.
  - High-speed serial transceiver supporting data rates up to 12.5 Gbps.
  - Supports various I/O standards including LVDS, HSTL, SSTL, etc.
  - Built-in security features including AES256-GCM encryption and UID protection.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

#### Description:
The PG2T390H-6IFFBG676 is a member of the Titan2 series of Field Programmable Gate Arrays (FPGAs) produced by Shenzhen Pango Microsystems Co., Ltd. This FPGA is built on a 28nm process technology and features a high-performance architecture that includes a configurable logic module (CLM), dedicated RAM (DRM), and an arithmetic processing unit (APM). The device is designed for flexibility and high performance, making it suitable for a wide range of applications.

#### Typical Applications:
- **Video Processing:** The FPGA can be used in video encoding/decoding applications due to its high-speed processing capabilities.
- **Industrial Control:** Its robust architecture allows for real-time processing and control in industrial automation systems.
- **Communication Systems:** The integrated high-speed serial transceiver supports various communication protocols, making it ideal for networking applications.
- **Medical Devices:** The ADC and processing capabilities make it suitable for medical imaging and monitoring systems.
- **Consumer Electronics:** The FPGA can be utilized in devices requiring programmable logic for custom functionalities.

This FPGA is particularly well-suited for applications that demand high performance, flexibility, and security, making it a versatile choice for engineers and developers in various fields.