<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1256</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1256-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1256.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">34-6&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">SYSTEM&#160;MANAGEMENT&#160;MODE</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft03">Debug registers&#160;DR0 through DR3.</p>
<p style="position:absolute;top:122px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:123px;left:93px;white-space:nowrap" class="ft03">The&#160;x87&#160;FPU registers.</p>
<p style="position:absolute;top:145px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:145px;left:93px;white-space:nowrap" class="ft03">The&#160;MTRRs.</p>
<p style="position:absolute;top:167px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:168px;left:93px;white-space:nowrap" class="ft03">Control register&#160;CR2.</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:190px;left:93px;white-space:nowrap" class="ft06">The&#160;model-specific registers&#160;(for the P6 family and Pentium processors) or test registers&#160;TR3 through&#160;TR7&#160;(for&#160;<br/>the Pentium and&#160;Intel486 processors).</p>
<p style="position:absolute;top:229px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:229px;left:93px;white-space:nowrap" class="ft03">The&#160;state of&#160;the trap controller.</p>
<p style="position:absolute;top:251px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:252px;left:93px;white-space:nowrap" class="ft03">The&#160;machine-check architecture&#160;registers.</p>
<p style="position:absolute;top:274px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:274px;left:93px;white-space:nowrap" class="ft03">The&#160;APIC&#160;internal interrupt&#160;state (ISR, IRR, etc.).</p>
<p style="position:absolute;top:296px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:297px;left:93px;white-space:nowrap" class="ft03">The microcode&#160;update state.</p>
<p style="position:absolute;top:321px;left:68px;white-space:nowrap" class="ft06">If an SMI&#160;is used to&#160;power down the&#160;processor,&#160;a power-on reset will be required&#160;before returning&#160;to SMM, which&#160;<br/>will&#160;reset much of this state&#160;back to its default values. So&#160;an SMI handler that is&#160;going to&#160;trigger&#160;power down&#160;should&#160;<br/>first read these&#160;registers listed&#160;above&#160;directly, and save&#160;them (along&#160;with&#160;the rest of&#160;RAM) to&#160;nonvolatile&#160;storage.&#160;<br/>After&#160;the power-on reset,&#160;the continuation of the&#160;SMI&#160;handler should&#160;restore&#160;these values, along&#160;with&#160;the rest of&#160;<br/>the system's&#160;state. Anytime&#160;the&#160;SMI handler changes these registers in&#160;the processor,&#160;it&#160;must also save and restore&#160;<br/>them.</p>
<p style="position:absolute;top:438px;left:428px;white-space:nowrap" class="ft04">NOTES</p>
<p style="position:absolute;top:463px;left:120px;white-space:nowrap" class="ft06">A small subset of&#160;the MSRs&#160;(such&#160;as,&#160;the time-stamp&#160;counter and performance-monitoring&#160;<br/>counters)&#160;are not&#160;arbitrarily writable and&#160;therefore&#160;cannot be saved and&#160;restored.&#160;SMM-based&#160;<br/>power-down and&#160;restoration&#160;should only be performed&#160;with operating systems that&#160;do not&#160;use&#160;or&#160;<br/>rely on the&#160;values of these registers.&#160;<br/>Operating system&#160;developers&#160;should be aware of this fact and insure&#160;that&#160;their operating-system&#160;<br/>assisted&#160;power-down and restoration software is immune to unexpected changes in&#160;these register&#160;<br/>values.</p>
<p style="position:absolute;top:604px;left:68px;white-space:nowrap" class="ft04">34.4.1.1 &#160;&#160;SMRAM State Save&#160;Map and Intel&#160;64&#160;Architecture</p>
<p style="position:absolute;top:633px;left:68px;white-space:nowrap" class="ft06">When the&#160;processor initially enters SMM, it writes&#160;its state&#160;to the state&#160;save&#160;area of the&#160;SMRAM.&#160;The&#160;state save area&#160;<br/>on an Intel 64&#160;processor at&#160;[SMBASE + 8000H&#160;+&#160;7FFFH] and extends&#160;to [SMBASE + 8000H + 7C00H].&#160;<br/>Support for Intel 64&#160;architecture&#160;is&#160;reported&#160;by&#160;CPUID.80000001:EDX[29] = 1.&#160;The&#160;layout of the SMRAM state save&#160;<br/>map&#160;<a href="o_fe12b1e2a880e0ce-1257.html">is shown in Table 34-3.</a>&#160;<br/>Additionally,&#160;the&#160;SMRAM state&#160;save&#160;map&#160;shown in&#160;<a href="o_fe12b1e2a880e0ce-1257.html">Table 34-3&#160;</a>also applies&#160;to processors with the&#160;following CPUID&#160;<br/>signatures&#160;listed&#160;<a href="o_fe12b1e2a880e0ce-1256.html">in Table&#160;34-2,&#160;</a>irrespective&#160;of the&#160;value&#160;in CPUID.80000001:EDX[29].</p>
<p style="position:absolute;top:761px;left:191px;white-space:nowrap" class="ft05">Table 34-2.&#160;&#160; Processor Signatures&#160;and 64-bit SMRAM State&#160;Save&#160;Map Format</p>
<p style="position:absolute;top:783px;left:72px;white-space:nowrap" class="ft09">DisplayFamily_DisplayModel&#160;Processor&#160;Families/Processor Number Series<br/>06_17H</p>
<p style="position:absolute;top:805px;left:255px;white-space:nowrap" class="ft03">Intel Xeon&#160;Processor 5200, 5400 series, Intel Core&#160;2&#160;Quad processor Q9xxx, Intel Core&#160;2 Duo&#160;</p>
<p style="position:absolute;top:822px;left:255px;white-space:nowrap" class="ft03">processors&#160;E8000,&#160;T9000,</p>
<p style="position:absolute;top:844px;left:72px;white-space:nowrap" class="ft03">06_0FH</p>
<p style="position:absolute;top:844px;left:255px;white-space:nowrap" class="ft03">Intel Xeon&#160;Processor 3000, 3200, 5100, 5300, 7300 series, Intel Core&#160;2 Quad, Intel Core&#160;2 Extreme,&#160;</p>
<p style="position:absolute;top:861px;left:255px;white-space:nowrap" class="ft03">Intel Core&#160;2&#160;Duo processors, Intel Pentium&#160;dual-core&#160;processors</p>
<p style="position:absolute;top:883px;left:72px;white-space:nowrap" class="ft03">06_1CH</p>
<p style="position:absolute;top:883px;left:255px;white-space:nowrap" class="ft03">45&#160;nm&#160;Intel® Atom™&#160;processors</p>
</div>
</body>
</html>
