-----------------------
# ğŸŒ[UVM_UART_RX]

> SystemVerilog ê¸°ë°˜ UVMì„ í™œìš©í•´ UART IPì˜ **RX ëª¨ë“ˆ**ì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.


## ğŸ” Overview
ë³¸ í”„ë¡œì íŠ¸ëŠ” UART IPì˜ RX ëª¨ë“ˆì„ ëŒ€ìƒìœ¼ë¡œ UVM Testbenchë¥¼ ì„¤ê³„í•˜ê³ , ì‹œë®¬ë ˆì´ì…˜ì„ í†µí•´ ì•ˆì •ì  ë™ì‘ ê²€ì¦ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

## ğŸ“Œ DUT Spec Analysis

### **1. Key Parameters / Features**
- **Data Bits** : 8bit  
- **Parity Bits** : ì—†ìŒ â†’ ë‹¨ìˆœì„±ê³¼ ë¦¬ì†ŒìŠ¤ ì ˆì•½ì„ ìœ„í•´ parity bit ë¯¸ì‚¬ìš©
- **BAUD Rate** : 9600 bps
- **Oversampling Rate** : 16  
  > UARTëŠ” asynchronous í†µì‹ ì´ë¯€ë¡œ TX/RX í´ëŸ­ì´ ì™„ë²½íˆ ë§ì§€ ì•Šì•„ë„ ë™ì‘í•´ì•¼ í•¨ â†’ **16ë°° Oversampling**ìœ¼ë¡œ íƒ€ì´ë° ë™ê¸°í™” & ì •í™•í•œ ë°ì´í„° ìƒ˜í”Œë§ êµ¬í˜„

---

### **2. System Block Diagram**
![System Block](https://github.com/user-attachments/assets/cdb8ee6c-ed71-44ae-be4e-9f43b3a098cb)


---

### **3. Protocol**
![Protocol](https://github.com/user-attachments/assets/c9d2f031-df47-48eb-9738-e03486856c26)


#### **í•„ìˆ˜ Protocol ê·œì¹™(ASSERTION & COVERAGEë¡œ ê²€ì¦í•  ì˜ˆì •)**
| ê·œì¹™ | ì„¤ëª… |
|------|------|
| **START BIT** | ê° ìˆ˜ì‹  frameì€ ë°˜ë“œì‹œ **start bit = 0**ìœ¼ë¡œ ì‹œì‘í•´ì•¼ í•¨ |
| **STOP BIT**  | ìˆ˜ì‹  ì¢…ë£Œ ì‹œ ë°˜ë“œì‹œ **stop bit = 1**ë¡œ ëë‚˜ì•¼ í•¨ |
| **BIT SEQUENCE** | ë°ì´í„° bitëŠ” **LSB â†’ MSB** ìˆœì„œë¡œ ìˆ˜ì‹  |
| **BIT WIDTH PER CLK** | ê° ë¹„íŠ¸ì˜ durationì€ **baud rate**ì— ë§ì¶°ì•¼ í•¨ |

---

### **4. FSM / ASM**
**ğŸ¯ FSM**  
![FSM](https://github.com/user-attachments/assets/ab4d98de-194a-43ec-aa6f-69704e206bf9)



**ğŸ¯ ASM**  
![ASM](https://github.com/user-attachments/assets/9258bbea-55e2-4839-aee9-675114294dd5)

---



## ğŸ” Verification Plan

## ğŸ“š TB Architecture

## ğŸ“‹ Testcase & Scenario

## âœ¨ Verification Results

## ğŸ”¥ Insights
--------------------------
