afifo_wr8x8192.v,verilog,xil_defaultlib,../../../../ddr3_hdmi.srcs/sources_1/ip/afifo_wr8x8192/sim/afifo_wr8x8192.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
