// VIP
$VERILOG_PATH/dv/vip/spiflash.v
$VERILOG_PATH/dv/vip/tbuart.v
$VERILOG_PATH/dv/vip/wb_rw_test.v

// Mgmt Core Wrapper
$VERILOG_PATH/rtl/defines.v
$VERILOG_PATH/gl/mgmt_core.v
$VERILOG_PATH/gl/DFFRAM.v
$VERILOG_PATH/gl/mgmt_core_wrapper.v

// STD CELLS - they need to be below the defines.v files 
$(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_fd_io/verilog/gf180mcu_fd_io.v
$(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_fd_sc_mcu7t5v0/verilog/gf180mcu_fd_sc_mcu7t5v0_udp.v
$(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_fd_sc_mcu7t5v0/verilog/gf180mcu_fd_sc_mcu7t5v0.v
$(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_fd_ip_sram/verilog/gf180mcu_fd_ip_sram__sram512x8m8wm1.v

