// Seed: 1952949911
module module_0 (
    input  wire  id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  tri1  id_3,
    output wand  id_4,
    output uwire id_5,
    input  tri0  id_6,
    output wor   id_7,
    output tri0  id_8
);
  generate
    assign id_4 = -1;
  endgenerate
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1,
    output tri1 id_2
);
  logic [-1 : 1] id_4 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2
  );
endmodule
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wor id_3,
    output tri id_4,
    output tri id_5,
    input wire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    output wand id_10
);
  wire id_12;
  logic module_2;
  logic [7:0] id_13;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_7,
      id_2,
      id_4,
      id_7,
      id_10,
      id_10
  );
  assign modCall_1.id_2 = 0;
  assign id_13[-1'h0]   = id_6;
endmodule
