Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: testbench.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testbench.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testbench"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : testbench
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" into library work
Parsing module <cordic>.
Analyzing Verilog file "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\channel.v" into library work
Parsing module <channel>.
Analyzing Verilog file "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\testbench.v" into library work
Parsing module <testbench>.
Parsing VHDL file "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\basic_uart.vhd" into library work
Parsing entity <basic_uart>.
Parsing architecture <Behavioral> of entity <basic_uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <testbench>.
Going to vhdl side to elaborate module basic_uart

Elaborating entity <basic_uart> (architecture <Behavioral>) with generics from library <work>.
Back to verilog to continue elaboration

Elaborating module <channel>.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\channel.v" Line 18: Result of 16-bit expression is truncated to fit in 8-bit target.

Elaborating module <cordic(n=7)>.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 29: Signal <in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 35: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 37: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 38: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 39: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 44: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 45: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 46: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 53: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 55: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 56: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 57: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 62: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 63: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 64: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 71: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 73: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 74: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 75: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 80: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 81: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 82: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 89: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 91: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 92: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 93: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 98: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 99: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 100: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 107: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 109: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 110: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 111: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 116: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 117: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 118: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 125: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 127: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 128: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 129: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 134: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 135: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 136: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 143: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 145: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 146: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 147: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 152: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 153: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 154: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 161: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 163: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 164: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 169: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 170: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 178: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 180: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 181: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 184: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 185: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 190: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 192: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 193: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 196: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 197: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 202: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 204: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 205: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 208: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 209: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 214: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 216: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 217: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 220: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 221: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 226: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 228: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 229: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 232: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 233: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 238: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 240: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 241: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 244: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 245: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 250: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 252: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 253: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 256: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v" Line 257: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
Going to vhdl side to elaborate module basic_uart

Elaborating entity <basic_uart> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:758 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\basic_uart.vhd" Line 9: Replacing existing netlist basic_uart(Behavioral)
Back to verilog to continue elaboration
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\channel.v" Line 30: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\channel.v" Line 68: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\testbench.v" Line 21: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <testbench>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\testbench.v".
        A = 2'b00
        B = 2'b01
        C = 2'b10
        D = 2'b11
    Found 2-bit register for signal <y_now>.
WARNING:Xst:737 - Found 1-bit latch for signal <out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   8 Latch(s).
Unit <testbench> synthesized.

Synthesizing Unit <basic_uart>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\basic_uart.vhd".
        DIVISOR = 54
    Found 1-bit register for signal <tx_state_ready>.
    Found 9-bit register for signal <tx_state_bits>.
    Found 8-bit register for signal <rx_state_bits>.
    Found 4-bit register for signal <rx_state_nbits>.
    Found 4-bit register for signal <tx_state_nbits>.
    Found 6-bit register for signal <sample_counter>.
    Found 1-bit register for signal <sample>.
    Found 1-bit register for signal <rx_state_fsm_state>.
    Found 1-bit register for signal <rx_state_enable>.
    Found 1-bit register for signal <tx_state_fsm_state>.
    Found 4-bit register for signal <rx_state_counter>.
    Found 4-bit register for signal <tx_state_counter>.
    Found 6-bit adder for signal <sample_counter[5]_GND_77_o_add_1_OUT> created at line 75.
    Found 4-bit adder for signal <rx_state_nbits[3]_GND_77_o_add_14_OUT> created at line 126.
    Found 4-bit adder for signal <rx_state_counter[3]_GND_77_o_add_19_OUT> created at line 129.
    Found 4-bit adder for signal <tx_state_counter[3]_GND_77_o_add_40_OUT> created at line 181.
    Found 4-bit subtractor for signal <GND_77_o_GND_77_o_sub_34_OUT<3:0>> created at line 178.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <basic_uart> synthesized.

Synthesizing Unit <channel>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\channel.v".
        A = 2'b00
        B = 2'b01
        C = 2'b10
        D = 2'b11
    Found 2-bit register for signal <y_now>.
    Found 4-bit register for signal <counter>.
    Found finite state machine <FSM_0> for signal <y_now>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_INV_75_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_9_o_add_17_OUT> created at line 68.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rx>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out> created at line 73
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <counter[3]_PWR_9_o_LessThan_11_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred  17 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <channel> synthesized.

Synthesizing Unit <cordic>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\testbench4\testbench4\cordic.v".
        n = 7
        a = 4'b0000
        b = 4'b0001
        c = 4'b0011
        d = 4'b0010
        e = 4'b0110
        f = 4'b0111
        g = 4'b0101
        h = 4'b0100
        i = 4'b1100
        j = 4'b1101
        k = 4'b1111
        l = 4'b1110
        m = 4'b1010
        q = 4'b1011
        o = 4'b1001
        p = 4'b1000
    Found 4-bit register for signal <y_now>.
    Found finite state machine <FSM_1> for signal <y_now>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 0                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_INV_67_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_8_OUT> created at line 44.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_10_OUT> created at line 45.
    Found 24-bit subtractor for signal <z[7]_GND_18_o_sub_11_OUT> created at line 46.
    Found 16-bit subtractor for signal <n0416> created at line 55.
    Found 16-bit subtractor for signal <n0419> created at line 56.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_24_OUT> created at line 62.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_26_OUT> created at line 63.
    Found 24-bit subtractor for signal <z[7]_GND_18_o_sub_27_OUT> created at line 64.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_40_OUT> created at line 80.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_42_OUT> created at line 81.
    Found 24-bit subtractor for signal <z[7]_GND_18_o_sub_43_OUT> created at line 82.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_50_OUT> created at line 91.
    Found 24-bit subtractor for signal <z[7]_GND_18_o_sub_55_OUT> created at line 100.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_62_OUT> created at line 109.
    Found 24-bit subtractor for signal <z[7]_GND_18_o_sub_67_OUT> created at line 118.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_74_OUT> created at line 127.
    Found 24-bit subtractor for signal <z[7]_GND_18_o_sub_79_OUT> created at line 136.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_86_OUT> created at line 145.
    Found 24-bit subtractor for signal <z[7]_GND_18_o_sub_91_OUT> created at line 154.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_98_OUT> created at line 163.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_99_OUT> created at line 164.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_110_OUT> created at line 184.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_117_OUT> created at line 196.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_124_OUT> created at line 208.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_131_OUT> created at line 220.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_145_OUT> created at line 244.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_152_OUT> created at line 256.
    Found 16-bit adder for signal <x[7]_y[7]_add_2_OUT> created at line 37.
    Found 16-bit adder for signal <y[7]_x[7]_add_4_OUT> created at line 38.
    Found 24-bit adder for signal <z[7]_GND_18_o_add_5_OUT> created at line 39.
    Found 16-bit adder for signal <x[7]_y[7]_add_18_OUT> created at line 55.
    Found 16-bit adder for signal <y[7]_x[7]_add_20_OUT> created at line 56.
    Found 24-bit adder for signal <z[7]_GND_18_o_add_21_OUT> created at line 57.
    Found 16-bit adder for signal <x[7]_y[7]_add_22_OUT> created at line 62.
    Found 16-bit adder for signal <x[7]_y[7]_add_34_OUT> created at line 73.
    Found 16-bit adder for signal <y[7]_x[7]_add_36_OUT> created at line 74.
    Found 24-bit adder for signal <z[7]_GND_18_o_add_37_OUT> created at line 75.
    Found 24-bit adder for signal <z[7]_GND_18_o_add_51_OUT> created at line 93.
    Found 16-bit adder for signal <x[7]_y[7]_add_52_OUT> created at line 98.
    Found 24-bit adder for signal <z[7]_GND_18_o_add_63_OUT> created at line 111.
    Found 16-bit adder for signal <x[7]_y[7]_add_64_OUT> created at line 116.
    Found 24-bit adder for signal <z[7]_GND_18_o_add_75_OUT> created at line 129.
    Found 16-bit adder for signal <x[7]_y[7]_add_76_OUT> created at line 134.
    Found 24-bit adder for signal <z[7]_GND_18_o_add_87_OUT> created at line 147.
    Found 16-bit adder for signal <x[7]_y[7]_add_88_OUT> created at line 152.
    Found 16-bit adder for signal <x[7]_y[7]_add_99_OUT> created at line 169.
    Found 16-bit adder for signal <y[7]_x[7]_add_100_OUT> created at line 170.
    Found 16-bit adder for signal <y[7]_x[7]_add_107_OUT> created at line 180.
    Found 10-bit adder for signal <zt[1]_PWR_10_o_add_108_OUT> created at line 181.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_110_OUT> created at line 185.
    Found 16-bit adder for signal <y[7]_x[7]_add_114_OUT> created at line 192.
    Found 10-bit adder for signal <zt[1]_PWR_10_o_add_115_OUT> created at line 193.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_117_OUT> created at line 197.
    Found 16-bit adder for signal <y[7]_x[7]_add_121_OUT> created at line 204.
    Found 10-bit adder for signal <zt[1]_PWR_10_o_add_122_OUT> created at line 205.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_124_OUT> created at line 209.
    Found 16-bit adder for signal <y[7]_x[7]_add_128_OUT> created at line 216.
    Found 10-bit adder for signal <zt[1]_PWR_10_o_add_129_OUT> created at line 217.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_131_OUT> created at line 221.
    Found 10-bit adder for signal <zt[1]_PWR_10_o_add_136_OUT> created at line 229.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_138_OUT> created at line 233.
    Found 16-bit adder for signal <y[7]_x[7]_add_142_OUT> created at line 240.
    Found 10-bit adder for signal <zt[1]_PWR_10_o_add_143_OUT> created at line 241.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_145_OUT> created at line 245.
    Found 16-bit adder for signal <y[7]_x[7]_add_149_OUT> created at line 252.
    Found 10-bit adder for signal <zt[1]_PWR_10_o_add_150_OUT> created at line 253.
    Found 10-bit adder for signal <zt[1]_GND_18_o_add_152_OUT> created at line 257.
    Found 16-bit 16-to-1 multiplexer for signal <y> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[7]_Mux_180_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[6]_Mux_182_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[5]_Mux_184_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[4]_Mux_186_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[3]_Mux_188_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[2]_Mux_190_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[1]_Mux_192_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[0]_Mux_194_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-1]_Mux_196_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-2]_Mux_198_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-3]_Mux_200_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-4]_Mux_202_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-5]_Mux_204_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-6]_Mux_206_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-7]_Mux_208_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-8]_Mux_210_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-6]_Mux_238_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-14]_Mux_254_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[4]_Mux_218_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-3]_Mux_232_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-13]_Mux_252_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[6]_Mux_214_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[7]_Mux_212_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-11]_Mux_248_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-7]_Mux_240_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[1]_Mux_224_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-9]_Mux_244_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-2]_Mux_230_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[3]_Mux_220_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-5]_Mux_236_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-10]_Mux_246_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[0]_Mux_226_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-16]_Mux_258_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-15]_Mux_256_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[2]_Mux_222_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-4]_Mux_234_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[5]_Mux_216_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-1]_Mux_228_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-8]_Mux_242_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-12]_Mux_250_o> created at line 24.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  48 Adder/Subtractor(s).
	inferred  58 Latch(s).
	inferred 147 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cordic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 59
 10-bit adder                                          : 7
 16-bit adder                                          : 14
 16-bit addsub                                         : 5
 16-bit subtractor                                     : 15
 24-bit addsub                                         : 7
 4-bit adder                                           : 7
 4-bit subtractor                                      : 2
 6-bit adder                                           : 2
# Registers                                            : 26
 1-bit register                                        : 10
 2-bit register                                        : 1
 4-bit register                                        : 9
 6-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 2
# Latches                                              : 83
 1-bit latch                                           : 83
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 171
 1-bit 2-to-1 multiplexer                              : 89
 1-bit 8-to-1 multiplexer                              : 24
 1-bit 9-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 7
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <y_now_1> (without init value) has a constant value of 0 in block <testbench>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <basic_uart>.
The following registers are absorbed into counter <sample_counter>: 1 register on signal <sample_counter>.
The following registers are absorbed into counter <rx_state_nbits>: 1 register on signal <rx_state_nbits>.
The following registers are absorbed into counter <rx_state_counter>: 1 register on signal <rx_state_counter>.
The following registers are absorbed into counter <tx_state_counter>: 1 register on signal <tx_state_counter>.
Unit <basic_uart> synthesized (advanced).

Synthesizing (advanced) Unit <channel>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <channel> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 50
 10-bit adder                                          : 7
 16-bit adder                                          : 14
 16-bit addsub                                         : 5
 16-bit subtractor                                     : 15
 24-bit addsub                                         : 7
 4-bit subtractor                                      : 2
# Counters                                             : 9
 4-bit up counter                                      : 7
 6-bit up counter                                      : 2
# Registers                                            : 54
 Flip-Flops                                            : 54
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 167
 1-bit 2-to-1 multiplexer                              : 89
 1-bit 8-to-1 multiplexer                              : 24
 1-bit 9-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 7
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <y_now_1> (without init value) has a constant value of 0 in block <testbench>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mychan/FSM_0> on signal <y_now[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mychan/mycordic/FSM_1> on signal <y_now[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0110  | 0110
 0010  | 0010
 1100  | 1100
 0100  | 0100
 0111  | 0111
 0101  | 0101
 1000  | 1000
 1011  | 1011
 1001  | 1001
 1101  | 1101
 1111  | 1111
 1010  | 1010
 1110  | 1110
-------------------
WARNING:Xst:2677 - Node <zt_1> of sequential type is unconnected in block <cordic>.
WARNING:Xst:2677 - Node <zt_-8> of sequential type is unconnected in block <cordic>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Madd_y[7]_x[7]_add_36_OUT_cy<10>, Mmux_y_now[3]_zt[1]_Mux_164_o, Madd_y[7]_x[7]_add_36_OUT_cy<4>, Mmux_y_615, Madd_y[7]_x[7]_add_36_OUT_cy<1>, Madd_y[7]_x[7]_add_36_OUT_lut<0>, Madd_y[7]_x[7]_add_36_OUT_cy<13>, Madd_y[7]_x[7]_add_36_OUT_cy<9>, y_now[3]_zt[1]_Mux_164_o, y<-8>, Madd_y[7]_x[7]_add_36_OUT_cy<11>, y[7]_x[7]_add_36_OUT<0>, Madd_y[7]_x[7]_add_36_OUT_cy<6>, Madd_y[7]_x[7]_add_36_OUT_cy<5>, Msub_n0419_lut<0>, Madd_y[7]_x[7]_add_36_OUT_cy<2>, y[7]_x[7]_add_36_OUT<15>, zt[1]_zt[1]_mux_119_OUT<7>, y[7]_y[7]_mux_47_OUT<0>, Mmux_y_67, y[7]_y[7]_mux_47_OUT<15>, Madd_y[7]_x[7]_add_36_OUT_cy<14>, Madd_y[7]_x[7]_add_36_OUT_cy<8>, y<7>1, Madd_y[7]_x[7]_add_36_OUT_cy<7>, Mmux_y_4_f715, Madd_y[7]_x[7]_add_36_OUT_cy<3>, Madd_y[7]_x[7]_add_36_OUT_cy<0>, n0419<0>, Mmux_y_4_f77, Mmux_zt[1]_zt[1]_mux_119_OUT_rs_lut<7>, Madd_y[7]_x[7]_add_36_OUT_cy<12>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Maddsub_x[7]_x[7]_mux_103_OUT_cy<8>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<11>, y<-7>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<14>, y[7]_x[7]_add_36_OUT<5>, Msub_n0419_cy<1>, n0419<1>, Mmux_y_66, y[7]_y[7]_mux_47_OUT<5>, Maddsub_x[7]_x[7]_mux_103_OUT_lut<0>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<1>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<4>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<7>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<10>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<13>, Mmux_y_4_f72, y<-3>, Madd_y[7]_x[7]_add_36_OUT_lut<1>, n0419<5>, Msub_n0419_cy<4>, Mmux_y_4_f76, Msub_n0419_cy<2>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<0>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<3>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<6>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<9>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<12>, y_now[3]_x[7]_Mux_180_o, Mmux_y_62, y[7]_x[7]_add_36_OUT<1>, Madd_y[7]_x[7]_add_36_OUT_lut<5>, Msub_n0419_lut<1>, y[7]_y[7]_mux_47_OUT<1>, Msub_n0419_cy<3>, x[7]_x[7]_mux_103_OUT<15>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<2>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<5>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_now[3]_x[6]_Mux_182_o, Maddsub_x[7]_x[7]_mux_70_OUT_cy<7>, y[7]_x[7]_add_36_OUT<2>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<10>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<13>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<5>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<4>, y[7]_y[7]_mux_47_OUT<2>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<6>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<9>, Msub_n0419_lut<2>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<12>, Mmux_y_4_f75, Mmux_y_65, Maddsub_x[7]_x[7]_mux_70_OUT_cy<3>, y_now[3]_x[6]_Mux_182_o, Maddsub_x[7]_x[7]_mux_70_OUT_lut<0>, n0419<2>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<1>, y<-6>, x[7]_x[7]_mux_70_OUT<14>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<8>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<11>, Madd_y[7]_x[7]_add_36_OUT_lut<2>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<2>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<0>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y_now[3]_x[5]_Mux_184_o, Madd_y[7]_x[7]_add_36_OUT_lut<3>, Mmux_y_now[3]_x[5]_Mux_184_o, Mmux_y_4_f74, Msub_n0419_lut<3>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<7>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<6>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<10>, y[7]_x[7]_add_36_OUT<3>, Mmux_y_64, y[7]_y[7]_mux_47_OUT<3>, Maddsub_x[7]_x[7]_mux_58_OUT_lut<2>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<5>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<3>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<9>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<12>, x[7]_x[7]_mux_58_OUT<13>, y<-5>, n0419<3>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<2>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<4>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<8>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<11>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Madd_y[7]_x[7]_add_36_OUT_lut<14>, Mmux_y_4_f71, x[7]_x[7]_mux_70_OUT<12>, Madd_y[7]_x[7]_add_36_OUT_lut<6>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<12>, Mmux_y_614, y[7]_x[7]_add_36_OUT<14>, Mmux_y_61, Msub_n0419_cy<7>, y[7]_y[7]_mux_47_OUT<14>, Msub_n0419_cy<13>, Msub_n0419_cy<10>, y[7]_x[7]_add_36_OUT<6>, Msub_n0419_cy<12>, Msub_n0419_lut<6>, y<6>, y[7]_y[7]_mux_47_OUT<6>, Mmux_y_now[3]_x[4]_Mux_186_o, y<-2>, y_now[3]_x[4]_Mux_186_o, Msub_n0419_cy<11>, Mmux_y_4_f714, n0419<6>, Msub_n0419_cy<6>, Msub_n0419_cy<8>, n0419<14>, Msub_n0419_cy<9>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y_now[3]_x[3]_Mux_188_o, Mmux_y_613, n0419<13>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<11>, Madd_y[7]_x[7]_add_36_OUT_lut<13>, Msub_n0419_lut<13>, x[7]_x[7]_mux_70_OUT<11>, y[7]_x[7]_add_36_OUT<13>, Mmux_y_4_f713, Mmux_y_now[3]_x[3]_Mux_188_o, y[7]_y[7]_mux_47_OUT<13>, y<5>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_now[3]_x[2]_Mux_190_o, Mmux_y_612, y<4>, n0419<12>, Madd_y[7]_x[7]_add_36_OUT_lut<12>, y_now[3]_x[2]_Mux_190_o, x[7]_x[7]_mux_70_OUT<10>, y[7]_x[7]_add_36_OUT<12>, y[7]_y[7]_mux_47_OUT<12>, Msub_n0419_lut<12>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<10>, Mmux_y_4_f712.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: x[7]_x[7]_mux_70_OUT<9>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<9>, y[7]_x[7]_add_36_OUT<11>, Mmux_y_611, y[7]_y[7]_mux_47_OUT<11>, Madd_y[7]_x[7]_add_36_OUT_lut<11>, Msub_n0419_lut<11>, y_now[3]_x[1]_Mux_192_o, y<3>, Mmux_y_4_f711, n0419<11>, Mmux_y_now[3]_x[1]_Mux_192_o.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y_now[3]_x[0]_Mux_194_o, Mmux_y_610, Maddsub_x[7]_x[7]_mux_70_OUT_lut<8>, n0419<10>, Msub_n0419_lut<10>, Madd_y[7]_x[7]_add_36_OUT_lut<10>, x[7]_x[7]_mux_70_OUT<8>, y<2>, y[7]_x[7]_add_36_OUT<10>, Mmux_y_4_f710, y[7]_y[7]_mux_47_OUT<10>, Mmux_y_now[3]_x[0]_Mux_194_o.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_69, n0419<9>, x[7]_x[7]_mux_70_OUT<7>, y_now[3]_x[-1]_Mux_196_o, y<1>, y[7]_x[7]_add_36_OUT<9>, Mmux_y_4_f79, Msub_n0419_lut<9>, y[7]_y[7]_mux_47_OUT<9>, Madd_y[7]_x[7]_add_36_OUT_lut<9>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<7>, Mmux_y_now[3]_x[-1]_Mux_196_o.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: x[7]_x[7]_mux_70_OUT<6>, y[7]_x[7]_add_36_OUT<8>, y[7]_y[7]_mux_47_OUT<8>, Mmux_y_68, y<0>, n0419<8>, Mmux_y_4_f78, Mmux_y_now[3]_x[-2]_Mux_198_o, Madd_y[7]_x[7]_add_36_OUT_lut<8>, y_now[3]_x[-2]_Mux_198_o, Msub_n0419_lut<8>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<6>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y_now[3]_x[-3]_Mux_200_o, Madd_y[7]_x[7]_add_36_OUT_lut<7>, Mmux_y_6, n0419<7>, Mmux_y_now[3]_x[-3]_Mux_200_o, y<-1>, Msub_n0419_lut<7>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<5>, x[7]_x[7]_mux_70_OUT<5>, y[7]_x[7]_add_36_OUT<7>, Mmux_y_4_f7, y[7]_y[7]_mux_47_OUT<7>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y_now[3]_x[-4]_Mux_202_o, Maddsub_x[7]_x[7]_mux_82_OUT_cy<2>, Maddsub_x[7]_x[7]_mux_82_OUT_cy<1>, n0419<4>, Madd_y[7]_x[7]_add_36_OUT_lut<4>, Maddsub_x[7]_x[7]_mux_82_OUT_lut<1>, Maddsub_x[7]_x[7]_mux_82_OUT_cy<3>, Mmux_y_63, Msub_n0419_lut<4>, Mmux_y_now[3]_x[-4]_Mux_202_o, y[7]_x[7]_add_36_OUT<4>, Mmux_y_4_f73, y<-4>, y[7]_y[7]_mux_47_OUT<4>, x[7]_x[7]_mux_82_OUT<4>.
WARNING:Xst:2041 - Unit channel: 1 internal tristate is replaced by logic (pull-up yes): out.

Optimizing unit <testbench> ...

Optimizing unit <basic_uart> ...

Optimizing unit <channel> ...

Optimizing unit <cordic> ...
INFO:Xst:3203 - The FF/Latch <myUART/tx_state_ready> in Unit <testbench> is the opposite to the following FF/Latch, which will be removed : <myUART/tx_state_fsm_state> 
INFO:Xst:3203 - The FF/Latch <mychan/myUART/tx_state_fsm_state> in Unit <testbench> is the opposite to the following FF/Latch, which will be removed : <mychan/myUART/tx_state_ready> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testbench, actual ratio is 27.
Latch mychan/mycordic/x_-1 has been replicated 1 time(s)
Latch mychan/mycordic/x_-2 has been replicated 1 time(s)
Latch mychan/mycordic/x_-3 has been replicated 1 time(s)
Latch mychan/mycordic/x_-4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : testbench.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2793
#      GND                         : 1
#      INV                         : 12
#      LUT2                        : 677
#      LUT3                        : 359
#      LUT4                        : 32
#      LUT5                        : 62
#      LUT6                        : 174
#      MUXCY                       : 684
#      MUXF7                       : 48
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 727
# FlipFlops/Latches                : 183
#      FDC                         : 14
#      FDCE                        : 37
#      FDPE                        : 19
#      FDR                         : 7
#      FDRE                        : 20
#      LD                          : 86
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             175  out of  11440     1%  
 Number of Slice LUTs:                 1316  out of   5720    23%  
    Number used as Logic:              1316  out of   5720    23%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1354
   Number with an unused Flip Flop:    1179  out of   1354    87%  
   Number with an unused LUT:            38  out of   1354     2%  
   Number of fully used LUT-FF pairs:   137  out of   1354    10%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    102    17%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                                                        | Clock buffer(FF name)          | Load  |
----------------------------------------------------------------------------------------------------+--------------------------------+-------+
clk                                                                                                 | BUFGP                          | 97    |
myUART/rx_state_enable                                                                              | NONE(out_5)                    | 8     |
mychan/y_now[1]_GND_9_o_equal_24_o(mychan/y_now_y_now[1]_GND_9_o_equal_24_o1:O)                     | NONE(*)(mychan/rx)             | 1     |
mychan/y_now[1]_PWR_9_o_equal_7_o(mychan/y_now_y_now[1]_PWR_9_o_equal_7_o1:O)                       | NONE(*)(mychan/tx_data_1)      | 8     |
mychan/myUART/rx_state_enable                                                                       | NONE(mychan/gotocor_0)         | 8     |
mychan/mycordic/Mmux_y_now[3]_zt[1]_Mux_174_o11(mychan/mycordic/Mmux_y_now[3]_zt[1]_Mux_174_o1111:O)| NONE(*)(mychan/mycordic/tanh_0)| 8     |
mychan/mycordic/y_now[3]_PWR_14_o_Mux_163_o(mychan/mycordic/y_now[3]_PWR_14_o_Mux_163_o1:O)         | NONE(*)(mychan/mycordic/zt_-7) | 8     |
mychan/mycordic/y_now[3]_GND_29_o_Mux_181_o(mychan/mycordic/y_now[3]_GND_29_o_Mux_181_o1:O)         | BUFG(*)(mychan/mycordic/x_-8)  | 21    |
mychan/mycordic/y_now_FSM_FFd1                                                                      | BUFG                           | 24    |
----------------------------------------------------------------------------------------------------+--------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 81.869ns (Maximum Frequency: 12.215MHz)
   Minimum input arrival time before clock: 4.425ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.123ns (frequency: 242.539MHz)
  Total number of paths / destination ports: 894 / 191
-------------------------------------------------------------------------
Delay:               4.123ns (Levels of Logic = 2)
  Source:            myUART/rx_state_counter_0 (FF)
  Destination:       myUART/rx_state_nbits_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: myUART/rx_state_counter_0 to myUART/rx_state_nbits_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   1.059  myUART/rx_state_counter_0 (myUART/rx_state_counter_0)
     LUT5:I0->O            2   0.203   0.981  myUART/_n0199_inv11 (myUART/_n0199_inv1)
     LUT6:I0->O           12   0.203   0.908  myUART/_n0176_inv1 (myUART/_n0176_inv)
     FDCE:CE                   0.322          myUART/rx_state_bits_0
    ----------------------------------------
    Total                      4.123ns (1.175ns logic, 2.948ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mychan/mycordic/y_now[3]_PWR_14_o_Mux_163_o'
  Clock period: 4.306ns (frequency: 232.226MHz)
  Total number of paths / destination ports: 159 / 8
-------------------------------------------------------------------------
Delay:               4.306ns (Levels of Logic = 6)
  Source:            mychan/mycordic/zt_-4 (LATCH)
  Destination:       mychan/mycordic/zt_-2 (LATCH)
  Source Clock:      mychan/mycordic/y_now[3]_PWR_14_o_Mux_163_o falling
  Destination Clock: mychan/mycordic/y_now[3]_PWR_14_o_Mux_163_o falling

  Data Path: mychan/mycordic/zt_-4 to mychan/mycordic/zt_-2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              13   0.498   1.037  mychan/mycordic/zt_-4 (mychan/mycordic/zt_-4)
     LUT2:I0->O            1   0.203   0.000  mychan/mycordic/Mmux_zt[1]_zt[1]_mux_147_OUT_rs_lut<4> (mychan/mycordic/Mmux_zt[1]_zt[1]_mux_147_OUT_rs_lut<4>)
     MUXCY:S->O            1   0.172   0.000  mychan/mycordic/Mmux_zt[1]_zt[1]_mux_147_OUT_rs_cy<4> (mychan/mycordic/Mmux_zt[1]_zt[1]_mux_147_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Mmux_zt[1]_zt[1]_mux_147_OUT_rs_cy<5> (mychan/mycordic/Mmux_zt[1]_zt[1]_mux_147_OUT_rs_cy<5>)
     XORCY:CI->O           1   0.180   0.808  mychan/mycordic/Mmux_zt[1]_zt[1]_mux_147_OUT_rs_xor<6> (mychan/mycordic/zt[1]_zt[1]_mux_147_OUT<6>)
     LUT6:I3->O            1   0.205   0.944  mychan/mycordic/y_now[3]_zt[1]_Mux_166_o1 (mychan/mycordic/y_now[3]_zt[1]_Mux_166_o1)
     LUT6:I0->O            1   0.203   0.000  mychan/mycordic/y_now[3]_zt[1]_Mux_166_o4 (mychan/mycordic/y_now[3]_zt[1]_Mux_166_o)
     LD:D                      0.037          mychan/mycordic/zt_-2
    ----------------------------------------
    Total                      4.306ns (1.517ns logic, 2.789ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mychan/mycordic/y_now[3]_GND_29_o_Mux_181_o'
  Clock period: 81.869ns (frequency: 12.215MHz)
  Total number of paths / destination ports: 156728341110598680000000000 / 21
-------------------------------------------------------------------------
Delay:               81.869ns (Levels of Logic = 136)
  Source:            mychan/mycordic/x_-8 (LATCH)
  Destination:       mychan/mycordic/x_6 (LATCH)
  Source Clock:      mychan/mycordic/y_now[3]_GND_29_o_Mux_181_o falling
  Destination Clock: mychan/mycordic/y_now[3]_GND_29_o_Mux_181_o falling

  Data Path: mychan/mycordic/x_-8 to mychan/mycordic/x_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.498   0.803  mychan/mycordic/x_-8 (mychan/mycordic/x_-8)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Msub_n0419_lut<0> (mychan/mycordic/Msub_n0419_lut<0>)
     XORCY:LI->O           3   0.136   0.755  mychan/mycordic/Msub_n0419_xor<0> (mychan/mycordic/n0419<0>)
     LUT2:I0->O            1   0.203   0.000  mychan/mycordic/Madd_y[7]_x[7]_add_36_OUT_lut<0> (mychan/mycordic/Madd_y[7]_x[7]_add_36_OUT_lut<0>)
     XORCY:LI->O           1   0.136   0.580  mychan/mycordic/Madd_y[7]_x[7]_add_36_OUT_xor<0> (mychan/mycordic/y[7]_x[7]_add_36_OUT<0>)
     LUT3:I2->O            1   0.205   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT17 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<0>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_67 (mychan/mycordic/Mmux_y_67)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_6 (mychan/mycordic/Mmux_y_4_f77)
     MUXF8:I0->O          17   0.144   1.028  mychan/mycordic/Mmux_y_2_f8_6 (mychan/mycordic/y<-8>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<0> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<0>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<0> (mychan/mycordic/x[7]_y[7]_add_22_OUT<0>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<0> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<0>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<1> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<1>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT81 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<1>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_66 (mychan/mycordic/Mmux_y_66)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_5 (mychan/mycordic/Mmux_y_4_f76)
     MUXF8:I0->O          18   0.144   1.050  mychan/mycordic/Mmux_y_2_f8_5 (mychan/mycordic/y<-7>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<1> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<1>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<1> (mychan/mycordic/x[7]_y[7]_add_22_OUT<1>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<1> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<1>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<2> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<2>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT91 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<2>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_65 (mychan/mycordic/Mmux_y_65)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_4 (mychan/mycordic/Mmux_y_4_f75)
     MUXF8:I0->O          21   0.144   1.114  mychan/mycordic/Mmux_y_2_f8_4 (mychan/mycordic/y<-6>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<2> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<2>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<2> (mychan/mycordic/x[7]_y[7]_add_22_OUT<2>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<2> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<2>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<3> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<3>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT101 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<3>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_64 (mychan/mycordic/Mmux_y_64)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_3 (mychan/mycordic/Mmux_y_4_f74)
     MUXF8:I0->O          24   0.144   1.173  mychan/mycordic/Mmux_y_2_f8_3 (mychan/mycordic/y<-5>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<3> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<3>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<3> (mychan/mycordic/x[7]_y[7]_add_22_OUT<3>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<3> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<3>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<4> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<4>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT111 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<4>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_63 (mychan/mycordic/Mmux_y_63)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_2 (mychan/mycordic/Mmux_y_4_f73)
     MUXF8:I0->O          27   0.144   1.221  mychan/mycordic/Mmux_y_2_f8_2 (mychan/mycordic/y<-4>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<4> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<4>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<4> (mychan/mycordic/x[7]_y[7]_add_22_OUT<4>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<4> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<5> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<5>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT121 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<5>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_62 (mychan/mycordic/Mmux_y_62)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_1 (mychan/mycordic/Mmux_y_4_f72)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8_1 (mychan/mycordic/y<-3>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<5> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<5>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<5> (mychan/mycordic/x[7]_y[7]_add_22_OUT<5>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<5> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<5>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<6> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<6>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT131 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<6>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_61 (mychan/mycordic/Mmux_y_61)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_0 (mychan/mycordic/Mmux_y_4_f71)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8_0 (mychan/mycordic/y<-2>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<6> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<6>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<6> (mychan/mycordic/x[7]_y[7]_add_22_OUT<6>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<6> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<7> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<7>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT141 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<7>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_6 (mychan/mycordic/Mmux_y_6)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7 (mychan/mycordic/Mmux_y_4_f7)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8 (mychan/mycordic/y<-1>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<7> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<7>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<7> (mychan/mycordic/x[7]_y[7]_add_22_OUT<7>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<7> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<7>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<8> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<8>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT151 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<8>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_68 (mychan/mycordic/Mmux_y_68)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_7 (mychan/mycordic/Mmux_y_4_f78)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8_7 (mychan/mycordic/y<0>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<8> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<8>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<8> (mychan/mycordic/x[7]_y[7]_add_22_OUT<8>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<8> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<9> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<9>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT161 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<9>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_69 (mychan/mycordic/Mmux_y_69)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_8 (mychan/mycordic/Mmux_y_4_f79)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8_8 (mychan/mycordic/y<1>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<9> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<9>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<9> (mychan/mycordic/x[7]_y[7]_add_22_OUT<9>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<9> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<9>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<10> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<10>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT21 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<10>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_610 (mychan/mycordic/Mmux_y_610)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_9 (mychan/mycordic/Mmux_y_4_f710)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8_9 (mychan/mycordic/y<2>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<10> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<10>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<10> (mychan/mycordic/x[7]_y[7]_add_22_OUT<10>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<10> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<10>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<11> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<11>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT31 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<11>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_611 (mychan/mycordic/Mmux_y_611)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_10 (mychan/mycordic/Mmux_y_4_f711)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8_10 (mychan/mycordic/y<3>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<11> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<11>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<11> (mychan/mycordic/x[7]_y[7]_add_22_OUT<11>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<11> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<11>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<12> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<12>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT41 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<12>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_612 (mychan/mycordic/Mmux_y_612)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_11 (mychan/mycordic/Mmux_y_4_f712)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8_11 (mychan/mycordic/y<4>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<12> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<12>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<12> (mychan/mycordic/x[7]_y[7]_add_22_OUT<12>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<12> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<12>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<13> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<13>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT51 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<13>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_613 (mychan/mycordic/Mmux_y_613)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_12 (mychan/mycordic/Mmux_y_4_f713)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8_12 (mychan/mycordic/y<5>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<13> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<13>)
     XORCY:LI->O           6   0.136   0.744  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<13> (mychan/mycordic/x[7]_y[7]_add_22_OUT<13>)
     MUXCY:DI->O           1   0.145   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<13> (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<13>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<14> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<14>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT61 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<14>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_614 (mychan/mycordic/Mmux_y_614)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_13 (mychan/mycordic/Mmux_y_4_f714)
     MUXF8:I0->O          28   0.144   1.235  mychan/mycordic/Mmux_y_2_f8_13 (mychan/mycordic/y<6>)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<14> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<14>)
     MUXCY:S->O            0   0.172   0.000  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_cy<14> (mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_cy<14>)
     XORCY:CI->O           6   0.180   0.745  mychan/mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<15> (mychan/mycordic/x[7]_y[7]_add_22_OUT<15>)
     LUT2:I1->O            0   0.205   0.000  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_lut<15>1 (mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_lut<15>)
     XORCY:LI->O           1   0.136   0.684  mychan/mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<15> (mychan/mycordic/y[7]_x[7]_sub_42_OUT<15>)
     LUT3:I1->O            1   0.203   0.808  mychan/mycordic/Mmux_y[7]_y[7]_mux_47_OUT71 (mychan/mycordic/y[7]_y[7]_mux_47_OUT<15>)
     LUT5:I2->O            1   0.205   0.000  mychan/mycordic/Mmux_y_615 (mychan/mycordic/Mmux_y_615)
     MUXF7:I0->O           1   0.131   0.000  mychan/mycordic/Mmux_y_4_f7_14 (mychan/mycordic/Mmux_y_4_f715)
     MUXF8:I0->O         198   0.144   2.052  mychan/mycordic/Mmux_y_2_f8_14 (mychan/mycordic/y<7>1)
     LUT2:I1->O            1   0.205   0.000  mychan/mycordic/Msub_x[7]_y[7]_sub_24_OUT_lut<12> (mychan/mycordic/Msub_x[7]_y[7]_sub_24_OUT_lut<12>)
     MUXCY:S->O            1   0.172   0.000  mychan/mycordic/Msub_x[7]_y[7]_sub_24_OUT_cy<12> (mychan/mycordic/Msub_x[7]_y[7]_sub_24_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Msub_x[7]_y[7]_sub_24_OUT_cy<13> (mychan/mycordic/Msub_x[7]_y[7]_sub_24_OUT_cy<13>)
     XORCY:CI->O           1   0.180   0.684  mychan/mycordic/Msub_x[7]_y[7]_sub_24_OUT_xor<14> (mychan/mycordic/x[7]_y[7]_sub_24_OUT<14>)
     LUT3:I1->O            1   0.203   0.580  mychan/mycordic/Mmux_y_now[3]_x[6]_Mux_182_o21 (mychan/mycordic/Mmux_y_now[3]_x[6]_Mux_182_o2)
     LUT6:I5->O            1   0.205   0.580  mychan/mycordic/Mmux_y_now[3]_x[6]_Mux_182_o22 (mychan/mycordic/Mmux_y_now[3]_x[6]_Mux_182_o21)
     LUT6:I5->O            1   0.205   0.000  mychan/mycordic/Mmux_y_now[3]_x[6]_Mux_182_o25 (mychan/mycordic/y_now[3]_x[6]_Mux_182_o)
     LD:D                      0.037          mychan/mycordic/x_6
    ----------------------------------------
    Total                     81.869ns (23.556ns logic, 58.313ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mychan/mycordic/y_now_FSM_FFd1'
  Clock period: 6.092ns (frequency: 164.158MHz)
  Total number of paths / destination ports: 6286 / 24
-------------------------------------------------------------------------
Delay:               6.092ns (Levels of Logic = 26)
  Source:            mychan/mycordic/z_7 (LATCH)
  Destination:       mychan/mycordic/z_6 (LATCH)
  Source Clock:      mychan/mycordic/y_now_FSM_FFd1 rising
  Destination Clock: mychan/mycordic/y_now_FSM_FFd1 rising

  Data Path: mychan/mycordic/z_7 to mychan/mycordic/z_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             412   0.498   2.080  mychan/mycordic/z_7 (mychan/mycordic/z_7)
     INV:I->O              7   0.206   0.773  mychan/mycordic/z<7>_inv2_INV_0 (mychan/mycordic/z<7>_inv)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<0> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<1> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<2> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<3> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<4> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<5> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<6> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<7> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<8> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<9> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<10> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<11> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<12> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<13> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<14> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<15> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<16> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<17> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<18> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<19> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<20> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<21> (mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.808  mychan/mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_xor<22> (mychan/mycordic/z[7]_z[7]_mux_45_OUT<22>)
     LUT5:I2->O            1   0.205   0.684  mychan/mycordic/Mmux_y_now[3]_z[6]_Mux_214_o12 (mychan/mycordic/Mmux_y_now[3]_z[6]_Mux_214_o11)
     LUT3:I1->O            1   0.203   0.000  mychan/mycordic/Mmux_y_now[3]_z[6]_Mux_214_o13 (mychan/mycordic/y_now[3]_z[6]_Mux_214_o)
     LD:D                      0.037          mychan/mycordic/z_6
    ----------------------------------------
    Total                      6.092ns (1.747ns logic, 4.345ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 121 / 121
-------------------------------------------------------------------------
Offset:              4.425ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       myUART/rx_state_nbits_3 (FF)
  Destination Clock: clk rising

  Data Path: reset to myUART/rx_state_nbits_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  reset_IBUF (reset_IBUF)
     INV:I->O             79   0.206   1.738  reset_inv1_INV_0 (mychan/reset_inv)
     FDRE:R                    0.430          mychan/counter_0
    ----------------------------------------
    Total                      4.425ns (1.858ns logic, 2.567ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'myUART/rx_state_enable'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            out_7 (LATCH)
  Destination:       out<7> (PAD)
  Source Clock:      myUART/rx_state_enable falling

  Data Path: out_7 to out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  out_7 (out_7)
     OBUF:I->O                 2.571          out_7_OBUF (out<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |    4.123|         |         |         |
mychan/y_now[1]_GND_9_o_equal_24_o|         |    1.422|         |         |
mychan/y_now[1]_PWR_9_o_equal_7_o |         |    1.487|         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myUART/rx_state_enable
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.100|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mychan/myUART/rx_state_enable
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.100|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mychan/mycordic/Mmux_y_now[3]_zt[1]_Mux_174_o11
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
mychan/mycordic/y_now[3]_PWR_14_o_Mux_163_o|         |         |    1.492|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mychan/mycordic/y_now[3]_GND_29_o_Mux_181_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk                                        |         |         |   80.403|         |
mychan/mycordic/y_now[3]_GND_29_o_Mux_181_o|         |         |   81.869|         |
mychan/mycordic/y_now_FSM_FFd1             |         |         |   81.386|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mychan/mycordic/y_now[3]_PWR_14_o_Mux_163_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk                                        |         |         |   80.125|         |
mychan/mycordic/y_now[3]_GND_29_o_Mux_181_o|         |         |   81.591|         |
mychan/mycordic/y_now[3]_PWR_14_o_Mux_163_o|         |         |    4.306|         |
mychan/mycordic/y_now_FSM_FFd1             |         |         |   81.109|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mychan/mycordic/y_now_FSM_FFd1
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |    3.954|         |         |         |
mychan/myUART/rx_state_enable |         |    1.451|         |         |
mychan/mycordic/y_now_FSM_FFd1|    6.092|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mychan/y_now[1]_GND_9_o_equal_24_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.063|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mychan/y_now[1]_PWR_9_o_equal_7_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
mychan/mycordic/Mmux_y_now[3]_zt[1]_Mux_174_o11|         |         |    1.114|         |
-----------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.11 secs
 
--> 

Total memory usage is 266628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  196 (   0 filtered)
Number of infos    :    4 (   0 filtered)

