{
  "id": "16",
  "stream": "electronics-and-communication-engineering",
  "packet": "2023",
  "year": "2023",
  "type": "MCQ",
  "key": "(D)\n6\n0\n10 rad/sec\n\uf077\uf03d\n (D)\n (D) \nSol. \nWhen cascaded amplifier acts as oscillator, then increasing oscillations will be observed.\n\uf05c\n Closed loop gain \n1\n\uf03e\n and phase shift \n0\n360\n\uf03d\n \n \nHence, the correct option is (D).\n \nQuestion 23  \n \n \n \n \nDigital Electronics : Combinational Circuits\n \n \nIn the circuit shown below, \nP\n and \nQ\n are the inputs. The logical function realized by the circuit shown \nbelow is\n0\nI\n2\n1\n x \nMUX\nY\n1\nI\nP\nSel\nQ\n(A) \nY\nPQ\n\uf03d\n \n(B) \nY\nP\nQ\n\uf03d\n\uf02b\n(C) \nY\nPQ\n\uf03d\n \n(D) \nY\nP\nQ\n\uf03d\n\uf02b\n (A)\n (A)\n1\n2\n( )\n(1\n)(1\n)\nK\nG s\ns\nsT\nsT\n\uf03d\n\uf02b\n\uf02b",
  "question_text": "Question 16                                     \nElectronic Devices & Circuits : Basic Semiconductor Physics\n \n \nIn a semiconductor, if the Fermi energy level lies in the conduction band, then the semiconductor is known \nas \n \n(A) degenerate n type \n(B) degenerate p-type \n \n(C) non-degenerate n type \n(D) non-degenerate p-type \nAns. (A) \nSol. \nGiven that the fermi level lies in the conduction band. So, it will be a degenerate n- type semiconductor. \n \nHence, the correct option is (A). \nQuestion 17                                    \nElectronic Devices & Circuits : Basic Semiconductor Physics\n \n \nFor an intrinsic semiconductor at \nT\n = 0 K, which of the following statement is true? \n \n(A) All energy states in the valence band are filled with electrons and all energy states in the conduction\nband are empty of electrons. \n \n(B) All energy states in the valence band are empty of electrons and all energy states in the conduction\nband are filled with electrons.\n \n \n(C) All energy states in the valence and conduction band are filled with holes.\n \n \n(D) All energy states in the valence and conduction band are filled with electrons. \nAns. (A)",
  "answer_text": "(D)\n6\n0\n10 rad/sec\n\uf077\uf03d\n (D)\n (D) \nSol. \nWhen cascaded amplifier acts as oscillator, then increasing oscillations will be observed.\n\uf05c\n Closed loop gain \n1\n\uf03e\n and phase shift \n0\n360\n\uf03d\n \n \nHence, the correct option is (D).\n \nQuestion 23  \n \n \n \n \nDigital Electronics : Combinational Circuits\n \n \nIn the circuit shown below, \nP\n and \nQ\n are the inputs. The logical function realized by the circuit shown \nbelow is\n0\nI\n2\n1\n x \nMUX\nY\n1\nI\nP\nSel\nQ\n(A) \nY\nPQ\n\uf03d\n \n(B) \nY\nP\nQ\n\uf03d\n\uf02b\n(C) \nY\nPQ\n\uf03d\n \n(D) \nY\nP\nQ\n\uf03d\n\uf02b\n (A)\n (A)\n1\n2\n( )\n(1\n)(1\n)\nK\nG s\ns\nsT\nsT\n\uf03d\n\uf02b\n\uf02b",
  "explanation_text": "Sol.\n \nFor an intrinsic semi-conductor at \nK\n0\n0\n\uf03d\nT\n, the valence band will be filled with electrons and \nconduction band will be empty. \n \nHence, the correct option is (A). \nQuestion 18 \n \nNetwork Theory : Resonance\n \n \nA series RLC circuit has a quality factor \nQ\n of 1000 at a center frequency of 10\n6\n rad/sec. The possible value \nof \nR\n, \nL\n and \nC\n are \n \n(A) \n1 ,\n1 H and\n1 F\nR\nL\nC\n\uf03d\uf057\n\uf03d\uf06d\n\uf03d\uf06d\n \n(B) \n0.1 ,\n1 H and\n1 F\nR\nL\nC\n\uf03d\n\uf057\n\uf03d\uf06d\n\uf03d\uf06d\n(C) \n0.01 ,\n1 H and\n1 F\nR\nL\nC\n\uf03d\n\uf057\n\uf03d\uf06d\n\uf03d\uf06d\n \n(D) \n0.001 ,\n1 H and\n1 F\nR\nL\nC\n\uf03d\n\uf057\n\uf03d\uf06d\n\uf03d\uf06d\nSol. \nGiven : \nQ\n = 1000,\nQuality factor and resonant frequency of series RLC circuit is given by,\n1\nL\nR\nQ\n1\n\uf03d\n and\n0\n \n\uf03d\n\uf077\n\nC\nLC\nChecking from options for options : \n \nFor option (A) :\n \n \n1 \u03bcH,\n1 \u03bcF, \nL\nC\n\uf03d\n\uf03d\n1\nR\n \uf03d\uf057\n\uf02d\n6\n6\n1 10\n1 10\nQ\n\uf02d\n\uf03d\n\n1\nQ\n \uf03d\n6\n0\n12\n1\n1\n10 rad/sec\n10\nLC\n\uf02d\n\uf077\uf03d\n\uf03d\n\uf03d\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n11\n\nFor option (B) : \n \n1 \u03bcH,\n1 \u03bcF, \nL\nC\n\uf03d\n\uf03d\n0.1\nR\n \uf03d\n\uf057\n\uf02d\n6\n6\n1\n10\n10\n0.1 10\nQ\n\uf02d\n\uf03d\n\uf03d\n\n6\n0\n6\n6\n1\n1\n10 rad/sec\n10\n10\nLC\n\uf02d\n\uf02d\n\uf077\uf03d\n\uf03d\n\uf03d\n\uf0b4\n\nFor option (C) : \n \n0.01\n,\n1 H, \n1 F\nR\nL\nC\n\uf03d\n\uf057\n\uf03d\uf06d\n\uf03d\uf06d\n\uf02d\n6\n6\n1\n10\n100\n0.01 10\nQ\n\uf02d\n\uf03d\n\uf03d\n\n6\n0\n6\n6\n1\n10 rad/sec\n10\n10\n\uf02d\n\uf02d\n\uf077\uf03d\n\uf03d\n\uf0b4\n\nFor option (D) : \n \n0.001\n,\n1 H, \n1 F\nR\nL\nC\n\uf03d\n\uf057\n\uf03d\uf06d\n\uf03d\uf06d\n\uf02d\n6\n6\n1\n10\n1000\n0.001 10\nQ\n\uf02d\n\uf03d\n\uf03d\n\n6\n0\n6\n6\n1\n10 rad/sec\n10\n10\n\uf02d\n\uf02d\n\uf077\uf03d\n\uf03d\n\uf0b4\n\nSo, option (D) satisfies the condition given in the question. \n \nHence, the correct option is (D).\n \nQuestion 19                                                                 \nElectronic Devices & Circuits : MOS Capacitor\nFor a MOS capacitor \nfb\nV\n  and \nt\nV\n  are the flat-band voltage and threshold voltage, respectively. The\nvariation of depletion width \n(\n)\ndep\nW\n for varying gate voltage \n(\n)\ng\nV\n is best represented by\nW\ndep\nW\ndep\nV\nt\nV\nfb\naccumulation\ndepletion\ninversion\nV\ng\nV\nt\nV\nfb\naccumulation\ndepletion\ninversion\nV\ng\n(A) \n \n(B)\nW\ndep\nW\ndep\nV\nt\nV\nfb\naccumulation\ndepletion\ninversion\nV\ng\nV\nt\nV\nfb\naccumulation\ndepletion\ninversion\nV\ng\n(C) \n \n(D) \n \nAns. (B)\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n12\n\nSol. \n(i) For \nG\nFB\nV\nV\n\uf03c\nAccumulation mode\n\uf0af\nIn this mode only accumulation of charges occurs\n\uf0af\nSo, no depletion charges present\n\uf0af\nSo this, no depletion width \n0\nd\nW\n \uf03d\n(ii) For \nFB\nG\nT\nV\nV\nV\n\uf03c\n\uf03c\nIt is depletion mode\n\uf0af\nHere depletion width is available and nature of depletion width \n(\n)\nd\nW\n is of increasing with \nG\nV\n(iii) For \nG\nT\nV\nV\n\uf03e\nIt is in inversion mode\n\uf0af\nNo further depletion of charges possible\n\uf0af\nDepletion width \n(\n)\nd\nW\n\uf0ba\n constant\nOnly option (B) satisfies the above conditions. \n \nHence, the correct option is (B). \nQuestion 20 \n \n \n \nElectromagnetic Theory : Plane Wave Propagation\nConsider a narrow band signal, propagating in a lossless dielectric medium \n(\n4,\n1)\nr\nr\n\uf065\uf03d\n\uf06d\uf03d\n, with phase\nvelocity \np\nv\n  and group velocity \ng\nv\n . Which of following statement is true? (\nc\n is the velocity of light in\nvacuum)\n(A) \n,\np\ng\nv\nc v\nc\n\uf03e\n\uf03e\n \n(B) \n,\np\ng\nv\nc v\nc\n\uf03c\n\uf03e\n(C) \n,\nP\ng\nv\nc v\nc\n\uf03e\n\uf03c\n \n(D) \n,\nP\ng\nv\nc v\nc\n\uf03c\n\uf03c\nSol. \nPhase velocity,\np\nv\n\uf077\n\uf077\n\uf03d\n\uf03d\n\uf062\n\uf077\uf06d\uf0ce\n\n1\nc\nv\n \uf03d\n\uf03d\n\uf06d\uf0ce\n\uf06d\uf0ce\n\np\nr\nr\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n13\n\nGroup velocity,\nv\nd\nv\nd\ndv\n\uf077\n\uf03d\n\uf03d\n\uf062\n\uf0e6\n\uf0f6\uf0e6\n\uf0f6\n\uf077\n\uf02d\uf0e7\n\uf0f7\uf0e7\n\uf0f7\n\uf0e7\n\uf0f7\n\uf077\n\uf0e8\n\uf0f8\n\uf0e8\n\uf0f8\np\ng\n\n\np\n1\nv\nd\np\nHere \n( )\np\nv\nf\n\uf0b9\n\uf077\n\np\ng\nv\nv\n\uf03d\nSo,  \np\nv\nc\n\uf03c\ng\nv\nc\n\uf03c\nHence, the correct option is (D). \nQuestion 21  \n \nAnalog Electronics : JFET and MOSFET Amplifier with Biasing \n \nIn the circuit shown below, \n1\n2\nand\nV\nV\n  are bias voltages. Based on input and output impedances, the \ncircuit behaves as a\nDD\nV\n1\nV\nout\nV\n2\nV\n1\nR\nin\nV\n(A) voltage controlled voltage source \n(B) voltage controlled current source \n \n(C) current controlled voltage source \n(D) current controlled current source \nAns. (D)\nSol. \nGiven circuit acts as a common gate amplifier. Common gate amplifier has low input impedance and \nhigh output impedance   \n \n\uf05c\n The given circuit acts as a current controlled current source. \n \nHence, the correct option is (D).\n \nQuestion 22  \n \n \n \n \n \nAnalog Electronics : Feedback Amplifiers \n \n \nA cascade of common source amplifiers in a unity gain feedback configuration oscillates when \n \n(A) the closed loop gain is less than 1 and the phase shift is less than 180\n0\n \n \n(B) the closed loop gain is greater than 1 and the phase shift is less than 180\n0\n \n \n(C) the closed loop gain is less than 1 and the phase shift is greater than 180\n0\n \n \n(D) the closed loop gain is greater than 1 and the phase shift is greater than 180\n0\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n14\n\nSol. \nThe output of MUX is given as, \n1\n0\nSI\nI\nS\nY\n\uf02b\n\uf03d\nGiven : \nP\nI\nI\nQ\nS\n\uf03d\n\uf03d\n\uf03d\n1\n0\n,0\n,\nP\nQ\nQ\nY\n.\n0.\n \uf02b\n\uf03d\nY \n= \nPQ \n \nHence, the correct option is (A).\n \nQuestion 24 \n \n \n \n \n \nDigital Electronics : Sequential Circuits \n \nThe synchronous sequential circuit shown below works at a clock frequency of 1 GHz. The throughput, \nin Mbits/s, and the latency, in ns, respectively, are\nInput\nOutput\nD\nFlip lop\nF\n0\nD\n0\nQ\n1\nD\n1\nQ\n2\nD\n2\nQ\nD\nFlip lop\nF\nD\nFlip lop\nF\nClk\n1GHz\n=\n(A) 1000, 3 \n(B) 333.33, 1 \n \n \n(C) 2000, 3 \n(D) 333.33, 3 \nAns. (A) \nSol. \nGiven circuit is Serial In Serial Out shift register,\nclk\n1GHz\nf\n\uf03d\n1\n1\n10\nsec\n10\nT\nf\n\uf02d\n\uf03d\n\uf03d\n\uf03d\n9\nclk\n9\nclk\nclk\n1nsec\nT\n\uf03d\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n15\n\nFor Serial In Serial Out shift register,\nLatency is given by\nclk\nNT\n, where \nN\n is number of Flip-Flops.\nLatency \nclk\n3 1ns\n3ns\nNT\n\uf03d\n\uf03d\uf0b4\n\uf03d\nThroughput is given by number of bits per second.\nIn this circuit, we get 1 bit of output every \nclk\n( 1ns)\nT\n\uf03d\nSo, we get 1 bit every 1 nsec.\n\uf0de\n \n9\n10\n  bits every second\n\uf0de\n3\n10\n Mbits per second  \n \nHence, the correct option is (A). \nQuestion 25  \n \n \n \n \n \n \n \nControl Systems : Polar Plot\n1\n2\n( )\n(1\n)(1\n)\nK\nG s\ns\nsT\nsT\n\uf03d\n\uf02b\n\uf02b\n, where\nThe open loop transfer function of a unity negative feedback system is\nK\n,\n T\n1\n and  \nT\n2\n are positive constants. The phase cross-over frequency, in rad/sec, is\n1\n1\nTT\n(A)\n(B)\nTT\n1\n2\n1 2\n1\n1\n(C)\n(D)\n\nT\nT\nT\nT\n1\n2\n2\n1\nSol. \nGiven open loop transfer function is,\n0\n(\n)\n180\nG j\n\uf0d0\n\uf077\uf03d\uf02d\nAt phase cross over frequency,\n0\n1\n1\n1\n2\n(\n)\n90\ntan\ntan\nG j\nT\nT\n\uf02d\n\uf02d\n\uf0d0\n\uf077\uf03d\uf02d\n\uf02d\n\uf077\n\uf02d\n\uf077\n\n0\n(\n)\n180 at\npc\nG j\n\uf0d0\n\uf077\uf03d\uf02d\n\uf077\uf03d\uf077\n0\n1\n1\n0\n1\n2\n90\ntan\ntan\n180\npc\npc\nT\nT\n\uf02d\n\uf02d\n\uf02d\n\uf02d\n\uf077\n\uf02d\n\uf077\n\uf03d\uf02d\n0\n1\n1\n1\n2\n90\ntan\ntan\npc\npc\nT\nT\n\uf02d\n\uf02d\n\uf03d\n\uf077\n\uf02b\n\uf077\n\uf02d\n\uf0e9\n\uf0f9\n\uf077\n\uf02b\uf077\n\uf03d\n\uf0ea\n\uf0fa\n\uf02d\uf077\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\nT\nT\n1\n2\n0\n1\npc\npc\n1 2\n90\ntan\n1\n\n\n2\nTT\npc\n\uf077\n\uf02b\uf077\n\uf03d\n\uf02d\uf077\nT\nT\n1\n2\n0\npc\npc\n\n1 2\ntan90\n1\n2\nTT\npc\n1 2\n1\n0\npc\nTT\n\uf02d\uf077\n\uf03d\n2\n1\n2\n1\npc\nTT\n\uf077\n\uf03d\n2\n1\nrad/sec\npc\nTT\n\uf077\n\uf03d\n\n1 2\nHence, the correct option is (A).\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n16\n"
}