Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 04 03:33:13 2017
| Host         : acer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 984 register/latch pins with no clock driven by root clock pin: ts/cc100/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: ts/ex/cc1rr/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpo/ccview/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs38/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs40/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs42/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs43/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs45/fc/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1580 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -101.097     -776.124                     18                 1342        0.025        0.000                      0                 1342        4.500        0.000                       0                   757  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin      -101.097     -776.124                     18                 1342        0.025        0.000                      0                 1342        4.500        0.000                       0                   757  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           18  Failing Endpoints,  Worst Slack     -101.097ns,  Total Violation     -776.124ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -101.097ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        111.043ns  (logic 50.801ns (45.749%)  route 60.242ns (54.251%))
  Logic Levels:           159  (CARRY4=101 LUT1=2 LUT2=7 LUT3=15 LUT4=4 LUT5=12 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.567     5.088    ts/t2/CLK_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  ts/t2/display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ts/t2/display_reg[3]/Q
                         net (fo=45, routed)          1.100     6.644    ts/t2/display[3]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.768 r  ts/t2/seg_inter[5]_i_1071/O
                         net (fo=2, routed)           0.494     7.262    ts/t2/seg_inter[5]_i_1071_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.788 r  ts/t2/seg_inter_reg[5]_i_2696/CO[3]
                         net (fo=1, routed)           0.000     7.788    ts/t2/seg_inter_reg[5]_i_2696_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.010 r  ts/t2/seg_inter_reg[5]_i_1727/O[0]
                         net (fo=3, routed)           0.820     8.830    ts_n_302
    SLICE_X40Y3          LUT5 (Prop_lut5_I1_O)        0.299     9.129 r  seg_inter[5]_i_2688/O
                         net (fo=1, routed)           0.000     9.129    ts/t2/display_reg[8]_7[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.679 r  ts/t2/seg_inter_reg[5]_i_1709/CO[3]
                         net (fo=1, routed)           0.000     9.679    ts/t2/seg_inter_reg[5]_i_1709_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  ts/t2/seg_inter_reg[5]_i_1048/O[1]
                         net (fo=3, routed)           0.677    10.690    ts/t2/seg_inter_reg[5]_i_1048_n_6
    SLICE_X36Y0          LUT3 (Prop_lut3_I2_O)        0.303    10.993 r  ts/t2/seg_inter[5]_i_1040/O
                         net (fo=1, routed)           0.331    11.324    ts/t2/seg_inter[5]_i_1040_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.722 r  ts/t2/seg_inter_reg[5]_i_496/CO[3]
                         net (fo=1, routed)           0.000    11.722    ts/t2/seg_inter_reg[5]_i_496_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  ts/t2/seg_inter_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000    11.836    ts/t2/seg_inter_reg[5]_i_252_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.075 r  ts/t2/seg_inter_reg[5]_i_87/O[2]
                         net (fo=2, routed)           0.600    12.675    ts_n_346
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    13.401 r  seg_inter_reg[5]_i_86/O[1]
                         net (fo=1, routed)           0.624    14.025    ts/t2/display_reg[3]_0[1]
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.303    14.328 r  ts/t2/seg_inter[5]_i_37/O
                         net (fo=1, routed)           0.000    14.328    ts/t2/seg_inter[5]_i_37_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.704 r  ts/t2/seg_inter_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.704    ts/t2/seg_inter_reg[5]_i_11_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.923 r  ts/t2/seg_inter_reg[6]_i_24/O[0]
                         net (fo=6, routed)           0.871    15.794    ts/t2/dtd/display_reg[3][0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.295    16.089 r  ts/t2/dtd/seg_inter[5]_i_726/O
                         net (fo=1, routed)           0.000    16.089    ts/t2/dtd/seg_inter[5]_i_726_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.469 r  ts/t2/dtd/seg_inter_reg[5]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.469    ts/t2/dtd/seg_inter_reg[5]_i_363_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  ts/t2/dtd/seg_inter_reg[5]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.586    ts/t2/dtd/seg_inter_reg[5]_i_159_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.743 r  ts/t2/dtd/seg_inter_reg[5]_i_63/CO[1]
                         net (fo=555, routed)         0.781    17.524    ts/t2/display_reg[8]_19[1]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    18.406 r  ts/t2/seg_inter_reg[5]_i_1410/CO[3]
                         net (fo=1, routed)           0.000    18.406    ts/t2/seg_inter_reg[5]_i_1410_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ts/t2/seg_inter_reg[5]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    18.520    ts/t2/seg_inter_reg[5]_i_1417_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.742 r  ts/t2/seg_inter_reg[5]_i_802/O[0]
                         net (fo=19, routed)          0.908    19.650    ts/t2/dtd/display_reg[8][12]
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.299    19.949 r  ts/t2/dtd/seg_inter[5]_i_2165/O
                         net (fo=12, routed)          1.262    21.211    ts/t2/dtd/seg_inter[5]_i_2165_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.124    21.335 r  ts/t2/dtd/seg_inter[5]_i_2219/O
                         net (fo=1, routed)           0.000    21.335    ts/t2/dtd/seg_inter[5]_i_2219_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.868 r  ts/t2/dtd/seg_inter_reg[5]_i_1407/CO[3]
                         net (fo=1, routed)           0.000    21.868    ts/t2/dtd/seg_inter_reg[5]_i_1407_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.087 r  ts/t2/dtd/seg_inter_reg[5]_i_1404/O[0]
                         net (fo=3, routed)           0.918    23.005    ts/t2/dtd/seg_inter_reg[5]_i_1404_n_7
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.295    23.300 r  ts/t2/dtd/seg_inter[5]_i_748/O
                         net (fo=1, routed)           0.730    24.030    ts/t2/dtd/seg_inter[5]_i_748_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.537 r  ts/t2/dtd/seg_inter_reg[5]_i_389/CO[3]
                         net (fo=1, routed)           0.000    24.537    ts/t2/dtd/seg_inter_reg[5]_i_389_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.871 r  ts/t2/dtd/seg_inter_reg[5]_i_729/O[1]
                         net (fo=3, routed)           0.873    25.744    ts/t2/dtd/seg_inter_reg[5]_i_729_n_6
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.303    26.047 r  ts/t2/dtd/seg_inter[5]_i_369/O
                         net (fo=1, routed)           0.808    26.855    ts/t2/dtd/seg_inter[5]_i_369_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  ts/t2/dtd/seg_inter_reg[5]_i_161/CO[3]
                         net (fo=1, routed)           0.000    27.259    ts/t2/dtd/seg_inter_reg[5]_i_161_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.498 r  ts/t2/dtd/seg_inter_reg[5]_i_1343/O[2]
                         net (fo=9, routed)           0.851    28.349    ts/t2/dtd/seg_inter_reg[5]_i_1343_n_5
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.301    28.650 r  ts/t2/dtd/seg_inter[5]_i_2974/O
                         net (fo=1, routed)           0.000    28.650    ts/t2/dtd/seg_inter[5]_i_2974_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.182 r  ts/t2/dtd/seg_inter_reg[5]_i_2266/CO[3]
                         net (fo=1, routed)           0.000    29.182    ts/t2/dtd/seg_inter_reg[5]_i_2266_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.296 r  ts/t2/dtd/seg_inter_reg[5]_i_1441/CO[3]
                         net (fo=1, routed)           0.000    29.296    ts/t2/dtd/seg_inter_reg[5]_i_1441_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.410 r  ts/t2/dtd/seg_inter_reg[5]_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.410    ts/t2/dtd/seg_inter_reg[5]_i_807_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.524 r  ts/t2/dtd/seg_inter_reg[5]_i_409/CO[3]
                         net (fo=1, routed)           0.000    29.524    ts/t2/dtd/seg_inter_reg[5]_i_409_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.746 r  ts/t2/dtd/seg_inter_reg[5]_i_184/O[0]
                         net (fo=3, routed)           1.036    30.783    ts/t2/dtd/seg_inter_reg[5]_i_184_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I2_O)        0.299    31.082 r  ts/t2/dtd/seg_inter[5]_i_402/O
                         net (fo=1, routed)           0.000    31.082    ts/t2/dtd/seg_inter[5]_i_402_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.632 r  ts/t2/dtd/seg_inter_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    31.632    ts/t2/dtd/seg_inter_reg[5]_i_173_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.860 r  ts/t2/dtd/seg_inter_reg[5]_i_68/CO[2]
                         net (fo=34, routed)          0.938    32.798    ts/t2/dtd/seg_inter_reg[5]_i_68_n_1
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.313    33.111 r  ts/t2/dtd/seg_inter[5]_i_153/O
                         net (fo=2, routed)           0.514    33.625    ts/t2/dtd/seg_inter[5]_i_153_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    34.135 f  ts/t2/dtd/seg_inter_reg[5]_i_163/O[0]
                         net (fo=4, routed)           0.632    34.767    ts/t2/dtd/one12[1]
    SLICE_X51Y4          LUT5 (Prop_lut5_I4_O)        0.295    35.062 r  ts/t2/dtd/seg_inter[5]_i_157/O
                         net (fo=1, routed)           0.000    35.062    ts/t2/dtd/seg_inter[5]_i_157_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.609 f  ts/t2/dtd/seg_inter_reg[5]_i_61/O[2]
                         net (fo=4, routed)           0.853    36.462    ts/t2/dtd/one15[3]
    SLICE_X47Y6          LUT4 (Prop_lut4_I0_O)        0.302    36.764 f  ts/t2/dtd/seg_inter[5]_i_21/O
                         net (fo=36, routed)          1.162    37.926    ts/t2/dtd/seg_inter[5]_i_21_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124    38.050 r  ts/t2/dtd/seg_inter[5]_i_853/O
                         net (fo=3, routed)           0.588    38.638    ts/t2/dtd/seg_inter[5]_i_853_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.194 r  ts/t2/dtd/seg_inter_reg[5]_i_2321/O[2]
                         net (fo=3, routed)           1.084    40.279    ts_n_406
    SLICE_X38Y6          LUT3 (Prop_lut3_I1_O)        0.302    40.581 r  seg_inter[5]_i_2307/O
                         net (fo=1, routed)           0.693    41.274    ts/t2/dtd/display_reg[8]_10[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.659 r  ts/t2/dtd/seg_inter_reg[5]_i_1468/CO[3]
                         net (fo=1, routed)           0.000    41.659    ts/t2/dtd/seg_inter_reg[5]_i_1468_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.993 r  ts/t2/dtd/seg_inter_reg[5]_i_832/O[1]
                         net (fo=3, routed)           0.732    42.725    ts/t2/dtd/seg_inter_reg[5]_i_832_n_6
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.303    43.028 r  ts/t2/dtd/seg_inter[5]_i_824/O
                         net (fo=1, routed)           0.474    43.502    ts/t2/dtd/seg_inter[5]_i_824_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.900 r  ts/t2/dtd/seg_inter_reg[5]_i_416/CO[3]
                         net (fo=1, routed)           0.000    43.900    ts/t2/dtd/seg_inter_reg[5]_i_416_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.014 r  ts/t2/dtd/seg_inter_reg[5]_i_194/CO[3]
                         net (fo=1, routed)           0.000    44.014    ts/t2/dtd/seg_inter_reg[5]_i_194_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.327 r  ts/t2/dtd/seg_inter_reg[5]_i_73/O[3]
                         net (fo=2, routed)           0.999    45.325    ts/t2_n_283
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.306    45.631 r  ts/seg_inter[5]_i_192/O
                         net (fo=1, routed)           0.000    45.631    ts/seg_inter[5]_i_192_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.858 r  ts/seg_inter_reg[5]_i_72/O[1]
                         net (fo=1, routed)           0.585    46.444    ts/t2/dtd/display_reg[8]_115[1]
    SLICE_X49Y11         LUT5 (Prop_lut5_I4_O)        0.303    46.747 r  ts/t2/dtd/seg_inter[5]_i_25/O
                         net (fo=1, routed)           0.000    46.747    ts/t2/dtd/seg_inter[5]_i_25_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    46.995 r  ts/t2/dtd/seg_inter_reg[5]_i_9/O[3]
                         net (fo=12, routed)          1.032    48.027    ts/t2/dtd/seg_inter_reg[2]_1[3]
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.306    48.333 r  ts/t2/dtd/seg_inter[5]_i_2433/O
                         net (fo=1, routed)           0.500    48.833    ts/t2/dtd/seg_inter[5]_i_2433_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    48.957 r  ts/t2/dtd/seg_inter[5]_i_1555/O
                         net (fo=1, routed)           0.000    48.957    ts/t2/dtd/seg_inter[5]_i_1555_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.355 r  ts/t2/dtd/seg_inter_reg[5]_i_893/CO[3]
                         net (fo=1, routed)           0.000    49.355    ts/t2/dtd/seg_inter_reg[5]_i_893_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.594 f  ts/t2/dtd/seg_inter_reg[5]_i_1584/O[2]
                         net (fo=9, routed)           0.494    50.088    t2/dtd/one10[6]
    SLICE_X50Y14         LUT1 (Prop_lut1_I0_O)        0.302    50.389 r  seg_inter[5]_i_2490/O
                         net (fo=1, routed)           0.000    50.389    seg_inter[5]_i_2490_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.923 r  seg_inter_reg[5]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    50.923    seg_inter_reg[5]_i_1585_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.161 f  seg_inter_reg[5]_i_1596/O[2]
                         net (fo=7, routed)           0.613    51.774    ts/t2/dtd/display_reg[8]_1[6]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.301    52.075 f  ts/t2/dtd/seg_inter[5]_i_1599/O
                         net (fo=33, routed)          0.763    52.838    ts/t2/dtd/seg_inter[5]_i_1599_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124    52.962 r  ts/t2/dtd/seg_inter[5]_i_918/O
                         net (fo=2, routed)           1.137    54.099    ts/t2/dtd/seg_inter[5]_i_918_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    54.625 r  ts/t2/dtd/seg_inter_reg[5]_i_2436/CO[3]
                         net (fo=1, routed)           0.000    54.625    ts/t2/dtd/seg_inter_reg[5]_i_2436_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  ts/t2/dtd/seg_inter_reg[5]_i_1602/CO[3]
                         net (fo=1, routed)           0.000    54.739    ts/t2/dtd/seg_inter_reg[5]_i_1602_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  ts/t2/dtd/seg_inter_reg[5]_i_1582/CO[3]
                         net (fo=1, routed)           0.000    54.853    ts/t2/dtd/seg_inter_reg[5]_i_1582_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.187 r  ts/t2/dtd/seg_inter_reg[5]_i_1579/O[1]
                         net (fo=3, routed)           0.853    56.040    ts/t2/dtd/seg_inter_reg[5]_i_1579_n_6
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.303    56.343 r  ts/t2/dtd/seg_inter[5]_i_900/O
                         net (fo=1, routed)           0.733    57.076    ts/t2/dtd/seg_inter[5]_i_900_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    57.474 r  ts/t2/dtd/seg_inter_reg[5]_i_452/CO[3]
                         net (fo=1, routed)           0.000    57.474    ts/t2/dtd/seg_inter_reg[5]_i_452_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.787 r  ts/t2/dtd/seg_inter_reg[5]_i_881/O[3]
                         net (fo=3, routed)           0.840    58.626    ts/t2/dtd/seg_inter_reg[5]_i_881_n_4
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.306    58.932 r  ts/t2/dtd/seg_inter[6]_i_46/O
                         net (fo=1, routed)           0.195    59.127    ts/t2/dtd/seg_inter[6]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.653 r  ts/t2/dtd/seg_inter_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.653    ts/t2/dtd/seg_inter_reg[6]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.966 r  ts/t2/dtd/seg_inter_reg[5]_i_2544/O[3]
                         net (fo=9, routed)           0.769    60.735    ts/t2/dtd/seg_inter_reg[5]_i_2544_n_4
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.306    61.041 r  ts/t2/dtd/seg_inter[5]_i_2646/O
                         net (fo=1, routed)           0.000    61.041    ts/t2/dtd/seg_inter[5]_i_2646_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.591 r  ts/t2/dtd/seg_inter_reg[5]_i_1683/CO[3]
                         net (fo=1, routed)           0.000    61.591    ts/t2/dtd/seg_inter_reg[5]_i_1683_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.705 r  ts/t2/dtd/seg_inter_reg[5]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    61.705    ts/t2/dtd/seg_inter_reg[5]_i_1023_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.039 r  ts/t2/dtd/seg_inter_reg[5]_i_489/O[1]
                         net (fo=3, routed)           0.856    62.895    ts/t2/dtd/seg_inter_reg[5]_i_489_n_6
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.303    63.198 r  ts/t2/dtd/seg_inter[5]_i_1007/O
                         net (fo=1, routed)           0.676    63.874    ts/t2/dtd/seg_inter[5]_i_1007_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.259 r  ts/t2/dtd/seg_inter_reg[5]_i_474/CO[3]
                         net (fo=1, routed)           0.000    64.259    ts/t2/dtd/seg_inter_reg[5]_i_474_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.373 r  ts/t2/dtd/seg_inter_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    64.373    ts/t2/dtd/seg_inter_reg[5]_i_235_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.601 r  ts/t2/dtd/seg_inter_reg[5]_i_83/CO[2]
                         net (fo=27, routed)          0.858    65.459    ts/t2/dtd/seg_inter_reg[5]_i_83_n_1
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.313    65.772 r  ts/t2/dtd/seg_inter[5]_i_434/O
                         net (fo=1, routed)           0.403    66.175    ts/t2/dtd/seg_inter[5]_i_434_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    66.831 r  ts/t2/dtd/seg_inter_reg[5]_i_208/CO[3]
                         net (fo=1, routed)           0.000    66.831    ts/t2/dtd/seg_inter_reg[5]_i_208_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.945 r  ts/t2/dtd/seg_inter_reg[5]_i_2604/CO[3]
                         net (fo=1, routed)           0.000    66.945    ts/t2/dtd/seg_inter_reg[5]_i_2604_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.279 f  ts/t2/dtd/seg_inter_reg[5]_i_1767/O[1]
                         net (fo=4, routed)           0.762    68.040    ts/t2/dtd/one8[10]
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.303    68.343 r  ts/t2/dtd/seg_inter[5]_i_2548/O
                         net (fo=1, routed)           0.000    68.343    ts/t2/dtd/seg_inter[5]_i_2548_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.876 r  ts/t2/dtd/seg_inter_reg[5]_i_1639/CO[3]
                         net (fo=1, routed)           0.000    68.876    ts/t2/dtd/seg_inter_reg[5]_i_1639_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.993 r  ts/t2/dtd/seg_inter_reg[5]_i_1632/CO[3]
                         net (fo=1, routed)           0.000    68.993    ts/t2/dtd/seg_inter_reg[5]_i_1632_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.212 f  ts/t2/dtd/seg_inter_reg[5]_i_3166/O[0]
                         net (fo=3, routed)           0.487    69.699    ts/t2/dtd/seg_inter_reg[5]_i_3166_n_7
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.295    69.994 f  ts/t2/dtd/seg_inter[5]_i_3168/O
                         net (fo=22, routed)          1.261    71.255    ts/t2/dtd/seg_inter[5]_i_3168_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.124    71.379 r  ts/t2/dtd/seg_inter[5]_i_2561/O
                         net (fo=2, routed)           0.486    71.865    ts/t2/dtd/seg_inter[5]_i_2561_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    72.263 r  ts/t2/dtd/seg_inter_reg[5]_i_2537/CO[3]
                         net (fo=1, routed)           0.000    72.263    ts/t2/dtd/seg_inter_reg[5]_i_2537_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.597 r  ts/t2/dtd/seg_inter_reg[5]_i_1662/O[1]
                         net (fo=3, routed)           0.896    73.492    ts_n_471
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.303    73.795 r  seg_inter[5]_i_1625/O
                         net (fo=1, routed)           0.324    74.119    ts/t2/dtd/display_reg[8]_37[2]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    74.517 r  ts/t2/dtd/seg_inter_reg[5]_i_957/CO[3]
                         net (fo=1, routed)           0.000    74.517    ts/t2/dtd/seg_inter_reg[5]_i_957_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    74.830 r  ts/t2/dtd/seg_inter_reg[5]_i_472/O[3]
                         net (fo=3, routed)           0.642    75.472    ts_n_552
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.306    75.778 r  seg_inter[5]_i_230/O
                         net (fo=1, routed)           0.689    76.467    ts/t2/dtd/display_reg[8]_50[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    77.023 r  ts/t2/dtd/seg_inter_reg[5]_i_82/O[2]
                         net (fo=2, routed)           0.864    77.887    ts/t2_n_394
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    78.613 r  ts/seg_inter_reg[5]_i_81/O[1]
                         net (fo=1, routed)           0.431    79.044    ts/t2/dtd/display_reg[8]_116[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.303    79.347 r  ts/t2/dtd/seg_inter[5]_i_33/O
                         net (fo=1, routed)           0.000    79.347    ts/t2/dtd/seg_inter[5]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    79.723 r  ts/t2/dtd/seg_inter_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.723    ts/t2/dtd/seg_inter_reg[5]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    79.942 r  ts/t2/dtd/seg_inter_reg[6]_i_22/O[0]
                         net (fo=14, routed)          0.665    80.607    ts/t2/dtd/seg_inter_reg[6][0]
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.295    80.902 r  ts/t2/dtd/seg_inter[6]_i_10/O
                         net (fo=2, routed)           0.426    81.328    ts/t2/dtd/seg_inter_reg[6]_1
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    81.452 r  ts/t2/dtd/seg_inter[5]_i_1172/O
                         net (fo=1, routed)           0.000    81.452    ts/t2/dtd/seg_inter[5]_i_1172_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.853 r  ts/t2/dtd/seg_inter_reg[5]_i_556/CO[3]
                         net (fo=1, routed)           0.000    81.853    ts/t2/dtd/seg_inter_reg[5]_i_556_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.187 f  ts/t2/dtd/seg_inter_reg[5]_i_1202/O[1]
                         net (fo=11, routed)          0.883    83.071    t2/dtd/one6[5]
    SLICE_X52Y23         LUT1 (Prop_lut1_I0_O)        0.303    83.374 r  seg_inter[5]_i_1893/O
                         net (fo=1, routed)           0.000    83.374    seg_inter[5]_i_1893_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.887 r  seg_inter_reg[5]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    83.887    seg_inter_reg[5]_i_1203_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.202 f  seg_inter_reg[5]_i_1214/O[3]
                         net (fo=7, routed)           0.619    84.821    ts/t2/dtd/display_reg[8]_2[7]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.307    85.128 f  ts/t2/dtd/seg_inter[5]_i_1216/O
                         net (fo=33, routed)          0.948    86.076    ts/t2/dtd/seg_inter[5]_i_1216_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    86.200 r  ts/t2/dtd/seg_inter[5]_i_580/O
                         net (fo=2, routed)           0.794    86.994    ts/t2/dtd/seg_inter[5]_i_580_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    87.501 r  ts/t2/dtd/seg_inter_reg[5]_i_1833/CO[3]
                         net (fo=1, routed)           0.009    87.510    ts/t2/dtd/seg_inter_reg[5]_i_1833_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.624 r  ts/t2/dtd/seg_inter_reg[5]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    87.624    ts/t2/dtd/seg_inter_reg[5]_i_1220_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.958 r  ts/t2/dtd/seg_inter_reg[5]_i_1200/O[1]
                         net (fo=3, routed)           0.832    88.790    ts/t2/dtd/seg_inter_reg[5]_i_1200_n_6
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.303    89.093 r  ts/t2/dtd/seg_inter[5]_i_587/O
                         net (fo=1, routed)           0.774    89.867    ts/t2/dtd/seg_inter[5]_i_587_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    90.265 r  ts/t2/dtd/seg_inter_reg[5]_i_310/CO[3]
                         net (fo=1, routed)           0.000    90.265    ts/t2/dtd/seg_inter_reg[5]_i_310_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  ts/t2/dtd/seg_inter_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000    90.379    ts/t2/dtd/seg_inter_reg[5]_i_307_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  ts/t2/dtd/seg_inter_reg[5]_i_531/CO[3]
                         net (fo=1, routed)           0.000    90.493    ts/t2/dtd/seg_inter_reg[5]_i_531_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.827 r  ts/t2/dtd/seg_inter_reg[5]_i_2772/O[1]
                         net (fo=3, routed)           0.849    91.675    ts/t2/dtd/seg_inter_reg[5]_i_2772_n_6
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.303    91.978 r  ts/t2/dtd/seg_inter[5]_i_1926/O
                         net (fo=1, routed)           0.579    92.557    ts/t2/dtd/seg_inter[5]_i_1926_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.955 r  ts/t2/dtd/seg_inter_reg[5]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    92.955    ts/t2/dtd/seg_inter_reg[5]_i_1225_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  ts/t2/dtd/seg_inter_reg[5]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    93.069    ts/t2/dtd/seg_inter_reg[5]_i_1964_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  ts/t2/dtd/seg_inter_reg[5]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    93.183    ts/t2/dtd/seg_inter_reg[5]_i_1322_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    93.496 r  ts/t2/dtd/seg_inter_reg[5]_i_700/O[3]
                         net (fo=9, routed)           0.892    94.388    ts/t2/dtd/seg_inter_reg[5]_i_700_n_4
    SLICE_X55Y30         LUT2 (Prop_lut2_I0_O)        0.306    94.694 r  ts/t2/dtd/seg_inter[5]_i_703/O
                         net (fo=1, routed)           0.000    94.694    ts/t2/dtd/seg_inter[5]_i_703_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.244 r  ts/t2/dtd/seg_inter_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    95.244    ts/t2/dtd/seg_inter_reg[5]_i_350_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    95.557 r  ts/t2/dtd/seg_inter_reg[5]_i_150/O[3]
                         net (fo=3, routed)           0.632    96.189    ts/t2/dtd/seg_inter_reg[5]_i_150_n_4
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.306    96.495 r  ts/t2/dtd/seg_inter[5]_i_141/O
                         net (fo=1, routed)           0.633    97.128    ts/t2/dtd/seg_inter[5]_i_141_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    97.648 r  ts/t2/dtd/seg_inter_reg[5]_i_58/CO[2]
                         net (fo=23, routed)          0.801    98.450    ts/t2/dtd/seg_inter_reg[5]_i_58_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.313    98.763 r  ts/t2/dtd/seg_inter[5]_i_120/O
                         net (fo=2, routed)           0.595    99.358    ts/t2/dtd/seg_inter[5]_i_120_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    99.988 f  ts/t2/dtd/seg_inter_reg[5]_i_55/O[1]
                         net (fo=4, routed)           0.831   100.819    ts/t2/dtd/one4[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306   101.125 r  ts/t2/dtd/seg_inter[5]_i_123/O
                         net (fo=1, routed)           0.000   101.125    ts/t2/dtd/seg_inter[5]_i_123_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   101.705 r  ts/t2/dtd/seg_inter_reg[5]_i_53/O[2]
                         net (fo=1, routed)           0.632   102.337    ts/t2_n_22
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.302   102.639 f  ts/seg_inter[5]_i_95/O
                         net (fo=1, routed)           0.660   103.299    ts/t2/dtd/display_reg[8]_84
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.423 r  ts/t2/dtd/seg_inter[5]_i_44/O
                         net (fo=33, routed)          0.368   103.791    ts/t2/dtd/one3[3]
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.124   103.915 r  ts/t2/dtd/seg_inter[5]_i_1292/O
                         net (fo=8, routed)           0.509   104.424    ts/t2/dtd/seg_inter[5]_i_1292_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   104.548 r  ts/t2/dtd/seg_inter[5]_i_1258/O
                         net (fo=2, routed)           0.721   105.268    ts/t2/dtd/seg_inter[5]_i_1258_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   105.775 r  ts/t2/dtd/seg_inter_reg[5]_i_3328/CO[3]
                         net (fo=1, routed)           0.000   105.775    ts/t2/dtd/seg_inter_reg[5]_i_3328_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.889 r  ts/t2/dtd/seg_inter_reg[5]_i_2800/CO[3]
                         net (fo=1, routed)           0.000   105.889    ts/t2/dtd/seg_inter_reg[5]_i_2800_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.202 r  ts/t2/dtd/seg_inter_reg[5]_i_1961/O[3]
                         net (fo=3, routed)           0.887   107.089    ts_n_596
    SLICE_X45Y29         LUT3 (Prop_lut3_I2_O)        0.306   107.395 r  seg_inter[5]_i_1250/O
                         net (fo=1, routed)           0.574   107.969    ts/t2/dtd/display_reg[8]_63[0]
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   108.495 r  ts/t2/dtd/seg_inter_reg[5]_i_630/CO[3]
                         net (fo=1, routed)           0.000   108.495    ts/t2/dtd/seg_inter_reg[5]_i_630_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.717 r  ts/t2/dtd/seg_inter_reg[5]_i_333/O[0]
                         net (fo=3, routed)           0.315   109.032    ts/t2/dtd/seg_inter_reg[5]_i_333_n_7
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.299   109.331 r  ts/t2/dtd/seg_inter[5]_i_634/O
                         net (fo=1, routed)           0.581   109.912    ts/t2/dtd/seg_inter[5]_i_634_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.124   110.036 r  ts/t2/dtd/seg_inter[5]_i_328/O
                         net (fo=1, routed)           0.000   110.036    ts/t2/dtd/seg_inter[5]_i_328_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.568 r  ts/t2/dtd/seg_inter_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000   110.568    ts/t2/dtd/seg_inter_reg[5]_i_130_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.807 r  ts/t2/dtd/seg_inter_reg[5]_i_57/O[2]
                         net (fo=2, routed)           0.448   111.255    ts/t2_n_504
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726   111.981 r  ts/seg_inter_reg[5]_i_52/O[1]
                         net (fo=1, routed)           0.407   112.388    ts/t2/dtd/display_reg[8]_3[1]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.303   112.691 r  ts/t2/dtd/seg_inter[5]_i_17/O
                         net (fo=1, routed)           0.000   112.691    ts/t2/dtd/seg_inter[5]_i_17_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.092 r  ts/t2/dtd/seg_inter_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.092    ts/t2/dtd/seg_inter_reg[5]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.314 r  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           0.630   113.944    ts/t2_n_511
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.299   114.243 r  ts/seg_inter[6]_i_17/O
                         net (fo=1, routed)           0.000   114.243    ts/t2/ss/display_reg[8]_9
    SLICE_X39Y30         MUXF7 (Prop_muxf7_I1_O)      0.217   114.460 r  ts/t2/ss/seg_inter_reg[6]_i_6/O
                         net (fo=9, routed)           0.669   115.129    ts/t2/ss/seg_inter_reg[6]_i_6_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.299   115.428 r  ts/t2/ss/seg_inter[3]_i_2/O
                         net (fo=1, routed)           0.579   116.007    ts/t2/ss/seg_inter[3]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   116.131 r  ts/t2/ss/seg_inter[3]_i_1/O
                         net (fo=1, routed)           0.000   116.131    ts/t2_n_515
    SLICE_X36Y32         FDSE                                         r  ts/seg_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.437    14.778    ts/CLK_IBUF_BUFG
    SLICE_X36Y32         FDSE                                         r  ts/seg_inter_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X36Y32         FDSE (Setup_fdse_C_D)        0.031    15.034    ts/seg_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                        -116.131    
  -------------------------------------------------------------------
                         slack                               -101.097    

Slack (VIOLATED) :        -101.001ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        111.000ns  (logic 50.801ns (45.767%)  route 60.199ns (54.233%))
  Logic Levels:           159  (CARRY4=101 LUT1=2 LUT2=7 LUT3=15 LUT4=4 LUT5=12 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.567     5.088    ts/t2/CLK_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  ts/t2/display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ts/t2/display_reg[3]/Q
                         net (fo=45, routed)          1.100     6.644    ts/t2/display[3]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.768 r  ts/t2/seg_inter[5]_i_1071/O
                         net (fo=2, routed)           0.494     7.262    ts/t2/seg_inter[5]_i_1071_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.788 r  ts/t2/seg_inter_reg[5]_i_2696/CO[3]
                         net (fo=1, routed)           0.000     7.788    ts/t2/seg_inter_reg[5]_i_2696_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.010 r  ts/t2/seg_inter_reg[5]_i_1727/O[0]
                         net (fo=3, routed)           0.820     8.830    ts_n_302
    SLICE_X40Y3          LUT5 (Prop_lut5_I1_O)        0.299     9.129 r  seg_inter[5]_i_2688/O
                         net (fo=1, routed)           0.000     9.129    ts/t2/display_reg[8]_7[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.679 r  ts/t2/seg_inter_reg[5]_i_1709/CO[3]
                         net (fo=1, routed)           0.000     9.679    ts/t2/seg_inter_reg[5]_i_1709_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  ts/t2/seg_inter_reg[5]_i_1048/O[1]
                         net (fo=3, routed)           0.677    10.690    ts/t2/seg_inter_reg[5]_i_1048_n_6
    SLICE_X36Y0          LUT3 (Prop_lut3_I2_O)        0.303    10.993 r  ts/t2/seg_inter[5]_i_1040/O
                         net (fo=1, routed)           0.331    11.324    ts/t2/seg_inter[5]_i_1040_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.722 r  ts/t2/seg_inter_reg[5]_i_496/CO[3]
                         net (fo=1, routed)           0.000    11.722    ts/t2/seg_inter_reg[5]_i_496_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  ts/t2/seg_inter_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000    11.836    ts/t2/seg_inter_reg[5]_i_252_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.075 r  ts/t2/seg_inter_reg[5]_i_87/O[2]
                         net (fo=2, routed)           0.600    12.675    ts_n_346
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    13.401 r  seg_inter_reg[5]_i_86/O[1]
                         net (fo=1, routed)           0.624    14.025    ts/t2/display_reg[3]_0[1]
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.303    14.328 r  ts/t2/seg_inter[5]_i_37/O
                         net (fo=1, routed)           0.000    14.328    ts/t2/seg_inter[5]_i_37_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.704 r  ts/t2/seg_inter_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.704    ts/t2/seg_inter_reg[5]_i_11_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.923 r  ts/t2/seg_inter_reg[6]_i_24/O[0]
                         net (fo=6, routed)           0.871    15.794    ts/t2/dtd/display_reg[3][0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.295    16.089 r  ts/t2/dtd/seg_inter[5]_i_726/O
                         net (fo=1, routed)           0.000    16.089    ts/t2/dtd/seg_inter[5]_i_726_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.469 r  ts/t2/dtd/seg_inter_reg[5]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.469    ts/t2/dtd/seg_inter_reg[5]_i_363_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  ts/t2/dtd/seg_inter_reg[5]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.586    ts/t2/dtd/seg_inter_reg[5]_i_159_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.743 r  ts/t2/dtd/seg_inter_reg[5]_i_63/CO[1]
                         net (fo=555, routed)         0.781    17.524    ts/t2/display_reg[8]_19[1]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    18.406 r  ts/t2/seg_inter_reg[5]_i_1410/CO[3]
                         net (fo=1, routed)           0.000    18.406    ts/t2/seg_inter_reg[5]_i_1410_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ts/t2/seg_inter_reg[5]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    18.520    ts/t2/seg_inter_reg[5]_i_1417_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.742 r  ts/t2/seg_inter_reg[5]_i_802/O[0]
                         net (fo=19, routed)          0.908    19.650    ts/t2/dtd/display_reg[8][12]
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.299    19.949 r  ts/t2/dtd/seg_inter[5]_i_2165/O
                         net (fo=12, routed)          1.262    21.211    ts/t2/dtd/seg_inter[5]_i_2165_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.124    21.335 r  ts/t2/dtd/seg_inter[5]_i_2219/O
                         net (fo=1, routed)           0.000    21.335    ts/t2/dtd/seg_inter[5]_i_2219_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.868 r  ts/t2/dtd/seg_inter_reg[5]_i_1407/CO[3]
                         net (fo=1, routed)           0.000    21.868    ts/t2/dtd/seg_inter_reg[5]_i_1407_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.087 r  ts/t2/dtd/seg_inter_reg[5]_i_1404/O[0]
                         net (fo=3, routed)           0.918    23.005    ts/t2/dtd/seg_inter_reg[5]_i_1404_n_7
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.295    23.300 r  ts/t2/dtd/seg_inter[5]_i_748/O
                         net (fo=1, routed)           0.730    24.030    ts/t2/dtd/seg_inter[5]_i_748_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.537 r  ts/t2/dtd/seg_inter_reg[5]_i_389/CO[3]
                         net (fo=1, routed)           0.000    24.537    ts/t2/dtd/seg_inter_reg[5]_i_389_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.871 r  ts/t2/dtd/seg_inter_reg[5]_i_729/O[1]
                         net (fo=3, routed)           0.873    25.744    ts/t2/dtd/seg_inter_reg[5]_i_729_n_6
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.303    26.047 r  ts/t2/dtd/seg_inter[5]_i_369/O
                         net (fo=1, routed)           0.808    26.855    ts/t2/dtd/seg_inter[5]_i_369_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  ts/t2/dtd/seg_inter_reg[5]_i_161/CO[3]
                         net (fo=1, routed)           0.000    27.259    ts/t2/dtd/seg_inter_reg[5]_i_161_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.498 r  ts/t2/dtd/seg_inter_reg[5]_i_1343/O[2]
                         net (fo=9, routed)           0.851    28.349    ts/t2/dtd/seg_inter_reg[5]_i_1343_n_5
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.301    28.650 r  ts/t2/dtd/seg_inter[5]_i_2974/O
                         net (fo=1, routed)           0.000    28.650    ts/t2/dtd/seg_inter[5]_i_2974_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.182 r  ts/t2/dtd/seg_inter_reg[5]_i_2266/CO[3]
                         net (fo=1, routed)           0.000    29.182    ts/t2/dtd/seg_inter_reg[5]_i_2266_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.296 r  ts/t2/dtd/seg_inter_reg[5]_i_1441/CO[3]
                         net (fo=1, routed)           0.000    29.296    ts/t2/dtd/seg_inter_reg[5]_i_1441_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.410 r  ts/t2/dtd/seg_inter_reg[5]_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.410    ts/t2/dtd/seg_inter_reg[5]_i_807_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.524 r  ts/t2/dtd/seg_inter_reg[5]_i_409/CO[3]
                         net (fo=1, routed)           0.000    29.524    ts/t2/dtd/seg_inter_reg[5]_i_409_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.746 r  ts/t2/dtd/seg_inter_reg[5]_i_184/O[0]
                         net (fo=3, routed)           1.036    30.783    ts/t2/dtd/seg_inter_reg[5]_i_184_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I2_O)        0.299    31.082 r  ts/t2/dtd/seg_inter[5]_i_402/O
                         net (fo=1, routed)           0.000    31.082    ts/t2/dtd/seg_inter[5]_i_402_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.632 r  ts/t2/dtd/seg_inter_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    31.632    ts/t2/dtd/seg_inter_reg[5]_i_173_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.860 r  ts/t2/dtd/seg_inter_reg[5]_i_68/CO[2]
                         net (fo=34, routed)          0.938    32.798    ts/t2/dtd/seg_inter_reg[5]_i_68_n_1
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.313    33.111 r  ts/t2/dtd/seg_inter[5]_i_153/O
                         net (fo=2, routed)           0.514    33.625    ts/t2/dtd/seg_inter[5]_i_153_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    34.135 f  ts/t2/dtd/seg_inter_reg[5]_i_163/O[0]
                         net (fo=4, routed)           0.632    34.767    ts/t2/dtd/one12[1]
    SLICE_X51Y4          LUT5 (Prop_lut5_I4_O)        0.295    35.062 r  ts/t2/dtd/seg_inter[5]_i_157/O
                         net (fo=1, routed)           0.000    35.062    ts/t2/dtd/seg_inter[5]_i_157_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.609 f  ts/t2/dtd/seg_inter_reg[5]_i_61/O[2]
                         net (fo=4, routed)           0.853    36.462    ts/t2/dtd/one15[3]
    SLICE_X47Y6          LUT4 (Prop_lut4_I0_O)        0.302    36.764 f  ts/t2/dtd/seg_inter[5]_i_21/O
                         net (fo=36, routed)          1.162    37.926    ts/t2/dtd/seg_inter[5]_i_21_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124    38.050 r  ts/t2/dtd/seg_inter[5]_i_853/O
                         net (fo=3, routed)           0.588    38.638    ts/t2/dtd/seg_inter[5]_i_853_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.194 r  ts/t2/dtd/seg_inter_reg[5]_i_2321/O[2]
                         net (fo=3, routed)           1.084    40.279    ts_n_406
    SLICE_X38Y6          LUT3 (Prop_lut3_I1_O)        0.302    40.581 r  seg_inter[5]_i_2307/O
                         net (fo=1, routed)           0.693    41.274    ts/t2/dtd/display_reg[8]_10[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.659 r  ts/t2/dtd/seg_inter_reg[5]_i_1468/CO[3]
                         net (fo=1, routed)           0.000    41.659    ts/t2/dtd/seg_inter_reg[5]_i_1468_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.993 r  ts/t2/dtd/seg_inter_reg[5]_i_832/O[1]
                         net (fo=3, routed)           0.732    42.725    ts/t2/dtd/seg_inter_reg[5]_i_832_n_6
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.303    43.028 r  ts/t2/dtd/seg_inter[5]_i_824/O
                         net (fo=1, routed)           0.474    43.502    ts/t2/dtd/seg_inter[5]_i_824_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.900 r  ts/t2/dtd/seg_inter_reg[5]_i_416/CO[3]
                         net (fo=1, routed)           0.000    43.900    ts/t2/dtd/seg_inter_reg[5]_i_416_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.014 r  ts/t2/dtd/seg_inter_reg[5]_i_194/CO[3]
                         net (fo=1, routed)           0.000    44.014    ts/t2/dtd/seg_inter_reg[5]_i_194_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.327 r  ts/t2/dtd/seg_inter_reg[5]_i_73/O[3]
                         net (fo=2, routed)           0.999    45.325    ts/t2_n_283
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.306    45.631 r  ts/seg_inter[5]_i_192/O
                         net (fo=1, routed)           0.000    45.631    ts/seg_inter[5]_i_192_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.858 r  ts/seg_inter_reg[5]_i_72/O[1]
                         net (fo=1, routed)           0.585    46.444    ts/t2/dtd/display_reg[8]_115[1]
    SLICE_X49Y11         LUT5 (Prop_lut5_I4_O)        0.303    46.747 r  ts/t2/dtd/seg_inter[5]_i_25/O
                         net (fo=1, routed)           0.000    46.747    ts/t2/dtd/seg_inter[5]_i_25_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    46.995 r  ts/t2/dtd/seg_inter_reg[5]_i_9/O[3]
                         net (fo=12, routed)          1.032    48.027    ts/t2/dtd/seg_inter_reg[2]_1[3]
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.306    48.333 r  ts/t2/dtd/seg_inter[5]_i_2433/O
                         net (fo=1, routed)           0.500    48.833    ts/t2/dtd/seg_inter[5]_i_2433_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    48.957 r  ts/t2/dtd/seg_inter[5]_i_1555/O
                         net (fo=1, routed)           0.000    48.957    ts/t2/dtd/seg_inter[5]_i_1555_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.355 r  ts/t2/dtd/seg_inter_reg[5]_i_893/CO[3]
                         net (fo=1, routed)           0.000    49.355    ts/t2/dtd/seg_inter_reg[5]_i_893_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.594 f  ts/t2/dtd/seg_inter_reg[5]_i_1584/O[2]
                         net (fo=9, routed)           0.494    50.088    t2/dtd/one10[6]
    SLICE_X50Y14         LUT1 (Prop_lut1_I0_O)        0.302    50.389 r  seg_inter[5]_i_2490/O
                         net (fo=1, routed)           0.000    50.389    seg_inter[5]_i_2490_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.923 r  seg_inter_reg[5]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    50.923    seg_inter_reg[5]_i_1585_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.161 f  seg_inter_reg[5]_i_1596/O[2]
                         net (fo=7, routed)           0.613    51.774    ts/t2/dtd/display_reg[8]_1[6]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.301    52.075 f  ts/t2/dtd/seg_inter[5]_i_1599/O
                         net (fo=33, routed)          0.763    52.838    ts/t2/dtd/seg_inter[5]_i_1599_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124    52.962 r  ts/t2/dtd/seg_inter[5]_i_918/O
                         net (fo=2, routed)           1.137    54.099    ts/t2/dtd/seg_inter[5]_i_918_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    54.625 r  ts/t2/dtd/seg_inter_reg[5]_i_2436/CO[3]
                         net (fo=1, routed)           0.000    54.625    ts/t2/dtd/seg_inter_reg[5]_i_2436_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  ts/t2/dtd/seg_inter_reg[5]_i_1602/CO[3]
                         net (fo=1, routed)           0.000    54.739    ts/t2/dtd/seg_inter_reg[5]_i_1602_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  ts/t2/dtd/seg_inter_reg[5]_i_1582/CO[3]
                         net (fo=1, routed)           0.000    54.853    ts/t2/dtd/seg_inter_reg[5]_i_1582_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.187 r  ts/t2/dtd/seg_inter_reg[5]_i_1579/O[1]
                         net (fo=3, routed)           0.853    56.040    ts/t2/dtd/seg_inter_reg[5]_i_1579_n_6
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.303    56.343 r  ts/t2/dtd/seg_inter[5]_i_900/O
                         net (fo=1, routed)           0.733    57.076    ts/t2/dtd/seg_inter[5]_i_900_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    57.474 r  ts/t2/dtd/seg_inter_reg[5]_i_452/CO[3]
                         net (fo=1, routed)           0.000    57.474    ts/t2/dtd/seg_inter_reg[5]_i_452_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.787 r  ts/t2/dtd/seg_inter_reg[5]_i_881/O[3]
                         net (fo=3, routed)           0.840    58.626    ts/t2/dtd/seg_inter_reg[5]_i_881_n_4
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.306    58.932 r  ts/t2/dtd/seg_inter[6]_i_46/O
                         net (fo=1, routed)           0.195    59.127    ts/t2/dtd/seg_inter[6]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.653 r  ts/t2/dtd/seg_inter_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.653    ts/t2/dtd/seg_inter_reg[6]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.966 r  ts/t2/dtd/seg_inter_reg[5]_i_2544/O[3]
                         net (fo=9, routed)           0.769    60.735    ts/t2/dtd/seg_inter_reg[5]_i_2544_n_4
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.306    61.041 r  ts/t2/dtd/seg_inter[5]_i_2646/O
                         net (fo=1, routed)           0.000    61.041    ts/t2/dtd/seg_inter[5]_i_2646_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.591 r  ts/t2/dtd/seg_inter_reg[5]_i_1683/CO[3]
                         net (fo=1, routed)           0.000    61.591    ts/t2/dtd/seg_inter_reg[5]_i_1683_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.705 r  ts/t2/dtd/seg_inter_reg[5]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    61.705    ts/t2/dtd/seg_inter_reg[5]_i_1023_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.039 r  ts/t2/dtd/seg_inter_reg[5]_i_489/O[1]
                         net (fo=3, routed)           0.856    62.895    ts/t2/dtd/seg_inter_reg[5]_i_489_n_6
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.303    63.198 r  ts/t2/dtd/seg_inter[5]_i_1007/O
                         net (fo=1, routed)           0.676    63.874    ts/t2/dtd/seg_inter[5]_i_1007_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.259 r  ts/t2/dtd/seg_inter_reg[5]_i_474/CO[3]
                         net (fo=1, routed)           0.000    64.259    ts/t2/dtd/seg_inter_reg[5]_i_474_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.373 r  ts/t2/dtd/seg_inter_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    64.373    ts/t2/dtd/seg_inter_reg[5]_i_235_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.601 r  ts/t2/dtd/seg_inter_reg[5]_i_83/CO[2]
                         net (fo=27, routed)          0.858    65.459    ts/t2/dtd/seg_inter_reg[5]_i_83_n_1
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.313    65.772 r  ts/t2/dtd/seg_inter[5]_i_434/O
                         net (fo=1, routed)           0.403    66.175    ts/t2/dtd/seg_inter[5]_i_434_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    66.831 r  ts/t2/dtd/seg_inter_reg[5]_i_208/CO[3]
                         net (fo=1, routed)           0.000    66.831    ts/t2/dtd/seg_inter_reg[5]_i_208_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.945 r  ts/t2/dtd/seg_inter_reg[5]_i_2604/CO[3]
                         net (fo=1, routed)           0.000    66.945    ts/t2/dtd/seg_inter_reg[5]_i_2604_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.279 f  ts/t2/dtd/seg_inter_reg[5]_i_1767/O[1]
                         net (fo=4, routed)           0.762    68.040    ts/t2/dtd/one8[10]
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.303    68.343 r  ts/t2/dtd/seg_inter[5]_i_2548/O
                         net (fo=1, routed)           0.000    68.343    ts/t2/dtd/seg_inter[5]_i_2548_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.876 r  ts/t2/dtd/seg_inter_reg[5]_i_1639/CO[3]
                         net (fo=1, routed)           0.000    68.876    ts/t2/dtd/seg_inter_reg[5]_i_1639_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.993 r  ts/t2/dtd/seg_inter_reg[5]_i_1632/CO[3]
                         net (fo=1, routed)           0.000    68.993    ts/t2/dtd/seg_inter_reg[5]_i_1632_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.212 f  ts/t2/dtd/seg_inter_reg[5]_i_3166/O[0]
                         net (fo=3, routed)           0.487    69.699    ts/t2/dtd/seg_inter_reg[5]_i_3166_n_7
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.295    69.994 f  ts/t2/dtd/seg_inter[5]_i_3168/O
                         net (fo=22, routed)          1.261    71.255    ts/t2/dtd/seg_inter[5]_i_3168_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.124    71.379 r  ts/t2/dtd/seg_inter[5]_i_2561/O
                         net (fo=2, routed)           0.486    71.865    ts/t2/dtd/seg_inter[5]_i_2561_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    72.263 r  ts/t2/dtd/seg_inter_reg[5]_i_2537/CO[3]
                         net (fo=1, routed)           0.000    72.263    ts/t2/dtd/seg_inter_reg[5]_i_2537_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.597 r  ts/t2/dtd/seg_inter_reg[5]_i_1662/O[1]
                         net (fo=3, routed)           0.896    73.492    ts_n_471
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.303    73.795 r  seg_inter[5]_i_1625/O
                         net (fo=1, routed)           0.324    74.119    ts/t2/dtd/display_reg[8]_37[2]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    74.517 r  ts/t2/dtd/seg_inter_reg[5]_i_957/CO[3]
                         net (fo=1, routed)           0.000    74.517    ts/t2/dtd/seg_inter_reg[5]_i_957_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    74.830 r  ts/t2/dtd/seg_inter_reg[5]_i_472/O[3]
                         net (fo=3, routed)           0.642    75.472    ts_n_552
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.306    75.778 r  seg_inter[5]_i_230/O
                         net (fo=1, routed)           0.689    76.467    ts/t2/dtd/display_reg[8]_50[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    77.023 r  ts/t2/dtd/seg_inter_reg[5]_i_82/O[2]
                         net (fo=2, routed)           0.864    77.887    ts/t2_n_394
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    78.613 r  ts/seg_inter_reg[5]_i_81/O[1]
                         net (fo=1, routed)           0.431    79.044    ts/t2/dtd/display_reg[8]_116[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.303    79.347 r  ts/t2/dtd/seg_inter[5]_i_33/O
                         net (fo=1, routed)           0.000    79.347    ts/t2/dtd/seg_inter[5]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    79.723 r  ts/t2/dtd/seg_inter_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.723    ts/t2/dtd/seg_inter_reg[5]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    79.942 r  ts/t2/dtd/seg_inter_reg[6]_i_22/O[0]
                         net (fo=14, routed)          0.665    80.607    ts/t2/dtd/seg_inter_reg[6][0]
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.295    80.902 r  ts/t2/dtd/seg_inter[6]_i_10/O
                         net (fo=2, routed)           0.426    81.328    ts/t2/dtd/seg_inter_reg[6]_1
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    81.452 r  ts/t2/dtd/seg_inter[5]_i_1172/O
                         net (fo=1, routed)           0.000    81.452    ts/t2/dtd/seg_inter[5]_i_1172_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.853 r  ts/t2/dtd/seg_inter_reg[5]_i_556/CO[3]
                         net (fo=1, routed)           0.000    81.853    ts/t2/dtd/seg_inter_reg[5]_i_556_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.187 f  ts/t2/dtd/seg_inter_reg[5]_i_1202/O[1]
                         net (fo=11, routed)          0.883    83.071    t2/dtd/one6[5]
    SLICE_X52Y23         LUT1 (Prop_lut1_I0_O)        0.303    83.374 r  seg_inter[5]_i_1893/O
                         net (fo=1, routed)           0.000    83.374    seg_inter[5]_i_1893_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.887 r  seg_inter_reg[5]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    83.887    seg_inter_reg[5]_i_1203_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.202 f  seg_inter_reg[5]_i_1214/O[3]
                         net (fo=7, routed)           0.619    84.821    ts/t2/dtd/display_reg[8]_2[7]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.307    85.128 f  ts/t2/dtd/seg_inter[5]_i_1216/O
                         net (fo=33, routed)          0.948    86.076    ts/t2/dtd/seg_inter[5]_i_1216_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    86.200 r  ts/t2/dtd/seg_inter[5]_i_580/O
                         net (fo=2, routed)           0.794    86.994    ts/t2/dtd/seg_inter[5]_i_580_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    87.501 r  ts/t2/dtd/seg_inter_reg[5]_i_1833/CO[3]
                         net (fo=1, routed)           0.009    87.510    ts/t2/dtd/seg_inter_reg[5]_i_1833_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.624 r  ts/t2/dtd/seg_inter_reg[5]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    87.624    ts/t2/dtd/seg_inter_reg[5]_i_1220_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.958 r  ts/t2/dtd/seg_inter_reg[5]_i_1200/O[1]
                         net (fo=3, routed)           0.832    88.790    ts/t2/dtd/seg_inter_reg[5]_i_1200_n_6
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.303    89.093 r  ts/t2/dtd/seg_inter[5]_i_587/O
                         net (fo=1, routed)           0.774    89.867    ts/t2/dtd/seg_inter[5]_i_587_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    90.265 r  ts/t2/dtd/seg_inter_reg[5]_i_310/CO[3]
                         net (fo=1, routed)           0.000    90.265    ts/t2/dtd/seg_inter_reg[5]_i_310_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  ts/t2/dtd/seg_inter_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000    90.379    ts/t2/dtd/seg_inter_reg[5]_i_307_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  ts/t2/dtd/seg_inter_reg[5]_i_531/CO[3]
                         net (fo=1, routed)           0.000    90.493    ts/t2/dtd/seg_inter_reg[5]_i_531_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.827 r  ts/t2/dtd/seg_inter_reg[5]_i_2772/O[1]
                         net (fo=3, routed)           0.849    91.675    ts/t2/dtd/seg_inter_reg[5]_i_2772_n_6
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.303    91.978 r  ts/t2/dtd/seg_inter[5]_i_1926/O
                         net (fo=1, routed)           0.579    92.557    ts/t2/dtd/seg_inter[5]_i_1926_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.955 r  ts/t2/dtd/seg_inter_reg[5]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    92.955    ts/t2/dtd/seg_inter_reg[5]_i_1225_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  ts/t2/dtd/seg_inter_reg[5]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    93.069    ts/t2/dtd/seg_inter_reg[5]_i_1964_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  ts/t2/dtd/seg_inter_reg[5]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    93.183    ts/t2/dtd/seg_inter_reg[5]_i_1322_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    93.496 r  ts/t2/dtd/seg_inter_reg[5]_i_700/O[3]
                         net (fo=9, routed)           0.892    94.388    ts/t2/dtd/seg_inter_reg[5]_i_700_n_4
    SLICE_X55Y30         LUT2 (Prop_lut2_I0_O)        0.306    94.694 r  ts/t2/dtd/seg_inter[5]_i_703/O
                         net (fo=1, routed)           0.000    94.694    ts/t2/dtd/seg_inter[5]_i_703_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.244 r  ts/t2/dtd/seg_inter_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    95.244    ts/t2/dtd/seg_inter_reg[5]_i_350_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    95.557 r  ts/t2/dtd/seg_inter_reg[5]_i_150/O[3]
                         net (fo=3, routed)           0.632    96.189    ts/t2/dtd/seg_inter_reg[5]_i_150_n_4
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.306    96.495 r  ts/t2/dtd/seg_inter[5]_i_141/O
                         net (fo=1, routed)           0.633    97.128    ts/t2/dtd/seg_inter[5]_i_141_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    97.648 r  ts/t2/dtd/seg_inter_reg[5]_i_58/CO[2]
                         net (fo=23, routed)          0.801    98.450    ts/t2/dtd/seg_inter_reg[5]_i_58_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.313    98.763 r  ts/t2/dtd/seg_inter[5]_i_120/O
                         net (fo=2, routed)           0.595    99.358    ts/t2/dtd/seg_inter[5]_i_120_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    99.988 f  ts/t2/dtd/seg_inter_reg[5]_i_55/O[1]
                         net (fo=4, routed)           0.831   100.819    ts/t2/dtd/one4[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306   101.125 r  ts/t2/dtd/seg_inter[5]_i_123/O
                         net (fo=1, routed)           0.000   101.125    ts/t2/dtd/seg_inter[5]_i_123_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   101.705 r  ts/t2/dtd/seg_inter_reg[5]_i_53/O[2]
                         net (fo=1, routed)           0.632   102.337    ts/t2_n_22
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.302   102.639 f  ts/seg_inter[5]_i_95/O
                         net (fo=1, routed)           0.660   103.299    ts/t2/dtd/display_reg[8]_84
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.423 r  ts/t2/dtd/seg_inter[5]_i_44/O
                         net (fo=33, routed)          0.368   103.791    ts/t2/dtd/one3[3]
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.124   103.915 r  ts/t2/dtd/seg_inter[5]_i_1292/O
                         net (fo=8, routed)           0.509   104.424    ts/t2/dtd/seg_inter[5]_i_1292_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   104.548 r  ts/t2/dtd/seg_inter[5]_i_1258/O
                         net (fo=2, routed)           0.721   105.268    ts/t2/dtd/seg_inter[5]_i_1258_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   105.775 r  ts/t2/dtd/seg_inter_reg[5]_i_3328/CO[3]
                         net (fo=1, routed)           0.000   105.775    ts/t2/dtd/seg_inter_reg[5]_i_3328_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.889 r  ts/t2/dtd/seg_inter_reg[5]_i_2800/CO[3]
                         net (fo=1, routed)           0.000   105.889    ts/t2/dtd/seg_inter_reg[5]_i_2800_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.202 r  ts/t2/dtd/seg_inter_reg[5]_i_1961/O[3]
                         net (fo=3, routed)           0.887   107.089    ts_n_596
    SLICE_X45Y29         LUT3 (Prop_lut3_I2_O)        0.306   107.395 r  seg_inter[5]_i_1250/O
                         net (fo=1, routed)           0.574   107.969    ts/t2/dtd/display_reg[8]_63[0]
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   108.495 r  ts/t2/dtd/seg_inter_reg[5]_i_630/CO[3]
                         net (fo=1, routed)           0.000   108.495    ts/t2/dtd/seg_inter_reg[5]_i_630_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.717 r  ts/t2/dtd/seg_inter_reg[5]_i_333/O[0]
                         net (fo=3, routed)           0.315   109.032    ts/t2/dtd/seg_inter_reg[5]_i_333_n_7
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.299   109.331 r  ts/t2/dtd/seg_inter[5]_i_634/O
                         net (fo=1, routed)           0.581   109.912    ts/t2/dtd/seg_inter[5]_i_634_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.124   110.036 r  ts/t2/dtd/seg_inter[5]_i_328/O
                         net (fo=1, routed)           0.000   110.036    ts/t2/dtd/seg_inter[5]_i_328_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.568 r  ts/t2/dtd/seg_inter_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000   110.568    ts/t2/dtd/seg_inter_reg[5]_i_130_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.807 r  ts/t2/dtd/seg_inter_reg[5]_i_57/O[2]
                         net (fo=2, routed)           0.448   111.255    ts/t2_n_504
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726   111.981 r  ts/seg_inter_reg[5]_i_52/O[1]
                         net (fo=1, routed)           0.407   112.388    ts/t2/dtd/display_reg[8]_3[1]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.303   112.691 r  ts/t2/dtd/seg_inter[5]_i_17/O
                         net (fo=1, routed)           0.000   112.691    ts/t2/dtd/seg_inter[5]_i_17_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.092 r  ts/t2/dtd/seg_inter_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.092    ts/t2/dtd/seg_inter_reg[5]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.314 r  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           0.630   113.944    ts/t2_n_511
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.299   114.243 r  ts/seg_inter[6]_i_17/O
                         net (fo=1, routed)           0.000   114.243    ts/t2/ss/display_reg[8]_9
    SLICE_X39Y30         MUXF7 (Prop_muxf7_I1_O)      0.217   114.460 r  ts/t2/ss/seg_inter_reg[6]_i_6/O
                         net (fo=9, routed)           1.043   115.503    ts/t2/ss/seg_inter_reg[6]_i_6_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.299   115.802 r  ts/t2/ss/seg_inter[4]_i_2/O
                         net (fo=1, routed)           0.162   115.964    ts/t2/ss/seg_inter[4]_i_2_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124   116.088 r  ts/t2/ss/seg_inter[4]_i_1/O
                         net (fo=1, routed)           0.000   116.088    ts/t2_n_516
    SLICE_X42Y33         FDSE                                         r  ts/seg_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.440    14.781    ts/CLK_IBUF_BUFG
    SLICE_X42Y33         FDSE                                         r  ts/seg_inter_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X42Y33         FDSE (Setup_fdse_C_D)        0.081    15.087    ts/seg_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                        -116.088    
  -------------------------------------------------------------------
                         slack                               -101.001    

Slack (VIOLATED) :        -100.965ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.906ns  (logic 50.925ns (45.917%)  route 59.981ns (54.083%))
  Logic Levels:           160  (CARRY4=101 LUT1=2 LUT2=7 LUT3=15 LUT4=5 LUT5=12 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.567     5.088    ts/t2/CLK_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  ts/t2/display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ts/t2/display_reg[3]/Q
                         net (fo=45, routed)          1.100     6.644    ts/t2/display[3]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.768 r  ts/t2/seg_inter[5]_i_1071/O
                         net (fo=2, routed)           0.494     7.262    ts/t2/seg_inter[5]_i_1071_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.788 r  ts/t2/seg_inter_reg[5]_i_2696/CO[3]
                         net (fo=1, routed)           0.000     7.788    ts/t2/seg_inter_reg[5]_i_2696_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.010 r  ts/t2/seg_inter_reg[5]_i_1727/O[0]
                         net (fo=3, routed)           0.820     8.830    ts_n_302
    SLICE_X40Y3          LUT5 (Prop_lut5_I1_O)        0.299     9.129 r  seg_inter[5]_i_2688/O
                         net (fo=1, routed)           0.000     9.129    ts/t2/display_reg[8]_7[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.679 r  ts/t2/seg_inter_reg[5]_i_1709/CO[3]
                         net (fo=1, routed)           0.000     9.679    ts/t2/seg_inter_reg[5]_i_1709_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  ts/t2/seg_inter_reg[5]_i_1048/O[1]
                         net (fo=3, routed)           0.677    10.690    ts/t2/seg_inter_reg[5]_i_1048_n_6
    SLICE_X36Y0          LUT3 (Prop_lut3_I2_O)        0.303    10.993 r  ts/t2/seg_inter[5]_i_1040/O
                         net (fo=1, routed)           0.331    11.324    ts/t2/seg_inter[5]_i_1040_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.722 r  ts/t2/seg_inter_reg[5]_i_496/CO[3]
                         net (fo=1, routed)           0.000    11.722    ts/t2/seg_inter_reg[5]_i_496_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  ts/t2/seg_inter_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000    11.836    ts/t2/seg_inter_reg[5]_i_252_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.075 r  ts/t2/seg_inter_reg[5]_i_87/O[2]
                         net (fo=2, routed)           0.600    12.675    ts_n_346
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    13.401 r  seg_inter_reg[5]_i_86/O[1]
                         net (fo=1, routed)           0.624    14.025    ts/t2/display_reg[3]_0[1]
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.303    14.328 r  ts/t2/seg_inter[5]_i_37/O
                         net (fo=1, routed)           0.000    14.328    ts/t2/seg_inter[5]_i_37_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.704 r  ts/t2/seg_inter_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.704    ts/t2/seg_inter_reg[5]_i_11_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.923 r  ts/t2/seg_inter_reg[6]_i_24/O[0]
                         net (fo=6, routed)           0.871    15.794    ts/t2/dtd/display_reg[3][0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.295    16.089 r  ts/t2/dtd/seg_inter[5]_i_726/O
                         net (fo=1, routed)           0.000    16.089    ts/t2/dtd/seg_inter[5]_i_726_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.469 r  ts/t2/dtd/seg_inter_reg[5]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.469    ts/t2/dtd/seg_inter_reg[5]_i_363_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  ts/t2/dtd/seg_inter_reg[5]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.586    ts/t2/dtd/seg_inter_reg[5]_i_159_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.743 r  ts/t2/dtd/seg_inter_reg[5]_i_63/CO[1]
                         net (fo=555, routed)         0.781    17.524    ts/t2/display_reg[8]_19[1]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    18.406 r  ts/t2/seg_inter_reg[5]_i_1410/CO[3]
                         net (fo=1, routed)           0.000    18.406    ts/t2/seg_inter_reg[5]_i_1410_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ts/t2/seg_inter_reg[5]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    18.520    ts/t2/seg_inter_reg[5]_i_1417_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.742 r  ts/t2/seg_inter_reg[5]_i_802/O[0]
                         net (fo=19, routed)          0.908    19.650    ts/t2/dtd/display_reg[8][12]
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.299    19.949 r  ts/t2/dtd/seg_inter[5]_i_2165/O
                         net (fo=12, routed)          1.262    21.211    ts/t2/dtd/seg_inter[5]_i_2165_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.124    21.335 r  ts/t2/dtd/seg_inter[5]_i_2219/O
                         net (fo=1, routed)           0.000    21.335    ts/t2/dtd/seg_inter[5]_i_2219_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.868 r  ts/t2/dtd/seg_inter_reg[5]_i_1407/CO[3]
                         net (fo=1, routed)           0.000    21.868    ts/t2/dtd/seg_inter_reg[5]_i_1407_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.087 r  ts/t2/dtd/seg_inter_reg[5]_i_1404/O[0]
                         net (fo=3, routed)           0.918    23.005    ts/t2/dtd/seg_inter_reg[5]_i_1404_n_7
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.295    23.300 r  ts/t2/dtd/seg_inter[5]_i_748/O
                         net (fo=1, routed)           0.730    24.030    ts/t2/dtd/seg_inter[5]_i_748_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.537 r  ts/t2/dtd/seg_inter_reg[5]_i_389/CO[3]
                         net (fo=1, routed)           0.000    24.537    ts/t2/dtd/seg_inter_reg[5]_i_389_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.871 r  ts/t2/dtd/seg_inter_reg[5]_i_729/O[1]
                         net (fo=3, routed)           0.873    25.744    ts/t2/dtd/seg_inter_reg[5]_i_729_n_6
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.303    26.047 r  ts/t2/dtd/seg_inter[5]_i_369/O
                         net (fo=1, routed)           0.808    26.855    ts/t2/dtd/seg_inter[5]_i_369_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  ts/t2/dtd/seg_inter_reg[5]_i_161/CO[3]
                         net (fo=1, routed)           0.000    27.259    ts/t2/dtd/seg_inter_reg[5]_i_161_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.498 r  ts/t2/dtd/seg_inter_reg[5]_i_1343/O[2]
                         net (fo=9, routed)           0.851    28.349    ts/t2/dtd/seg_inter_reg[5]_i_1343_n_5
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.301    28.650 r  ts/t2/dtd/seg_inter[5]_i_2974/O
                         net (fo=1, routed)           0.000    28.650    ts/t2/dtd/seg_inter[5]_i_2974_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.182 r  ts/t2/dtd/seg_inter_reg[5]_i_2266/CO[3]
                         net (fo=1, routed)           0.000    29.182    ts/t2/dtd/seg_inter_reg[5]_i_2266_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.296 r  ts/t2/dtd/seg_inter_reg[5]_i_1441/CO[3]
                         net (fo=1, routed)           0.000    29.296    ts/t2/dtd/seg_inter_reg[5]_i_1441_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.410 r  ts/t2/dtd/seg_inter_reg[5]_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.410    ts/t2/dtd/seg_inter_reg[5]_i_807_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.524 r  ts/t2/dtd/seg_inter_reg[5]_i_409/CO[3]
                         net (fo=1, routed)           0.000    29.524    ts/t2/dtd/seg_inter_reg[5]_i_409_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.746 r  ts/t2/dtd/seg_inter_reg[5]_i_184/O[0]
                         net (fo=3, routed)           1.036    30.783    ts/t2/dtd/seg_inter_reg[5]_i_184_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I2_O)        0.299    31.082 r  ts/t2/dtd/seg_inter[5]_i_402/O
                         net (fo=1, routed)           0.000    31.082    ts/t2/dtd/seg_inter[5]_i_402_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.632 r  ts/t2/dtd/seg_inter_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    31.632    ts/t2/dtd/seg_inter_reg[5]_i_173_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.860 r  ts/t2/dtd/seg_inter_reg[5]_i_68/CO[2]
                         net (fo=34, routed)          0.938    32.798    ts/t2/dtd/seg_inter_reg[5]_i_68_n_1
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.313    33.111 r  ts/t2/dtd/seg_inter[5]_i_153/O
                         net (fo=2, routed)           0.514    33.625    ts/t2/dtd/seg_inter[5]_i_153_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    34.135 f  ts/t2/dtd/seg_inter_reg[5]_i_163/O[0]
                         net (fo=4, routed)           0.632    34.767    ts/t2/dtd/one12[1]
    SLICE_X51Y4          LUT5 (Prop_lut5_I4_O)        0.295    35.062 r  ts/t2/dtd/seg_inter[5]_i_157/O
                         net (fo=1, routed)           0.000    35.062    ts/t2/dtd/seg_inter[5]_i_157_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.609 f  ts/t2/dtd/seg_inter_reg[5]_i_61/O[2]
                         net (fo=4, routed)           0.853    36.462    ts/t2/dtd/one15[3]
    SLICE_X47Y6          LUT4 (Prop_lut4_I0_O)        0.302    36.764 f  ts/t2/dtd/seg_inter[5]_i_21/O
                         net (fo=36, routed)          1.162    37.926    ts/t2/dtd/seg_inter[5]_i_21_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124    38.050 r  ts/t2/dtd/seg_inter[5]_i_853/O
                         net (fo=3, routed)           0.588    38.638    ts/t2/dtd/seg_inter[5]_i_853_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.194 r  ts/t2/dtd/seg_inter_reg[5]_i_2321/O[2]
                         net (fo=3, routed)           1.084    40.279    ts_n_406
    SLICE_X38Y6          LUT3 (Prop_lut3_I1_O)        0.302    40.581 r  seg_inter[5]_i_2307/O
                         net (fo=1, routed)           0.693    41.274    ts/t2/dtd/display_reg[8]_10[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.659 r  ts/t2/dtd/seg_inter_reg[5]_i_1468/CO[3]
                         net (fo=1, routed)           0.000    41.659    ts/t2/dtd/seg_inter_reg[5]_i_1468_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.993 r  ts/t2/dtd/seg_inter_reg[5]_i_832/O[1]
                         net (fo=3, routed)           0.732    42.725    ts/t2/dtd/seg_inter_reg[5]_i_832_n_6
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.303    43.028 r  ts/t2/dtd/seg_inter[5]_i_824/O
                         net (fo=1, routed)           0.474    43.502    ts/t2/dtd/seg_inter[5]_i_824_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.900 r  ts/t2/dtd/seg_inter_reg[5]_i_416/CO[3]
                         net (fo=1, routed)           0.000    43.900    ts/t2/dtd/seg_inter_reg[5]_i_416_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.014 r  ts/t2/dtd/seg_inter_reg[5]_i_194/CO[3]
                         net (fo=1, routed)           0.000    44.014    ts/t2/dtd/seg_inter_reg[5]_i_194_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.327 r  ts/t2/dtd/seg_inter_reg[5]_i_73/O[3]
                         net (fo=2, routed)           0.999    45.325    ts/t2_n_283
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.306    45.631 r  ts/seg_inter[5]_i_192/O
                         net (fo=1, routed)           0.000    45.631    ts/seg_inter[5]_i_192_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.858 r  ts/seg_inter_reg[5]_i_72/O[1]
                         net (fo=1, routed)           0.585    46.444    ts/t2/dtd/display_reg[8]_115[1]
    SLICE_X49Y11         LUT5 (Prop_lut5_I4_O)        0.303    46.747 r  ts/t2/dtd/seg_inter[5]_i_25/O
                         net (fo=1, routed)           0.000    46.747    ts/t2/dtd/seg_inter[5]_i_25_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    46.995 r  ts/t2/dtd/seg_inter_reg[5]_i_9/O[3]
                         net (fo=12, routed)          1.032    48.027    ts/t2/dtd/seg_inter_reg[2]_1[3]
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.306    48.333 r  ts/t2/dtd/seg_inter[5]_i_2433/O
                         net (fo=1, routed)           0.500    48.833    ts/t2/dtd/seg_inter[5]_i_2433_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    48.957 r  ts/t2/dtd/seg_inter[5]_i_1555/O
                         net (fo=1, routed)           0.000    48.957    ts/t2/dtd/seg_inter[5]_i_1555_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.355 r  ts/t2/dtd/seg_inter_reg[5]_i_893/CO[3]
                         net (fo=1, routed)           0.000    49.355    ts/t2/dtd/seg_inter_reg[5]_i_893_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.594 f  ts/t2/dtd/seg_inter_reg[5]_i_1584/O[2]
                         net (fo=9, routed)           0.494    50.088    t2/dtd/one10[6]
    SLICE_X50Y14         LUT1 (Prop_lut1_I0_O)        0.302    50.389 r  seg_inter[5]_i_2490/O
                         net (fo=1, routed)           0.000    50.389    seg_inter[5]_i_2490_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.923 r  seg_inter_reg[5]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    50.923    seg_inter_reg[5]_i_1585_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.161 f  seg_inter_reg[5]_i_1596/O[2]
                         net (fo=7, routed)           0.613    51.774    ts/t2/dtd/display_reg[8]_1[6]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.301    52.075 f  ts/t2/dtd/seg_inter[5]_i_1599/O
                         net (fo=33, routed)          0.763    52.838    ts/t2/dtd/seg_inter[5]_i_1599_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124    52.962 r  ts/t2/dtd/seg_inter[5]_i_918/O
                         net (fo=2, routed)           1.137    54.099    ts/t2/dtd/seg_inter[5]_i_918_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    54.625 r  ts/t2/dtd/seg_inter_reg[5]_i_2436/CO[3]
                         net (fo=1, routed)           0.000    54.625    ts/t2/dtd/seg_inter_reg[5]_i_2436_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  ts/t2/dtd/seg_inter_reg[5]_i_1602/CO[3]
                         net (fo=1, routed)           0.000    54.739    ts/t2/dtd/seg_inter_reg[5]_i_1602_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  ts/t2/dtd/seg_inter_reg[5]_i_1582/CO[3]
                         net (fo=1, routed)           0.000    54.853    ts/t2/dtd/seg_inter_reg[5]_i_1582_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.187 r  ts/t2/dtd/seg_inter_reg[5]_i_1579/O[1]
                         net (fo=3, routed)           0.853    56.040    ts/t2/dtd/seg_inter_reg[5]_i_1579_n_6
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.303    56.343 r  ts/t2/dtd/seg_inter[5]_i_900/O
                         net (fo=1, routed)           0.733    57.076    ts/t2/dtd/seg_inter[5]_i_900_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    57.474 r  ts/t2/dtd/seg_inter_reg[5]_i_452/CO[3]
                         net (fo=1, routed)           0.000    57.474    ts/t2/dtd/seg_inter_reg[5]_i_452_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.787 r  ts/t2/dtd/seg_inter_reg[5]_i_881/O[3]
                         net (fo=3, routed)           0.840    58.626    ts/t2/dtd/seg_inter_reg[5]_i_881_n_4
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.306    58.932 r  ts/t2/dtd/seg_inter[6]_i_46/O
                         net (fo=1, routed)           0.195    59.127    ts/t2/dtd/seg_inter[6]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.653 r  ts/t2/dtd/seg_inter_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.653    ts/t2/dtd/seg_inter_reg[6]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.966 r  ts/t2/dtd/seg_inter_reg[5]_i_2544/O[3]
                         net (fo=9, routed)           0.769    60.735    ts/t2/dtd/seg_inter_reg[5]_i_2544_n_4
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.306    61.041 r  ts/t2/dtd/seg_inter[5]_i_2646/O
                         net (fo=1, routed)           0.000    61.041    ts/t2/dtd/seg_inter[5]_i_2646_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.591 r  ts/t2/dtd/seg_inter_reg[5]_i_1683/CO[3]
                         net (fo=1, routed)           0.000    61.591    ts/t2/dtd/seg_inter_reg[5]_i_1683_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.705 r  ts/t2/dtd/seg_inter_reg[5]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    61.705    ts/t2/dtd/seg_inter_reg[5]_i_1023_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.039 r  ts/t2/dtd/seg_inter_reg[5]_i_489/O[1]
                         net (fo=3, routed)           0.856    62.895    ts/t2/dtd/seg_inter_reg[5]_i_489_n_6
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.303    63.198 r  ts/t2/dtd/seg_inter[5]_i_1007/O
                         net (fo=1, routed)           0.676    63.874    ts/t2/dtd/seg_inter[5]_i_1007_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.259 r  ts/t2/dtd/seg_inter_reg[5]_i_474/CO[3]
                         net (fo=1, routed)           0.000    64.259    ts/t2/dtd/seg_inter_reg[5]_i_474_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.373 r  ts/t2/dtd/seg_inter_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    64.373    ts/t2/dtd/seg_inter_reg[5]_i_235_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.601 r  ts/t2/dtd/seg_inter_reg[5]_i_83/CO[2]
                         net (fo=27, routed)          0.858    65.459    ts/t2/dtd/seg_inter_reg[5]_i_83_n_1
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.313    65.772 r  ts/t2/dtd/seg_inter[5]_i_434/O
                         net (fo=1, routed)           0.403    66.175    ts/t2/dtd/seg_inter[5]_i_434_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    66.831 r  ts/t2/dtd/seg_inter_reg[5]_i_208/CO[3]
                         net (fo=1, routed)           0.000    66.831    ts/t2/dtd/seg_inter_reg[5]_i_208_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.945 r  ts/t2/dtd/seg_inter_reg[5]_i_2604/CO[3]
                         net (fo=1, routed)           0.000    66.945    ts/t2/dtd/seg_inter_reg[5]_i_2604_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.279 f  ts/t2/dtd/seg_inter_reg[5]_i_1767/O[1]
                         net (fo=4, routed)           0.762    68.040    ts/t2/dtd/one8[10]
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.303    68.343 r  ts/t2/dtd/seg_inter[5]_i_2548/O
                         net (fo=1, routed)           0.000    68.343    ts/t2/dtd/seg_inter[5]_i_2548_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.876 r  ts/t2/dtd/seg_inter_reg[5]_i_1639/CO[3]
                         net (fo=1, routed)           0.000    68.876    ts/t2/dtd/seg_inter_reg[5]_i_1639_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.993 r  ts/t2/dtd/seg_inter_reg[5]_i_1632/CO[3]
                         net (fo=1, routed)           0.000    68.993    ts/t2/dtd/seg_inter_reg[5]_i_1632_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.212 f  ts/t2/dtd/seg_inter_reg[5]_i_3166/O[0]
                         net (fo=3, routed)           0.487    69.699    ts/t2/dtd/seg_inter_reg[5]_i_3166_n_7
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.295    69.994 f  ts/t2/dtd/seg_inter[5]_i_3168/O
                         net (fo=22, routed)          1.261    71.255    ts/t2/dtd/seg_inter[5]_i_3168_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.124    71.379 r  ts/t2/dtd/seg_inter[5]_i_2561/O
                         net (fo=2, routed)           0.486    71.865    ts/t2/dtd/seg_inter[5]_i_2561_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    72.263 r  ts/t2/dtd/seg_inter_reg[5]_i_2537/CO[3]
                         net (fo=1, routed)           0.000    72.263    ts/t2/dtd/seg_inter_reg[5]_i_2537_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.597 r  ts/t2/dtd/seg_inter_reg[5]_i_1662/O[1]
                         net (fo=3, routed)           0.896    73.492    ts_n_471
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.303    73.795 r  seg_inter[5]_i_1625/O
                         net (fo=1, routed)           0.324    74.119    ts/t2/dtd/display_reg[8]_37[2]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    74.517 r  ts/t2/dtd/seg_inter_reg[5]_i_957/CO[3]
                         net (fo=1, routed)           0.000    74.517    ts/t2/dtd/seg_inter_reg[5]_i_957_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    74.830 r  ts/t2/dtd/seg_inter_reg[5]_i_472/O[3]
                         net (fo=3, routed)           0.642    75.472    ts_n_552
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.306    75.778 r  seg_inter[5]_i_230/O
                         net (fo=1, routed)           0.689    76.467    ts/t2/dtd/display_reg[8]_50[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    77.023 r  ts/t2/dtd/seg_inter_reg[5]_i_82/O[2]
                         net (fo=2, routed)           0.864    77.887    ts/t2_n_394
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    78.613 r  ts/seg_inter_reg[5]_i_81/O[1]
                         net (fo=1, routed)           0.431    79.044    ts/t2/dtd/display_reg[8]_116[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.303    79.347 r  ts/t2/dtd/seg_inter[5]_i_33/O
                         net (fo=1, routed)           0.000    79.347    ts/t2/dtd/seg_inter[5]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    79.723 r  ts/t2/dtd/seg_inter_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.723    ts/t2/dtd/seg_inter_reg[5]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    79.942 r  ts/t2/dtd/seg_inter_reg[6]_i_22/O[0]
                         net (fo=14, routed)          0.665    80.607    ts/t2/dtd/seg_inter_reg[6][0]
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.295    80.902 r  ts/t2/dtd/seg_inter[6]_i_10/O
                         net (fo=2, routed)           0.426    81.328    ts/t2/dtd/seg_inter_reg[6]_1
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    81.452 r  ts/t2/dtd/seg_inter[5]_i_1172/O
                         net (fo=1, routed)           0.000    81.452    ts/t2/dtd/seg_inter[5]_i_1172_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.853 r  ts/t2/dtd/seg_inter_reg[5]_i_556/CO[3]
                         net (fo=1, routed)           0.000    81.853    ts/t2/dtd/seg_inter_reg[5]_i_556_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.187 f  ts/t2/dtd/seg_inter_reg[5]_i_1202/O[1]
                         net (fo=11, routed)          0.883    83.071    t2/dtd/one6[5]
    SLICE_X52Y23         LUT1 (Prop_lut1_I0_O)        0.303    83.374 r  seg_inter[5]_i_1893/O
                         net (fo=1, routed)           0.000    83.374    seg_inter[5]_i_1893_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.887 r  seg_inter_reg[5]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    83.887    seg_inter_reg[5]_i_1203_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.202 f  seg_inter_reg[5]_i_1214/O[3]
                         net (fo=7, routed)           0.619    84.821    ts/t2/dtd/display_reg[8]_2[7]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.307    85.128 f  ts/t2/dtd/seg_inter[5]_i_1216/O
                         net (fo=33, routed)          0.948    86.076    ts/t2/dtd/seg_inter[5]_i_1216_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    86.200 r  ts/t2/dtd/seg_inter[5]_i_580/O
                         net (fo=2, routed)           0.794    86.994    ts/t2/dtd/seg_inter[5]_i_580_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    87.501 r  ts/t2/dtd/seg_inter_reg[5]_i_1833/CO[3]
                         net (fo=1, routed)           0.009    87.510    ts/t2/dtd/seg_inter_reg[5]_i_1833_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.624 r  ts/t2/dtd/seg_inter_reg[5]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    87.624    ts/t2/dtd/seg_inter_reg[5]_i_1220_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.958 r  ts/t2/dtd/seg_inter_reg[5]_i_1200/O[1]
                         net (fo=3, routed)           0.832    88.790    ts/t2/dtd/seg_inter_reg[5]_i_1200_n_6
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.303    89.093 r  ts/t2/dtd/seg_inter[5]_i_587/O
                         net (fo=1, routed)           0.774    89.867    ts/t2/dtd/seg_inter[5]_i_587_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    90.265 r  ts/t2/dtd/seg_inter_reg[5]_i_310/CO[3]
                         net (fo=1, routed)           0.000    90.265    ts/t2/dtd/seg_inter_reg[5]_i_310_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  ts/t2/dtd/seg_inter_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000    90.379    ts/t2/dtd/seg_inter_reg[5]_i_307_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  ts/t2/dtd/seg_inter_reg[5]_i_531/CO[3]
                         net (fo=1, routed)           0.000    90.493    ts/t2/dtd/seg_inter_reg[5]_i_531_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.827 r  ts/t2/dtd/seg_inter_reg[5]_i_2772/O[1]
                         net (fo=3, routed)           0.849    91.675    ts/t2/dtd/seg_inter_reg[5]_i_2772_n_6
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.303    91.978 r  ts/t2/dtd/seg_inter[5]_i_1926/O
                         net (fo=1, routed)           0.579    92.557    ts/t2/dtd/seg_inter[5]_i_1926_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.955 r  ts/t2/dtd/seg_inter_reg[5]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    92.955    ts/t2/dtd/seg_inter_reg[5]_i_1225_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  ts/t2/dtd/seg_inter_reg[5]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    93.069    ts/t2/dtd/seg_inter_reg[5]_i_1964_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  ts/t2/dtd/seg_inter_reg[5]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    93.183    ts/t2/dtd/seg_inter_reg[5]_i_1322_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    93.496 r  ts/t2/dtd/seg_inter_reg[5]_i_700/O[3]
                         net (fo=9, routed)           0.892    94.388    ts/t2/dtd/seg_inter_reg[5]_i_700_n_4
    SLICE_X55Y30         LUT2 (Prop_lut2_I0_O)        0.306    94.694 r  ts/t2/dtd/seg_inter[5]_i_703/O
                         net (fo=1, routed)           0.000    94.694    ts/t2/dtd/seg_inter[5]_i_703_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.244 r  ts/t2/dtd/seg_inter_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    95.244    ts/t2/dtd/seg_inter_reg[5]_i_350_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    95.557 r  ts/t2/dtd/seg_inter_reg[5]_i_150/O[3]
                         net (fo=3, routed)           0.632    96.189    ts/t2/dtd/seg_inter_reg[5]_i_150_n_4
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.306    96.495 r  ts/t2/dtd/seg_inter[5]_i_141/O
                         net (fo=1, routed)           0.633    97.128    ts/t2/dtd/seg_inter[5]_i_141_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    97.648 r  ts/t2/dtd/seg_inter_reg[5]_i_58/CO[2]
                         net (fo=23, routed)          0.801    98.450    ts/t2/dtd/seg_inter_reg[5]_i_58_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.313    98.763 r  ts/t2/dtd/seg_inter[5]_i_120/O
                         net (fo=2, routed)           0.595    99.358    ts/t2/dtd/seg_inter[5]_i_120_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    99.988 f  ts/t2/dtd/seg_inter_reg[5]_i_55/O[1]
                         net (fo=4, routed)           0.831   100.819    ts/t2/dtd/one4[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306   101.125 r  ts/t2/dtd/seg_inter[5]_i_123/O
                         net (fo=1, routed)           0.000   101.125    ts/t2/dtd/seg_inter[5]_i_123_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   101.705 r  ts/t2/dtd/seg_inter_reg[5]_i_53/O[2]
                         net (fo=1, routed)           0.632   102.337    ts/t2_n_22
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.302   102.639 f  ts/seg_inter[5]_i_95/O
                         net (fo=1, routed)           0.660   103.299    ts/t2/dtd/display_reg[8]_84
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.423 r  ts/t2/dtd/seg_inter[5]_i_44/O
                         net (fo=33, routed)          0.368   103.791    ts/t2/dtd/one3[3]
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.124   103.915 r  ts/t2/dtd/seg_inter[5]_i_1292/O
                         net (fo=8, routed)           0.509   104.424    ts/t2/dtd/seg_inter[5]_i_1292_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   104.548 r  ts/t2/dtd/seg_inter[5]_i_1258/O
                         net (fo=2, routed)           0.721   105.268    ts/t2/dtd/seg_inter[5]_i_1258_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   105.775 r  ts/t2/dtd/seg_inter_reg[5]_i_3328/CO[3]
                         net (fo=1, routed)           0.000   105.775    ts/t2/dtd/seg_inter_reg[5]_i_3328_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.889 r  ts/t2/dtd/seg_inter_reg[5]_i_2800/CO[3]
                         net (fo=1, routed)           0.000   105.889    ts/t2/dtd/seg_inter_reg[5]_i_2800_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.202 r  ts/t2/dtd/seg_inter_reg[5]_i_1961/O[3]
                         net (fo=3, routed)           0.887   107.089    ts_n_596
    SLICE_X45Y29         LUT3 (Prop_lut3_I2_O)        0.306   107.395 r  seg_inter[5]_i_1250/O
                         net (fo=1, routed)           0.574   107.969    ts/t2/dtd/display_reg[8]_63[0]
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   108.495 r  ts/t2/dtd/seg_inter_reg[5]_i_630/CO[3]
                         net (fo=1, routed)           0.000   108.495    ts/t2/dtd/seg_inter_reg[5]_i_630_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.717 r  ts/t2/dtd/seg_inter_reg[5]_i_333/O[0]
                         net (fo=3, routed)           0.315   109.032    ts/t2/dtd/seg_inter_reg[5]_i_333_n_7
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.299   109.331 r  ts/t2/dtd/seg_inter[5]_i_634/O
                         net (fo=1, routed)           0.581   109.912    ts/t2/dtd/seg_inter[5]_i_634_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.124   110.036 r  ts/t2/dtd/seg_inter[5]_i_328/O
                         net (fo=1, routed)           0.000   110.036    ts/t2/dtd/seg_inter[5]_i_328_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.568 r  ts/t2/dtd/seg_inter_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000   110.568    ts/t2/dtd/seg_inter_reg[5]_i_130_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.807 r  ts/t2/dtd/seg_inter_reg[5]_i_57/O[2]
                         net (fo=2, routed)           0.448   111.255    ts/t2_n_504
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726   111.981 r  ts/seg_inter_reg[5]_i_52/O[1]
                         net (fo=1, routed)           0.407   112.388    ts/t2/dtd/display_reg[8]_3[1]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.303   112.691 r  ts/t2/dtd/seg_inter[5]_i_17/O
                         net (fo=1, routed)           0.000   112.691    ts/t2/dtd/seg_inter[5]_i_17_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.092 r  ts/t2/dtd/seg_inter_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.092    ts/t2/dtd/seg_inter_reg[5]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.314 r  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           0.461   113.776    ts/t2_n_511
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.299   114.075 r  ts/seg_inter[3]_i_11/O
                         net (fo=1, routed)           0.154   114.229    ts/t2/ss/display_reg[8]_4
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124   114.353 r  ts/t2/ss/seg_inter[3]_i_8/O
                         net (fo=1, routed)           0.000   114.353    ts/t2/ss/seg_inter[3]_i_8_n_0
    SLICE_X37Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   114.570 r  ts/t2/ss/seg_inter_reg[3]_i_3/O
                         net (fo=10, routed)          0.599   115.168    ts/t2/ss/seg_inter_reg[2][0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.299   115.467 r  ts/t2/ss/seg_inter[5]_i_4/O
                         net (fo=1, routed)           0.403   115.870    ts/t2/ss/seg_inter[5]_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.124   115.994 r  ts/t2/ss/seg_inter[5]_i_1/O
                         net (fo=1, routed)           0.000   115.994    ts/t2_n_517
    SLICE_X39Y31         FDSE                                         r  ts/seg_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X39Y31         FDSE                                         r  ts/seg_inter_reg[5]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDSE (Setup_fdse_C_D)        0.029    15.030    ts/seg_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                        -115.994    
  -------------------------------------------------------------------
                         slack                               -100.965    

Slack (VIOLATED) :        -100.872ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.814ns  (logic 50.925ns (45.955%)  route 59.889ns (54.045%))
  Logic Levels:           160  (CARRY4=101 LUT1=2 LUT2=8 LUT3=15 LUT4=5 LUT5=12 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.567     5.088    ts/t2/CLK_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  ts/t2/display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ts/t2/display_reg[3]/Q
                         net (fo=45, routed)          1.100     6.644    ts/t2/display[3]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.768 r  ts/t2/seg_inter[5]_i_1071/O
                         net (fo=2, routed)           0.494     7.262    ts/t2/seg_inter[5]_i_1071_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.788 r  ts/t2/seg_inter_reg[5]_i_2696/CO[3]
                         net (fo=1, routed)           0.000     7.788    ts/t2/seg_inter_reg[5]_i_2696_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.010 r  ts/t2/seg_inter_reg[5]_i_1727/O[0]
                         net (fo=3, routed)           0.820     8.830    ts_n_302
    SLICE_X40Y3          LUT5 (Prop_lut5_I1_O)        0.299     9.129 r  seg_inter[5]_i_2688/O
                         net (fo=1, routed)           0.000     9.129    ts/t2/display_reg[8]_7[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.679 r  ts/t2/seg_inter_reg[5]_i_1709/CO[3]
                         net (fo=1, routed)           0.000     9.679    ts/t2/seg_inter_reg[5]_i_1709_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  ts/t2/seg_inter_reg[5]_i_1048/O[1]
                         net (fo=3, routed)           0.677    10.690    ts/t2/seg_inter_reg[5]_i_1048_n_6
    SLICE_X36Y0          LUT3 (Prop_lut3_I2_O)        0.303    10.993 r  ts/t2/seg_inter[5]_i_1040/O
                         net (fo=1, routed)           0.331    11.324    ts/t2/seg_inter[5]_i_1040_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.722 r  ts/t2/seg_inter_reg[5]_i_496/CO[3]
                         net (fo=1, routed)           0.000    11.722    ts/t2/seg_inter_reg[5]_i_496_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  ts/t2/seg_inter_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000    11.836    ts/t2/seg_inter_reg[5]_i_252_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.075 r  ts/t2/seg_inter_reg[5]_i_87/O[2]
                         net (fo=2, routed)           0.600    12.675    ts_n_346
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    13.401 r  seg_inter_reg[5]_i_86/O[1]
                         net (fo=1, routed)           0.624    14.025    ts/t2/display_reg[3]_0[1]
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.303    14.328 r  ts/t2/seg_inter[5]_i_37/O
                         net (fo=1, routed)           0.000    14.328    ts/t2/seg_inter[5]_i_37_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.704 r  ts/t2/seg_inter_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.704    ts/t2/seg_inter_reg[5]_i_11_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.923 r  ts/t2/seg_inter_reg[6]_i_24/O[0]
                         net (fo=6, routed)           0.871    15.794    ts/t2/dtd/display_reg[3][0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.295    16.089 r  ts/t2/dtd/seg_inter[5]_i_726/O
                         net (fo=1, routed)           0.000    16.089    ts/t2/dtd/seg_inter[5]_i_726_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.469 r  ts/t2/dtd/seg_inter_reg[5]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.469    ts/t2/dtd/seg_inter_reg[5]_i_363_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  ts/t2/dtd/seg_inter_reg[5]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.586    ts/t2/dtd/seg_inter_reg[5]_i_159_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.743 r  ts/t2/dtd/seg_inter_reg[5]_i_63/CO[1]
                         net (fo=555, routed)         0.781    17.524    ts/t2/display_reg[8]_19[1]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    18.406 r  ts/t2/seg_inter_reg[5]_i_1410/CO[3]
                         net (fo=1, routed)           0.000    18.406    ts/t2/seg_inter_reg[5]_i_1410_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ts/t2/seg_inter_reg[5]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    18.520    ts/t2/seg_inter_reg[5]_i_1417_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.742 r  ts/t2/seg_inter_reg[5]_i_802/O[0]
                         net (fo=19, routed)          0.908    19.650    ts/t2/dtd/display_reg[8][12]
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.299    19.949 r  ts/t2/dtd/seg_inter[5]_i_2165/O
                         net (fo=12, routed)          1.262    21.211    ts/t2/dtd/seg_inter[5]_i_2165_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.124    21.335 r  ts/t2/dtd/seg_inter[5]_i_2219/O
                         net (fo=1, routed)           0.000    21.335    ts/t2/dtd/seg_inter[5]_i_2219_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.868 r  ts/t2/dtd/seg_inter_reg[5]_i_1407/CO[3]
                         net (fo=1, routed)           0.000    21.868    ts/t2/dtd/seg_inter_reg[5]_i_1407_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.087 r  ts/t2/dtd/seg_inter_reg[5]_i_1404/O[0]
                         net (fo=3, routed)           0.918    23.005    ts/t2/dtd/seg_inter_reg[5]_i_1404_n_7
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.295    23.300 r  ts/t2/dtd/seg_inter[5]_i_748/O
                         net (fo=1, routed)           0.730    24.030    ts/t2/dtd/seg_inter[5]_i_748_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.537 r  ts/t2/dtd/seg_inter_reg[5]_i_389/CO[3]
                         net (fo=1, routed)           0.000    24.537    ts/t2/dtd/seg_inter_reg[5]_i_389_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.871 r  ts/t2/dtd/seg_inter_reg[5]_i_729/O[1]
                         net (fo=3, routed)           0.873    25.744    ts/t2/dtd/seg_inter_reg[5]_i_729_n_6
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.303    26.047 r  ts/t2/dtd/seg_inter[5]_i_369/O
                         net (fo=1, routed)           0.808    26.855    ts/t2/dtd/seg_inter[5]_i_369_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  ts/t2/dtd/seg_inter_reg[5]_i_161/CO[3]
                         net (fo=1, routed)           0.000    27.259    ts/t2/dtd/seg_inter_reg[5]_i_161_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.498 r  ts/t2/dtd/seg_inter_reg[5]_i_1343/O[2]
                         net (fo=9, routed)           0.851    28.349    ts/t2/dtd/seg_inter_reg[5]_i_1343_n_5
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.301    28.650 r  ts/t2/dtd/seg_inter[5]_i_2974/O
                         net (fo=1, routed)           0.000    28.650    ts/t2/dtd/seg_inter[5]_i_2974_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.182 r  ts/t2/dtd/seg_inter_reg[5]_i_2266/CO[3]
                         net (fo=1, routed)           0.000    29.182    ts/t2/dtd/seg_inter_reg[5]_i_2266_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.296 r  ts/t2/dtd/seg_inter_reg[5]_i_1441/CO[3]
                         net (fo=1, routed)           0.000    29.296    ts/t2/dtd/seg_inter_reg[5]_i_1441_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.410 r  ts/t2/dtd/seg_inter_reg[5]_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.410    ts/t2/dtd/seg_inter_reg[5]_i_807_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.524 r  ts/t2/dtd/seg_inter_reg[5]_i_409/CO[3]
                         net (fo=1, routed)           0.000    29.524    ts/t2/dtd/seg_inter_reg[5]_i_409_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.746 r  ts/t2/dtd/seg_inter_reg[5]_i_184/O[0]
                         net (fo=3, routed)           1.036    30.783    ts/t2/dtd/seg_inter_reg[5]_i_184_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I2_O)        0.299    31.082 r  ts/t2/dtd/seg_inter[5]_i_402/O
                         net (fo=1, routed)           0.000    31.082    ts/t2/dtd/seg_inter[5]_i_402_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.632 r  ts/t2/dtd/seg_inter_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    31.632    ts/t2/dtd/seg_inter_reg[5]_i_173_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.860 r  ts/t2/dtd/seg_inter_reg[5]_i_68/CO[2]
                         net (fo=34, routed)          0.938    32.798    ts/t2/dtd/seg_inter_reg[5]_i_68_n_1
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.313    33.111 r  ts/t2/dtd/seg_inter[5]_i_153/O
                         net (fo=2, routed)           0.514    33.625    ts/t2/dtd/seg_inter[5]_i_153_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    34.135 f  ts/t2/dtd/seg_inter_reg[5]_i_163/O[0]
                         net (fo=4, routed)           0.632    34.767    ts/t2/dtd/one12[1]
    SLICE_X51Y4          LUT5 (Prop_lut5_I4_O)        0.295    35.062 r  ts/t2/dtd/seg_inter[5]_i_157/O
                         net (fo=1, routed)           0.000    35.062    ts/t2/dtd/seg_inter[5]_i_157_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.609 f  ts/t2/dtd/seg_inter_reg[5]_i_61/O[2]
                         net (fo=4, routed)           0.853    36.462    ts/t2/dtd/one15[3]
    SLICE_X47Y6          LUT4 (Prop_lut4_I0_O)        0.302    36.764 f  ts/t2/dtd/seg_inter[5]_i_21/O
                         net (fo=36, routed)          1.162    37.926    ts/t2/dtd/seg_inter[5]_i_21_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124    38.050 r  ts/t2/dtd/seg_inter[5]_i_853/O
                         net (fo=3, routed)           0.588    38.638    ts/t2/dtd/seg_inter[5]_i_853_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.194 r  ts/t2/dtd/seg_inter_reg[5]_i_2321/O[2]
                         net (fo=3, routed)           1.084    40.279    ts_n_406
    SLICE_X38Y6          LUT3 (Prop_lut3_I1_O)        0.302    40.581 r  seg_inter[5]_i_2307/O
                         net (fo=1, routed)           0.693    41.274    ts/t2/dtd/display_reg[8]_10[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.659 r  ts/t2/dtd/seg_inter_reg[5]_i_1468/CO[3]
                         net (fo=1, routed)           0.000    41.659    ts/t2/dtd/seg_inter_reg[5]_i_1468_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.993 r  ts/t2/dtd/seg_inter_reg[5]_i_832/O[1]
                         net (fo=3, routed)           0.732    42.725    ts/t2/dtd/seg_inter_reg[5]_i_832_n_6
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.303    43.028 r  ts/t2/dtd/seg_inter[5]_i_824/O
                         net (fo=1, routed)           0.474    43.502    ts/t2/dtd/seg_inter[5]_i_824_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.900 r  ts/t2/dtd/seg_inter_reg[5]_i_416/CO[3]
                         net (fo=1, routed)           0.000    43.900    ts/t2/dtd/seg_inter_reg[5]_i_416_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.014 r  ts/t2/dtd/seg_inter_reg[5]_i_194/CO[3]
                         net (fo=1, routed)           0.000    44.014    ts/t2/dtd/seg_inter_reg[5]_i_194_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.327 r  ts/t2/dtd/seg_inter_reg[5]_i_73/O[3]
                         net (fo=2, routed)           0.999    45.325    ts/t2_n_283
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.306    45.631 r  ts/seg_inter[5]_i_192/O
                         net (fo=1, routed)           0.000    45.631    ts/seg_inter[5]_i_192_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.858 r  ts/seg_inter_reg[5]_i_72/O[1]
                         net (fo=1, routed)           0.585    46.444    ts/t2/dtd/display_reg[8]_115[1]
    SLICE_X49Y11         LUT5 (Prop_lut5_I4_O)        0.303    46.747 r  ts/t2/dtd/seg_inter[5]_i_25/O
                         net (fo=1, routed)           0.000    46.747    ts/t2/dtd/seg_inter[5]_i_25_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    46.995 r  ts/t2/dtd/seg_inter_reg[5]_i_9/O[3]
                         net (fo=12, routed)          1.032    48.027    ts/t2/dtd/seg_inter_reg[2]_1[3]
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.306    48.333 r  ts/t2/dtd/seg_inter[5]_i_2433/O
                         net (fo=1, routed)           0.500    48.833    ts/t2/dtd/seg_inter[5]_i_2433_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    48.957 r  ts/t2/dtd/seg_inter[5]_i_1555/O
                         net (fo=1, routed)           0.000    48.957    ts/t2/dtd/seg_inter[5]_i_1555_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.355 r  ts/t2/dtd/seg_inter_reg[5]_i_893/CO[3]
                         net (fo=1, routed)           0.000    49.355    ts/t2/dtd/seg_inter_reg[5]_i_893_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.594 f  ts/t2/dtd/seg_inter_reg[5]_i_1584/O[2]
                         net (fo=9, routed)           0.494    50.088    t2/dtd/one10[6]
    SLICE_X50Y14         LUT1 (Prop_lut1_I0_O)        0.302    50.389 r  seg_inter[5]_i_2490/O
                         net (fo=1, routed)           0.000    50.389    seg_inter[5]_i_2490_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.923 r  seg_inter_reg[5]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    50.923    seg_inter_reg[5]_i_1585_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.161 f  seg_inter_reg[5]_i_1596/O[2]
                         net (fo=7, routed)           0.613    51.774    ts/t2/dtd/display_reg[8]_1[6]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.301    52.075 f  ts/t2/dtd/seg_inter[5]_i_1599/O
                         net (fo=33, routed)          0.763    52.838    ts/t2/dtd/seg_inter[5]_i_1599_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124    52.962 r  ts/t2/dtd/seg_inter[5]_i_918/O
                         net (fo=2, routed)           1.137    54.099    ts/t2/dtd/seg_inter[5]_i_918_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    54.625 r  ts/t2/dtd/seg_inter_reg[5]_i_2436/CO[3]
                         net (fo=1, routed)           0.000    54.625    ts/t2/dtd/seg_inter_reg[5]_i_2436_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  ts/t2/dtd/seg_inter_reg[5]_i_1602/CO[3]
                         net (fo=1, routed)           0.000    54.739    ts/t2/dtd/seg_inter_reg[5]_i_1602_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  ts/t2/dtd/seg_inter_reg[5]_i_1582/CO[3]
                         net (fo=1, routed)           0.000    54.853    ts/t2/dtd/seg_inter_reg[5]_i_1582_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.187 r  ts/t2/dtd/seg_inter_reg[5]_i_1579/O[1]
                         net (fo=3, routed)           0.853    56.040    ts/t2/dtd/seg_inter_reg[5]_i_1579_n_6
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.303    56.343 r  ts/t2/dtd/seg_inter[5]_i_900/O
                         net (fo=1, routed)           0.733    57.076    ts/t2/dtd/seg_inter[5]_i_900_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    57.474 r  ts/t2/dtd/seg_inter_reg[5]_i_452/CO[3]
                         net (fo=1, routed)           0.000    57.474    ts/t2/dtd/seg_inter_reg[5]_i_452_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.787 r  ts/t2/dtd/seg_inter_reg[5]_i_881/O[3]
                         net (fo=3, routed)           0.840    58.626    ts/t2/dtd/seg_inter_reg[5]_i_881_n_4
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.306    58.932 r  ts/t2/dtd/seg_inter[6]_i_46/O
                         net (fo=1, routed)           0.195    59.127    ts/t2/dtd/seg_inter[6]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.653 r  ts/t2/dtd/seg_inter_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.653    ts/t2/dtd/seg_inter_reg[6]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.966 r  ts/t2/dtd/seg_inter_reg[5]_i_2544/O[3]
                         net (fo=9, routed)           0.769    60.735    ts/t2/dtd/seg_inter_reg[5]_i_2544_n_4
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.306    61.041 r  ts/t2/dtd/seg_inter[5]_i_2646/O
                         net (fo=1, routed)           0.000    61.041    ts/t2/dtd/seg_inter[5]_i_2646_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.591 r  ts/t2/dtd/seg_inter_reg[5]_i_1683/CO[3]
                         net (fo=1, routed)           0.000    61.591    ts/t2/dtd/seg_inter_reg[5]_i_1683_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.705 r  ts/t2/dtd/seg_inter_reg[5]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    61.705    ts/t2/dtd/seg_inter_reg[5]_i_1023_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.039 r  ts/t2/dtd/seg_inter_reg[5]_i_489/O[1]
                         net (fo=3, routed)           0.856    62.895    ts/t2/dtd/seg_inter_reg[5]_i_489_n_6
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.303    63.198 r  ts/t2/dtd/seg_inter[5]_i_1007/O
                         net (fo=1, routed)           0.676    63.874    ts/t2/dtd/seg_inter[5]_i_1007_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.259 r  ts/t2/dtd/seg_inter_reg[5]_i_474/CO[3]
                         net (fo=1, routed)           0.000    64.259    ts/t2/dtd/seg_inter_reg[5]_i_474_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.373 r  ts/t2/dtd/seg_inter_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    64.373    ts/t2/dtd/seg_inter_reg[5]_i_235_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.601 r  ts/t2/dtd/seg_inter_reg[5]_i_83/CO[2]
                         net (fo=27, routed)          0.858    65.459    ts/t2/dtd/seg_inter_reg[5]_i_83_n_1
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.313    65.772 r  ts/t2/dtd/seg_inter[5]_i_434/O
                         net (fo=1, routed)           0.403    66.175    ts/t2/dtd/seg_inter[5]_i_434_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    66.831 r  ts/t2/dtd/seg_inter_reg[5]_i_208/CO[3]
                         net (fo=1, routed)           0.000    66.831    ts/t2/dtd/seg_inter_reg[5]_i_208_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.945 r  ts/t2/dtd/seg_inter_reg[5]_i_2604/CO[3]
                         net (fo=1, routed)           0.000    66.945    ts/t2/dtd/seg_inter_reg[5]_i_2604_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.279 f  ts/t2/dtd/seg_inter_reg[5]_i_1767/O[1]
                         net (fo=4, routed)           0.762    68.040    ts/t2/dtd/one8[10]
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.303    68.343 r  ts/t2/dtd/seg_inter[5]_i_2548/O
                         net (fo=1, routed)           0.000    68.343    ts/t2/dtd/seg_inter[5]_i_2548_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.876 r  ts/t2/dtd/seg_inter_reg[5]_i_1639/CO[3]
                         net (fo=1, routed)           0.000    68.876    ts/t2/dtd/seg_inter_reg[5]_i_1639_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.993 r  ts/t2/dtd/seg_inter_reg[5]_i_1632/CO[3]
                         net (fo=1, routed)           0.000    68.993    ts/t2/dtd/seg_inter_reg[5]_i_1632_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.212 f  ts/t2/dtd/seg_inter_reg[5]_i_3166/O[0]
                         net (fo=3, routed)           0.487    69.699    ts/t2/dtd/seg_inter_reg[5]_i_3166_n_7
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.295    69.994 f  ts/t2/dtd/seg_inter[5]_i_3168/O
                         net (fo=22, routed)          1.261    71.255    ts/t2/dtd/seg_inter[5]_i_3168_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.124    71.379 r  ts/t2/dtd/seg_inter[5]_i_2561/O
                         net (fo=2, routed)           0.486    71.865    ts/t2/dtd/seg_inter[5]_i_2561_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    72.263 r  ts/t2/dtd/seg_inter_reg[5]_i_2537/CO[3]
                         net (fo=1, routed)           0.000    72.263    ts/t2/dtd/seg_inter_reg[5]_i_2537_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.597 r  ts/t2/dtd/seg_inter_reg[5]_i_1662/O[1]
                         net (fo=3, routed)           0.896    73.492    ts_n_471
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.303    73.795 r  seg_inter[5]_i_1625/O
                         net (fo=1, routed)           0.324    74.119    ts/t2/dtd/display_reg[8]_37[2]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    74.517 r  ts/t2/dtd/seg_inter_reg[5]_i_957/CO[3]
                         net (fo=1, routed)           0.000    74.517    ts/t2/dtd/seg_inter_reg[5]_i_957_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    74.830 r  ts/t2/dtd/seg_inter_reg[5]_i_472/O[3]
                         net (fo=3, routed)           0.642    75.472    ts_n_552
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.306    75.778 r  seg_inter[5]_i_230/O
                         net (fo=1, routed)           0.689    76.467    ts/t2/dtd/display_reg[8]_50[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    77.023 r  ts/t2/dtd/seg_inter_reg[5]_i_82/O[2]
                         net (fo=2, routed)           0.864    77.887    ts/t2_n_394
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    78.613 r  ts/seg_inter_reg[5]_i_81/O[1]
                         net (fo=1, routed)           0.431    79.044    ts/t2/dtd/display_reg[8]_116[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.303    79.347 r  ts/t2/dtd/seg_inter[5]_i_33/O
                         net (fo=1, routed)           0.000    79.347    ts/t2/dtd/seg_inter[5]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    79.723 r  ts/t2/dtd/seg_inter_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.723    ts/t2/dtd/seg_inter_reg[5]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    79.942 r  ts/t2/dtd/seg_inter_reg[6]_i_22/O[0]
                         net (fo=14, routed)          0.665    80.607    ts/t2/dtd/seg_inter_reg[6][0]
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.295    80.902 r  ts/t2/dtd/seg_inter[6]_i_10/O
                         net (fo=2, routed)           0.426    81.328    ts/t2/dtd/seg_inter_reg[6]_1
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    81.452 r  ts/t2/dtd/seg_inter[5]_i_1172/O
                         net (fo=1, routed)           0.000    81.452    ts/t2/dtd/seg_inter[5]_i_1172_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.853 r  ts/t2/dtd/seg_inter_reg[5]_i_556/CO[3]
                         net (fo=1, routed)           0.000    81.853    ts/t2/dtd/seg_inter_reg[5]_i_556_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.187 f  ts/t2/dtd/seg_inter_reg[5]_i_1202/O[1]
                         net (fo=11, routed)          0.883    83.071    t2/dtd/one6[5]
    SLICE_X52Y23         LUT1 (Prop_lut1_I0_O)        0.303    83.374 r  seg_inter[5]_i_1893/O
                         net (fo=1, routed)           0.000    83.374    seg_inter[5]_i_1893_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.887 r  seg_inter_reg[5]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    83.887    seg_inter_reg[5]_i_1203_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.202 f  seg_inter_reg[5]_i_1214/O[3]
                         net (fo=7, routed)           0.619    84.821    ts/t2/dtd/display_reg[8]_2[7]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.307    85.128 f  ts/t2/dtd/seg_inter[5]_i_1216/O
                         net (fo=33, routed)          0.948    86.076    ts/t2/dtd/seg_inter[5]_i_1216_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    86.200 r  ts/t2/dtd/seg_inter[5]_i_580/O
                         net (fo=2, routed)           0.794    86.994    ts/t2/dtd/seg_inter[5]_i_580_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    87.501 r  ts/t2/dtd/seg_inter_reg[5]_i_1833/CO[3]
                         net (fo=1, routed)           0.009    87.510    ts/t2/dtd/seg_inter_reg[5]_i_1833_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.624 r  ts/t2/dtd/seg_inter_reg[5]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    87.624    ts/t2/dtd/seg_inter_reg[5]_i_1220_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.958 r  ts/t2/dtd/seg_inter_reg[5]_i_1200/O[1]
                         net (fo=3, routed)           0.832    88.790    ts/t2/dtd/seg_inter_reg[5]_i_1200_n_6
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.303    89.093 r  ts/t2/dtd/seg_inter[5]_i_587/O
                         net (fo=1, routed)           0.774    89.867    ts/t2/dtd/seg_inter[5]_i_587_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    90.265 r  ts/t2/dtd/seg_inter_reg[5]_i_310/CO[3]
                         net (fo=1, routed)           0.000    90.265    ts/t2/dtd/seg_inter_reg[5]_i_310_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  ts/t2/dtd/seg_inter_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000    90.379    ts/t2/dtd/seg_inter_reg[5]_i_307_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  ts/t2/dtd/seg_inter_reg[5]_i_531/CO[3]
                         net (fo=1, routed)           0.000    90.493    ts/t2/dtd/seg_inter_reg[5]_i_531_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.827 r  ts/t2/dtd/seg_inter_reg[5]_i_2772/O[1]
                         net (fo=3, routed)           0.849    91.675    ts/t2/dtd/seg_inter_reg[5]_i_2772_n_6
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.303    91.978 r  ts/t2/dtd/seg_inter[5]_i_1926/O
                         net (fo=1, routed)           0.579    92.557    ts/t2/dtd/seg_inter[5]_i_1926_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.955 r  ts/t2/dtd/seg_inter_reg[5]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    92.955    ts/t2/dtd/seg_inter_reg[5]_i_1225_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  ts/t2/dtd/seg_inter_reg[5]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    93.069    ts/t2/dtd/seg_inter_reg[5]_i_1964_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  ts/t2/dtd/seg_inter_reg[5]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    93.183    ts/t2/dtd/seg_inter_reg[5]_i_1322_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    93.496 r  ts/t2/dtd/seg_inter_reg[5]_i_700/O[3]
                         net (fo=9, routed)           0.892    94.388    ts/t2/dtd/seg_inter_reg[5]_i_700_n_4
    SLICE_X55Y30         LUT2 (Prop_lut2_I0_O)        0.306    94.694 r  ts/t2/dtd/seg_inter[5]_i_703/O
                         net (fo=1, routed)           0.000    94.694    ts/t2/dtd/seg_inter[5]_i_703_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.244 r  ts/t2/dtd/seg_inter_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    95.244    ts/t2/dtd/seg_inter_reg[5]_i_350_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    95.557 r  ts/t2/dtd/seg_inter_reg[5]_i_150/O[3]
                         net (fo=3, routed)           0.632    96.189    ts/t2/dtd/seg_inter_reg[5]_i_150_n_4
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.306    96.495 r  ts/t2/dtd/seg_inter[5]_i_141/O
                         net (fo=1, routed)           0.633    97.128    ts/t2/dtd/seg_inter[5]_i_141_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    97.648 r  ts/t2/dtd/seg_inter_reg[5]_i_58/CO[2]
                         net (fo=23, routed)          0.801    98.450    ts/t2/dtd/seg_inter_reg[5]_i_58_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.313    98.763 r  ts/t2/dtd/seg_inter[5]_i_120/O
                         net (fo=2, routed)           0.595    99.358    ts/t2/dtd/seg_inter[5]_i_120_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    99.988 f  ts/t2/dtd/seg_inter_reg[5]_i_55/O[1]
                         net (fo=4, routed)           0.831   100.819    ts/t2/dtd/one4[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306   101.125 r  ts/t2/dtd/seg_inter[5]_i_123/O
                         net (fo=1, routed)           0.000   101.125    ts/t2/dtd/seg_inter[5]_i_123_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   101.705 r  ts/t2/dtd/seg_inter_reg[5]_i_53/O[2]
                         net (fo=1, routed)           0.632   102.337    ts/t2_n_22
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.302   102.639 f  ts/seg_inter[5]_i_95/O
                         net (fo=1, routed)           0.660   103.299    ts/t2/dtd/display_reg[8]_84
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.423 r  ts/t2/dtd/seg_inter[5]_i_44/O
                         net (fo=33, routed)          0.368   103.791    ts/t2/dtd/one3[3]
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.124   103.915 r  ts/t2/dtd/seg_inter[5]_i_1292/O
                         net (fo=8, routed)           0.509   104.424    ts/t2/dtd/seg_inter[5]_i_1292_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   104.548 r  ts/t2/dtd/seg_inter[5]_i_1258/O
                         net (fo=2, routed)           0.721   105.268    ts/t2/dtd/seg_inter[5]_i_1258_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   105.775 r  ts/t2/dtd/seg_inter_reg[5]_i_3328/CO[3]
                         net (fo=1, routed)           0.000   105.775    ts/t2/dtd/seg_inter_reg[5]_i_3328_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.889 r  ts/t2/dtd/seg_inter_reg[5]_i_2800/CO[3]
                         net (fo=1, routed)           0.000   105.889    ts/t2/dtd/seg_inter_reg[5]_i_2800_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.202 r  ts/t2/dtd/seg_inter_reg[5]_i_1961/O[3]
                         net (fo=3, routed)           0.887   107.089    ts_n_596
    SLICE_X45Y29         LUT3 (Prop_lut3_I2_O)        0.306   107.395 r  seg_inter[5]_i_1250/O
                         net (fo=1, routed)           0.574   107.969    ts/t2/dtd/display_reg[8]_63[0]
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   108.495 r  ts/t2/dtd/seg_inter_reg[5]_i_630/CO[3]
                         net (fo=1, routed)           0.000   108.495    ts/t2/dtd/seg_inter_reg[5]_i_630_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.717 r  ts/t2/dtd/seg_inter_reg[5]_i_333/O[0]
                         net (fo=3, routed)           0.315   109.032    ts/t2/dtd/seg_inter_reg[5]_i_333_n_7
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.299   109.331 r  ts/t2/dtd/seg_inter[5]_i_634/O
                         net (fo=1, routed)           0.581   109.912    ts/t2/dtd/seg_inter[5]_i_634_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.124   110.036 r  ts/t2/dtd/seg_inter[5]_i_328/O
                         net (fo=1, routed)           0.000   110.036    ts/t2/dtd/seg_inter[5]_i_328_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.568 r  ts/t2/dtd/seg_inter_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000   110.568    ts/t2/dtd/seg_inter_reg[5]_i_130_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.807 r  ts/t2/dtd/seg_inter_reg[5]_i_57/O[2]
                         net (fo=2, routed)           0.448   111.255    ts/t2_n_504
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726   111.981 r  ts/seg_inter_reg[5]_i_52/O[1]
                         net (fo=1, routed)           0.407   112.388    ts/t2/dtd/display_reg[8]_3[1]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.303   112.691 r  ts/t2/dtd/seg_inter[5]_i_17/O
                         net (fo=1, routed)           0.000   112.691    ts/t2/dtd/seg_inter[5]_i_17_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.092 r  ts/t2/dtd/seg_inter_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.092    ts/t2/dtd/seg_inter_reg[5]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.314 r  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           0.461   113.776    ts/t2_n_511
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.299   114.075 r  ts/seg_inter[3]_i_11/O
                         net (fo=1, routed)           0.154   114.229    ts/t2/ss/display_reg[8]_4
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124   114.353 r  ts/t2/ss/seg_inter[3]_i_8/O
                         net (fo=1, routed)           0.000   114.353    ts/t2/ss/seg_inter[3]_i_8_n_0
    SLICE_X37Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   114.570 r  ts/t2/ss/seg_inter_reg[3]_i_3/O
                         net (fo=10, routed)          0.507   115.077    ts/t2/dtd/count_reg[16][0]
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.299   115.376 r  ts/t2/dtd/seg_inter[0]_i_2/O
                         net (fo=1, routed)           0.402   115.778    ts/t2/ss/count_reg[16]_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124   115.902 r  ts/t2/ss/seg_inter[0]_i_1/O
                         net (fo=1, routed)           0.000   115.902    ts/t2_n_512
    SLICE_X37Y31         FDSE                                         r  ts/seg_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  ts/seg_inter_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X37Y31         FDSE (Setup_fdse_C_D)        0.029    15.030    ts/seg_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                        -115.902    
  -------------------------------------------------------------------
                         slack                               -100.872    

Slack (VIOLATED) :        -100.852ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.796ns  (logic 50.925ns (45.963%)  route 59.871ns (54.037%))
  Logic Levels:           160  (CARRY4=101 LUT1=2 LUT2=7 LUT3=15 LUT4=5 LUT5=13 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.567     5.088    ts/t2/CLK_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  ts/t2/display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ts/t2/display_reg[3]/Q
                         net (fo=45, routed)          1.100     6.644    ts/t2/display[3]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.768 r  ts/t2/seg_inter[5]_i_1071/O
                         net (fo=2, routed)           0.494     7.262    ts/t2/seg_inter[5]_i_1071_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.788 r  ts/t2/seg_inter_reg[5]_i_2696/CO[3]
                         net (fo=1, routed)           0.000     7.788    ts/t2/seg_inter_reg[5]_i_2696_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.010 r  ts/t2/seg_inter_reg[5]_i_1727/O[0]
                         net (fo=3, routed)           0.820     8.830    ts_n_302
    SLICE_X40Y3          LUT5 (Prop_lut5_I1_O)        0.299     9.129 r  seg_inter[5]_i_2688/O
                         net (fo=1, routed)           0.000     9.129    ts/t2/display_reg[8]_7[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.679 r  ts/t2/seg_inter_reg[5]_i_1709/CO[3]
                         net (fo=1, routed)           0.000     9.679    ts/t2/seg_inter_reg[5]_i_1709_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  ts/t2/seg_inter_reg[5]_i_1048/O[1]
                         net (fo=3, routed)           0.677    10.690    ts/t2/seg_inter_reg[5]_i_1048_n_6
    SLICE_X36Y0          LUT3 (Prop_lut3_I2_O)        0.303    10.993 r  ts/t2/seg_inter[5]_i_1040/O
                         net (fo=1, routed)           0.331    11.324    ts/t2/seg_inter[5]_i_1040_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.722 r  ts/t2/seg_inter_reg[5]_i_496/CO[3]
                         net (fo=1, routed)           0.000    11.722    ts/t2/seg_inter_reg[5]_i_496_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  ts/t2/seg_inter_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000    11.836    ts/t2/seg_inter_reg[5]_i_252_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.075 r  ts/t2/seg_inter_reg[5]_i_87/O[2]
                         net (fo=2, routed)           0.600    12.675    ts_n_346
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    13.401 r  seg_inter_reg[5]_i_86/O[1]
                         net (fo=1, routed)           0.624    14.025    ts/t2/display_reg[3]_0[1]
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.303    14.328 r  ts/t2/seg_inter[5]_i_37/O
                         net (fo=1, routed)           0.000    14.328    ts/t2/seg_inter[5]_i_37_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.704 r  ts/t2/seg_inter_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.704    ts/t2/seg_inter_reg[5]_i_11_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.923 r  ts/t2/seg_inter_reg[6]_i_24/O[0]
                         net (fo=6, routed)           0.871    15.794    ts/t2/dtd/display_reg[3][0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.295    16.089 r  ts/t2/dtd/seg_inter[5]_i_726/O
                         net (fo=1, routed)           0.000    16.089    ts/t2/dtd/seg_inter[5]_i_726_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.469 r  ts/t2/dtd/seg_inter_reg[5]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.469    ts/t2/dtd/seg_inter_reg[5]_i_363_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  ts/t2/dtd/seg_inter_reg[5]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.586    ts/t2/dtd/seg_inter_reg[5]_i_159_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.743 r  ts/t2/dtd/seg_inter_reg[5]_i_63/CO[1]
                         net (fo=555, routed)         0.781    17.524    ts/t2/display_reg[8]_19[1]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    18.406 r  ts/t2/seg_inter_reg[5]_i_1410/CO[3]
                         net (fo=1, routed)           0.000    18.406    ts/t2/seg_inter_reg[5]_i_1410_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ts/t2/seg_inter_reg[5]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    18.520    ts/t2/seg_inter_reg[5]_i_1417_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.742 r  ts/t2/seg_inter_reg[5]_i_802/O[0]
                         net (fo=19, routed)          0.908    19.650    ts/t2/dtd/display_reg[8][12]
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.299    19.949 r  ts/t2/dtd/seg_inter[5]_i_2165/O
                         net (fo=12, routed)          1.262    21.211    ts/t2/dtd/seg_inter[5]_i_2165_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.124    21.335 r  ts/t2/dtd/seg_inter[5]_i_2219/O
                         net (fo=1, routed)           0.000    21.335    ts/t2/dtd/seg_inter[5]_i_2219_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.868 r  ts/t2/dtd/seg_inter_reg[5]_i_1407/CO[3]
                         net (fo=1, routed)           0.000    21.868    ts/t2/dtd/seg_inter_reg[5]_i_1407_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.087 r  ts/t2/dtd/seg_inter_reg[5]_i_1404/O[0]
                         net (fo=3, routed)           0.918    23.005    ts/t2/dtd/seg_inter_reg[5]_i_1404_n_7
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.295    23.300 r  ts/t2/dtd/seg_inter[5]_i_748/O
                         net (fo=1, routed)           0.730    24.030    ts/t2/dtd/seg_inter[5]_i_748_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.537 r  ts/t2/dtd/seg_inter_reg[5]_i_389/CO[3]
                         net (fo=1, routed)           0.000    24.537    ts/t2/dtd/seg_inter_reg[5]_i_389_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.871 r  ts/t2/dtd/seg_inter_reg[5]_i_729/O[1]
                         net (fo=3, routed)           0.873    25.744    ts/t2/dtd/seg_inter_reg[5]_i_729_n_6
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.303    26.047 r  ts/t2/dtd/seg_inter[5]_i_369/O
                         net (fo=1, routed)           0.808    26.855    ts/t2/dtd/seg_inter[5]_i_369_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  ts/t2/dtd/seg_inter_reg[5]_i_161/CO[3]
                         net (fo=1, routed)           0.000    27.259    ts/t2/dtd/seg_inter_reg[5]_i_161_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.498 r  ts/t2/dtd/seg_inter_reg[5]_i_1343/O[2]
                         net (fo=9, routed)           0.851    28.349    ts/t2/dtd/seg_inter_reg[5]_i_1343_n_5
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.301    28.650 r  ts/t2/dtd/seg_inter[5]_i_2974/O
                         net (fo=1, routed)           0.000    28.650    ts/t2/dtd/seg_inter[5]_i_2974_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.182 r  ts/t2/dtd/seg_inter_reg[5]_i_2266/CO[3]
                         net (fo=1, routed)           0.000    29.182    ts/t2/dtd/seg_inter_reg[5]_i_2266_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.296 r  ts/t2/dtd/seg_inter_reg[5]_i_1441/CO[3]
                         net (fo=1, routed)           0.000    29.296    ts/t2/dtd/seg_inter_reg[5]_i_1441_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.410 r  ts/t2/dtd/seg_inter_reg[5]_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.410    ts/t2/dtd/seg_inter_reg[5]_i_807_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.524 r  ts/t2/dtd/seg_inter_reg[5]_i_409/CO[3]
                         net (fo=1, routed)           0.000    29.524    ts/t2/dtd/seg_inter_reg[5]_i_409_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.746 r  ts/t2/dtd/seg_inter_reg[5]_i_184/O[0]
                         net (fo=3, routed)           1.036    30.783    ts/t2/dtd/seg_inter_reg[5]_i_184_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I2_O)        0.299    31.082 r  ts/t2/dtd/seg_inter[5]_i_402/O
                         net (fo=1, routed)           0.000    31.082    ts/t2/dtd/seg_inter[5]_i_402_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.632 r  ts/t2/dtd/seg_inter_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    31.632    ts/t2/dtd/seg_inter_reg[5]_i_173_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.860 r  ts/t2/dtd/seg_inter_reg[5]_i_68/CO[2]
                         net (fo=34, routed)          0.938    32.798    ts/t2/dtd/seg_inter_reg[5]_i_68_n_1
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.313    33.111 r  ts/t2/dtd/seg_inter[5]_i_153/O
                         net (fo=2, routed)           0.514    33.625    ts/t2/dtd/seg_inter[5]_i_153_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    34.135 f  ts/t2/dtd/seg_inter_reg[5]_i_163/O[0]
                         net (fo=4, routed)           0.632    34.767    ts/t2/dtd/one12[1]
    SLICE_X51Y4          LUT5 (Prop_lut5_I4_O)        0.295    35.062 r  ts/t2/dtd/seg_inter[5]_i_157/O
                         net (fo=1, routed)           0.000    35.062    ts/t2/dtd/seg_inter[5]_i_157_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.609 f  ts/t2/dtd/seg_inter_reg[5]_i_61/O[2]
                         net (fo=4, routed)           0.853    36.462    ts/t2/dtd/one15[3]
    SLICE_X47Y6          LUT4 (Prop_lut4_I0_O)        0.302    36.764 f  ts/t2/dtd/seg_inter[5]_i_21/O
                         net (fo=36, routed)          1.162    37.926    ts/t2/dtd/seg_inter[5]_i_21_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124    38.050 r  ts/t2/dtd/seg_inter[5]_i_853/O
                         net (fo=3, routed)           0.588    38.638    ts/t2/dtd/seg_inter[5]_i_853_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.194 r  ts/t2/dtd/seg_inter_reg[5]_i_2321/O[2]
                         net (fo=3, routed)           1.084    40.279    ts_n_406
    SLICE_X38Y6          LUT3 (Prop_lut3_I1_O)        0.302    40.581 r  seg_inter[5]_i_2307/O
                         net (fo=1, routed)           0.693    41.274    ts/t2/dtd/display_reg[8]_10[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.659 r  ts/t2/dtd/seg_inter_reg[5]_i_1468/CO[3]
                         net (fo=1, routed)           0.000    41.659    ts/t2/dtd/seg_inter_reg[5]_i_1468_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.993 r  ts/t2/dtd/seg_inter_reg[5]_i_832/O[1]
                         net (fo=3, routed)           0.732    42.725    ts/t2/dtd/seg_inter_reg[5]_i_832_n_6
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.303    43.028 r  ts/t2/dtd/seg_inter[5]_i_824/O
                         net (fo=1, routed)           0.474    43.502    ts/t2/dtd/seg_inter[5]_i_824_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.900 r  ts/t2/dtd/seg_inter_reg[5]_i_416/CO[3]
                         net (fo=1, routed)           0.000    43.900    ts/t2/dtd/seg_inter_reg[5]_i_416_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.014 r  ts/t2/dtd/seg_inter_reg[5]_i_194/CO[3]
                         net (fo=1, routed)           0.000    44.014    ts/t2/dtd/seg_inter_reg[5]_i_194_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.327 r  ts/t2/dtd/seg_inter_reg[5]_i_73/O[3]
                         net (fo=2, routed)           0.999    45.325    ts/t2_n_283
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.306    45.631 r  ts/seg_inter[5]_i_192/O
                         net (fo=1, routed)           0.000    45.631    ts/seg_inter[5]_i_192_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.858 r  ts/seg_inter_reg[5]_i_72/O[1]
                         net (fo=1, routed)           0.585    46.444    ts/t2/dtd/display_reg[8]_115[1]
    SLICE_X49Y11         LUT5 (Prop_lut5_I4_O)        0.303    46.747 r  ts/t2/dtd/seg_inter[5]_i_25/O
                         net (fo=1, routed)           0.000    46.747    ts/t2/dtd/seg_inter[5]_i_25_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    46.995 r  ts/t2/dtd/seg_inter_reg[5]_i_9/O[3]
                         net (fo=12, routed)          1.032    48.027    ts/t2/dtd/seg_inter_reg[2]_1[3]
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.306    48.333 r  ts/t2/dtd/seg_inter[5]_i_2433/O
                         net (fo=1, routed)           0.500    48.833    ts/t2/dtd/seg_inter[5]_i_2433_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    48.957 r  ts/t2/dtd/seg_inter[5]_i_1555/O
                         net (fo=1, routed)           0.000    48.957    ts/t2/dtd/seg_inter[5]_i_1555_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.355 r  ts/t2/dtd/seg_inter_reg[5]_i_893/CO[3]
                         net (fo=1, routed)           0.000    49.355    ts/t2/dtd/seg_inter_reg[5]_i_893_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.594 f  ts/t2/dtd/seg_inter_reg[5]_i_1584/O[2]
                         net (fo=9, routed)           0.494    50.088    t2/dtd/one10[6]
    SLICE_X50Y14         LUT1 (Prop_lut1_I0_O)        0.302    50.389 r  seg_inter[5]_i_2490/O
                         net (fo=1, routed)           0.000    50.389    seg_inter[5]_i_2490_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.923 r  seg_inter_reg[5]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    50.923    seg_inter_reg[5]_i_1585_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.161 f  seg_inter_reg[5]_i_1596/O[2]
                         net (fo=7, routed)           0.613    51.774    ts/t2/dtd/display_reg[8]_1[6]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.301    52.075 f  ts/t2/dtd/seg_inter[5]_i_1599/O
                         net (fo=33, routed)          0.763    52.838    ts/t2/dtd/seg_inter[5]_i_1599_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124    52.962 r  ts/t2/dtd/seg_inter[5]_i_918/O
                         net (fo=2, routed)           1.137    54.099    ts/t2/dtd/seg_inter[5]_i_918_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    54.625 r  ts/t2/dtd/seg_inter_reg[5]_i_2436/CO[3]
                         net (fo=1, routed)           0.000    54.625    ts/t2/dtd/seg_inter_reg[5]_i_2436_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  ts/t2/dtd/seg_inter_reg[5]_i_1602/CO[3]
                         net (fo=1, routed)           0.000    54.739    ts/t2/dtd/seg_inter_reg[5]_i_1602_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  ts/t2/dtd/seg_inter_reg[5]_i_1582/CO[3]
                         net (fo=1, routed)           0.000    54.853    ts/t2/dtd/seg_inter_reg[5]_i_1582_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.187 r  ts/t2/dtd/seg_inter_reg[5]_i_1579/O[1]
                         net (fo=3, routed)           0.853    56.040    ts/t2/dtd/seg_inter_reg[5]_i_1579_n_6
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.303    56.343 r  ts/t2/dtd/seg_inter[5]_i_900/O
                         net (fo=1, routed)           0.733    57.076    ts/t2/dtd/seg_inter[5]_i_900_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    57.474 r  ts/t2/dtd/seg_inter_reg[5]_i_452/CO[3]
                         net (fo=1, routed)           0.000    57.474    ts/t2/dtd/seg_inter_reg[5]_i_452_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.787 r  ts/t2/dtd/seg_inter_reg[5]_i_881/O[3]
                         net (fo=3, routed)           0.840    58.626    ts/t2/dtd/seg_inter_reg[5]_i_881_n_4
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.306    58.932 r  ts/t2/dtd/seg_inter[6]_i_46/O
                         net (fo=1, routed)           0.195    59.127    ts/t2/dtd/seg_inter[6]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.653 r  ts/t2/dtd/seg_inter_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.653    ts/t2/dtd/seg_inter_reg[6]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.966 r  ts/t2/dtd/seg_inter_reg[5]_i_2544/O[3]
                         net (fo=9, routed)           0.769    60.735    ts/t2/dtd/seg_inter_reg[5]_i_2544_n_4
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.306    61.041 r  ts/t2/dtd/seg_inter[5]_i_2646/O
                         net (fo=1, routed)           0.000    61.041    ts/t2/dtd/seg_inter[5]_i_2646_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.591 r  ts/t2/dtd/seg_inter_reg[5]_i_1683/CO[3]
                         net (fo=1, routed)           0.000    61.591    ts/t2/dtd/seg_inter_reg[5]_i_1683_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.705 r  ts/t2/dtd/seg_inter_reg[5]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    61.705    ts/t2/dtd/seg_inter_reg[5]_i_1023_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.039 r  ts/t2/dtd/seg_inter_reg[5]_i_489/O[1]
                         net (fo=3, routed)           0.856    62.895    ts/t2/dtd/seg_inter_reg[5]_i_489_n_6
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.303    63.198 r  ts/t2/dtd/seg_inter[5]_i_1007/O
                         net (fo=1, routed)           0.676    63.874    ts/t2/dtd/seg_inter[5]_i_1007_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.259 r  ts/t2/dtd/seg_inter_reg[5]_i_474/CO[3]
                         net (fo=1, routed)           0.000    64.259    ts/t2/dtd/seg_inter_reg[5]_i_474_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.373 r  ts/t2/dtd/seg_inter_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    64.373    ts/t2/dtd/seg_inter_reg[5]_i_235_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.601 r  ts/t2/dtd/seg_inter_reg[5]_i_83/CO[2]
                         net (fo=27, routed)          0.858    65.459    ts/t2/dtd/seg_inter_reg[5]_i_83_n_1
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.313    65.772 r  ts/t2/dtd/seg_inter[5]_i_434/O
                         net (fo=1, routed)           0.403    66.175    ts/t2/dtd/seg_inter[5]_i_434_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    66.831 r  ts/t2/dtd/seg_inter_reg[5]_i_208/CO[3]
                         net (fo=1, routed)           0.000    66.831    ts/t2/dtd/seg_inter_reg[5]_i_208_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.945 r  ts/t2/dtd/seg_inter_reg[5]_i_2604/CO[3]
                         net (fo=1, routed)           0.000    66.945    ts/t2/dtd/seg_inter_reg[5]_i_2604_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.279 f  ts/t2/dtd/seg_inter_reg[5]_i_1767/O[1]
                         net (fo=4, routed)           0.762    68.040    ts/t2/dtd/one8[10]
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.303    68.343 r  ts/t2/dtd/seg_inter[5]_i_2548/O
                         net (fo=1, routed)           0.000    68.343    ts/t2/dtd/seg_inter[5]_i_2548_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.876 r  ts/t2/dtd/seg_inter_reg[5]_i_1639/CO[3]
                         net (fo=1, routed)           0.000    68.876    ts/t2/dtd/seg_inter_reg[5]_i_1639_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.993 r  ts/t2/dtd/seg_inter_reg[5]_i_1632/CO[3]
                         net (fo=1, routed)           0.000    68.993    ts/t2/dtd/seg_inter_reg[5]_i_1632_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.212 f  ts/t2/dtd/seg_inter_reg[5]_i_3166/O[0]
                         net (fo=3, routed)           0.487    69.699    ts/t2/dtd/seg_inter_reg[5]_i_3166_n_7
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.295    69.994 f  ts/t2/dtd/seg_inter[5]_i_3168/O
                         net (fo=22, routed)          1.261    71.255    ts/t2/dtd/seg_inter[5]_i_3168_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.124    71.379 r  ts/t2/dtd/seg_inter[5]_i_2561/O
                         net (fo=2, routed)           0.486    71.865    ts/t2/dtd/seg_inter[5]_i_2561_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    72.263 r  ts/t2/dtd/seg_inter_reg[5]_i_2537/CO[3]
                         net (fo=1, routed)           0.000    72.263    ts/t2/dtd/seg_inter_reg[5]_i_2537_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.597 r  ts/t2/dtd/seg_inter_reg[5]_i_1662/O[1]
                         net (fo=3, routed)           0.896    73.492    ts_n_471
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.303    73.795 r  seg_inter[5]_i_1625/O
                         net (fo=1, routed)           0.324    74.119    ts/t2/dtd/display_reg[8]_37[2]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    74.517 r  ts/t2/dtd/seg_inter_reg[5]_i_957/CO[3]
                         net (fo=1, routed)           0.000    74.517    ts/t2/dtd/seg_inter_reg[5]_i_957_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    74.830 r  ts/t2/dtd/seg_inter_reg[5]_i_472/O[3]
                         net (fo=3, routed)           0.642    75.472    ts_n_552
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.306    75.778 r  seg_inter[5]_i_230/O
                         net (fo=1, routed)           0.689    76.467    ts/t2/dtd/display_reg[8]_50[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    77.023 r  ts/t2/dtd/seg_inter_reg[5]_i_82/O[2]
                         net (fo=2, routed)           0.864    77.887    ts/t2_n_394
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    78.613 r  ts/seg_inter_reg[5]_i_81/O[1]
                         net (fo=1, routed)           0.431    79.044    ts/t2/dtd/display_reg[8]_116[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.303    79.347 r  ts/t2/dtd/seg_inter[5]_i_33/O
                         net (fo=1, routed)           0.000    79.347    ts/t2/dtd/seg_inter[5]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    79.723 r  ts/t2/dtd/seg_inter_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.723    ts/t2/dtd/seg_inter_reg[5]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    79.942 r  ts/t2/dtd/seg_inter_reg[6]_i_22/O[0]
                         net (fo=14, routed)          0.665    80.607    ts/t2/dtd/seg_inter_reg[6][0]
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.295    80.902 r  ts/t2/dtd/seg_inter[6]_i_10/O
                         net (fo=2, routed)           0.426    81.328    ts/t2/dtd/seg_inter_reg[6]_1
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    81.452 r  ts/t2/dtd/seg_inter[5]_i_1172/O
                         net (fo=1, routed)           0.000    81.452    ts/t2/dtd/seg_inter[5]_i_1172_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.853 r  ts/t2/dtd/seg_inter_reg[5]_i_556/CO[3]
                         net (fo=1, routed)           0.000    81.853    ts/t2/dtd/seg_inter_reg[5]_i_556_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.187 f  ts/t2/dtd/seg_inter_reg[5]_i_1202/O[1]
                         net (fo=11, routed)          0.883    83.071    t2/dtd/one6[5]
    SLICE_X52Y23         LUT1 (Prop_lut1_I0_O)        0.303    83.374 r  seg_inter[5]_i_1893/O
                         net (fo=1, routed)           0.000    83.374    seg_inter[5]_i_1893_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.887 r  seg_inter_reg[5]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    83.887    seg_inter_reg[5]_i_1203_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.202 f  seg_inter_reg[5]_i_1214/O[3]
                         net (fo=7, routed)           0.619    84.821    ts/t2/dtd/display_reg[8]_2[7]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.307    85.128 f  ts/t2/dtd/seg_inter[5]_i_1216/O
                         net (fo=33, routed)          0.948    86.076    ts/t2/dtd/seg_inter[5]_i_1216_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    86.200 r  ts/t2/dtd/seg_inter[5]_i_580/O
                         net (fo=2, routed)           0.794    86.994    ts/t2/dtd/seg_inter[5]_i_580_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    87.501 r  ts/t2/dtd/seg_inter_reg[5]_i_1833/CO[3]
                         net (fo=1, routed)           0.009    87.510    ts/t2/dtd/seg_inter_reg[5]_i_1833_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.624 r  ts/t2/dtd/seg_inter_reg[5]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    87.624    ts/t2/dtd/seg_inter_reg[5]_i_1220_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.958 r  ts/t2/dtd/seg_inter_reg[5]_i_1200/O[1]
                         net (fo=3, routed)           0.832    88.790    ts/t2/dtd/seg_inter_reg[5]_i_1200_n_6
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.303    89.093 r  ts/t2/dtd/seg_inter[5]_i_587/O
                         net (fo=1, routed)           0.774    89.867    ts/t2/dtd/seg_inter[5]_i_587_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    90.265 r  ts/t2/dtd/seg_inter_reg[5]_i_310/CO[3]
                         net (fo=1, routed)           0.000    90.265    ts/t2/dtd/seg_inter_reg[5]_i_310_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  ts/t2/dtd/seg_inter_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000    90.379    ts/t2/dtd/seg_inter_reg[5]_i_307_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  ts/t2/dtd/seg_inter_reg[5]_i_531/CO[3]
                         net (fo=1, routed)           0.000    90.493    ts/t2/dtd/seg_inter_reg[5]_i_531_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.827 r  ts/t2/dtd/seg_inter_reg[5]_i_2772/O[1]
                         net (fo=3, routed)           0.849    91.675    ts/t2/dtd/seg_inter_reg[5]_i_2772_n_6
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.303    91.978 r  ts/t2/dtd/seg_inter[5]_i_1926/O
                         net (fo=1, routed)           0.579    92.557    ts/t2/dtd/seg_inter[5]_i_1926_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.955 r  ts/t2/dtd/seg_inter_reg[5]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    92.955    ts/t2/dtd/seg_inter_reg[5]_i_1225_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  ts/t2/dtd/seg_inter_reg[5]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    93.069    ts/t2/dtd/seg_inter_reg[5]_i_1964_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  ts/t2/dtd/seg_inter_reg[5]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    93.183    ts/t2/dtd/seg_inter_reg[5]_i_1322_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    93.496 r  ts/t2/dtd/seg_inter_reg[5]_i_700/O[3]
                         net (fo=9, routed)           0.892    94.388    ts/t2/dtd/seg_inter_reg[5]_i_700_n_4
    SLICE_X55Y30         LUT2 (Prop_lut2_I0_O)        0.306    94.694 r  ts/t2/dtd/seg_inter[5]_i_703/O
                         net (fo=1, routed)           0.000    94.694    ts/t2/dtd/seg_inter[5]_i_703_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.244 r  ts/t2/dtd/seg_inter_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    95.244    ts/t2/dtd/seg_inter_reg[5]_i_350_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    95.557 r  ts/t2/dtd/seg_inter_reg[5]_i_150/O[3]
                         net (fo=3, routed)           0.632    96.189    ts/t2/dtd/seg_inter_reg[5]_i_150_n_4
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.306    96.495 r  ts/t2/dtd/seg_inter[5]_i_141/O
                         net (fo=1, routed)           0.633    97.128    ts/t2/dtd/seg_inter[5]_i_141_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    97.648 r  ts/t2/dtd/seg_inter_reg[5]_i_58/CO[2]
                         net (fo=23, routed)          0.801    98.450    ts/t2/dtd/seg_inter_reg[5]_i_58_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.313    98.763 r  ts/t2/dtd/seg_inter[5]_i_120/O
                         net (fo=2, routed)           0.595    99.358    ts/t2/dtd/seg_inter[5]_i_120_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    99.988 f  ts/t2/dtd/seg_inter_reg[5]_i_55/O[1]
                         net (fo=4, routed)           0.831   100.819    ts/t2/dtd/one4[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306   101.125 r  ts/t2/dtd/seg_inter[5]_i_123/O
                         net (fo=1, routed)           0.000   101.125    ts/t2/dtd/seg_inter[5]_i_123_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   101.705 r  ts/t2/dtd/seg_inter_reg[5]_i_53/O[2]
                         net (fo=1, routed)           0.632   102.337    ts/t2_n_22
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.302   102.639 f  ts/seg_inter[5]_i_95/O
                         net (fo=1, routed)           0.660   103.299    ts/t2/dtd/display_reg[8]_84
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.423 r  ts/t2/dtd/seg_inter[5]_i_44/O
                         net (fo=33, routed)          0.368   103.791    ts/t2/dtd/one3[3]
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.124   103.915 r  ts/t2/dtd/seg_inter[5]_i_1292/O
                         net (fo=8, routed)           0.509   104.424    ts/t2/dtd/seg_inter[5]_i_1292_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   104.548 r  ts/t2/dtd/seg_inter[5]_i_1258/O
                         net (fo=2, routed)           0.721   105.268    ts/t2/dtd/seg_inter[5]_i_1258_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   105.775 r  ts/t2/dtd/seg_inter_reg[5]_i_3328/CO[3]
                         net (fo=1, routed)           0.000   105.775    ts/t2/dtd/seg_inter_reg[5]_i_3328_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.889 r  ts/t2/dtd/seg_inter_reg[5]_i_2800/CO[3]
                         net (fo=1, routed)           0.000   105.889    ts/t2/dtd/seg_inter_reg[5]_i_2800_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.202 r  ts/t2/dtd/seg_inter_reg[5]_i_1961/O[3]
                         net (fo=3, routed)           0.887   107.089    ts_n_596
    SLICE_X45Y29         LUT3 (Prop_lut3_I2_O)        0.306   107.395 r  seg_inter[5]_i_1250/O
                         net (fo=1, routed)           0.574   107.969    ts/t2/dtd/display_reg[8]_63[0]
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   108.495 r  ts/t2/dtd/seg_inter_reg[5]_i_630/CO[3]
                         net (fo=1, routed)           0.000   108.495    ts/t2/dtd/seg_inter_reg[5]_i_630_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.717 r  ts/t2/dtd/seg_inter_reg[5]_i_333/O[0]
                         net (fo=3, routed)           0.315   109.032    ts/t2/dtd/seg_inter_reg[5]_i_333_n_7
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.299   109.331 r  ts/t2/dtd/seg_inter[5]_i_634/O
                         net (fo=1, routed)           0.581   109.912    ts/t2/dtd/seg_inter[5]_i_634_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.124   110.036 r  ts/t2/dtd/seg_inter[5]_i_328/O
                         net (fo=1, routed)           0.000   110.036    ts/t2/dtd/seg_inter[5]_i_328_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.568 r  ts/t2/dtd/seg_inter_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000   110.568    ts/t2/dtd/seg_inter_reg[5]_i_130_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.807 r  ts/t2/dtd/seg_inter_reg[5]_i_57/O[2]
                         net (fo=2, routed)           0.448   111.255    ts/t2_n_504
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726   111.981 r  ts/seg_inter_reg[5]_i_52/O[1]
                         net (fo=1, routed)           0.407   112.388    ts/t2/dtd/display_reg[8]_3[1]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.303   112.691 r  ts/t2/dtd/seg_inter[5]_i_17/O
                         net (fo=1, routed)           0.000   112.691    ts/t2/dtd/seg_inter[5]_i_17_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.092 r  ts/t2/dtd/seg_inter_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.092    ts/t2/dtd/seg_inter_reg[5]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.314 r  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           0.461   113.776    ts/t2_n_511
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.299   114.075 r  ts/seg_inter[3]_i_11/O
                         net (fo=1, routed)           0.154   114.229    ts/t2/ss/display_reg[8]_4
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124   114.353 r  ts/t2/ss/seg_inter[3]_i_8/O
                         net (fo=1, routed)           0.000   114.353    ts/t2/ss/seg_inter[3]_i_8_n_0
    SLICE_X37Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   114.570 r  ts/t2/ss/seg_inter_reg[3]_i_3/O
                         net (fo=10, routed)          0.607   115.177    ts/t2/ss/seg_inter_reg[2][0]
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.299   115.476 f  ts/t2/ss/seg_inter[6]_i_3/O
                         net (fo=1, routed)           0.284   115.760    ts/t2/ss/seg_inter[6]_i_3_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124   115.884 r  ts/t2/ss/seg_inter[6]_i_2/O
                         net (fo=1, routed)           0.000   115.884    ts/t2_n_518
    SLICE_X39Y31         FDSE                                         r  ts/seg_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X39Y31         FDSE                                         r  ts/seg_inter_reg[6]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDSE (Setup_fdse_C_D)        0.031    15.032    ts/seg_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                        -115.884    
  -------------------------------------------------------------------
                         slack                               -100.852    

Slack (VIOLATED) :        -100.813ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.757ns  (logic 50.801ns (45.867%)  route 59.956ns (54.133%))
  Logic Levels:           159  (CARRY4=101 LUT1=2 LUT2=7 LUT3=15 LUT4=4 LUT5=12 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.567     5.088    ts/t2/CLK_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  ts/t2/display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ts/t2/display_reg[3]/Q
                         net (fo=45, routed)          1.100     6.644    ts/t2/display[3]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.768 r  ts/t2/seg_inter[5]_i_1071/O
                         net (fo=2, routed)           0.494     7.262    ts/t2/seg_inter[5]_i_1071_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.788 r  ts/t2/seg_inter_reg[5]_i_2696/CO[3]
                         net (fo=1, routed)           0.000     7.788    ts/t2/seg_inter_reg[5]_i_2696_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.010 r  ts/t2/seg_inter_reg[5]_i_1727/O[0]
                         net (fo=3, routed)           0.820     8.830    ts_n_302
    SLICE_X40Y3          LUT5 (Prop_lut5_I1_O)        0.299     9.129 r  seg_inter[5]_i_2688/O
                         net (fo=1, routed)           0.000     9.129    ts/t2/display_reg[8]_7[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.679 r  ts/t2/seg_inter_reg[5]_i_1709/CO[3]
                         net (fo=1, routed)           0.000     9.679    ts/t2/seg_inter_reg[5]_i_1709_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  ts/t2/seg_inter_reg[5]_i_1048/O[1]
                         net (fo=3, routed)           0.677    10.690    ts/t2/seg_inter_reg[5]_i_1048_n_6
    SLICE_X36Y0          LUT3 (Prop_lut3_I2_O)        0.303    10.993 r  ts/t2/seg_inter[5]_i_1040/O
                         net (fo=1, routed)           0.331    11.324    ts/t2/seg_inter[5]_i_1040_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.722 r  ts/t2/seg_inter_reg[5]_i_496/CO[3]
                         net (fo=1, routed)           0.000    11.722    ts/t2/seg_inter_reg[5]_i_496_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  ts/t2/seg_inter_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000    11.836    ts/t2/seg_inter_reg[5]_i_252_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.075 r  ts/t2/seg_inter_reg[5]_i_87/O[2]
                         net (fo=2, routed)           0.600    12.675    ts_n_346
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    13.401 r  seg_inter_reg[5]_i_86/O[1]
                         net (fo=1, routed)           0.624    14.025    ts/t2/display_reg[3]_0[1]
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.303    14.328 r  ts/t2/seg_inter[5]_i_37/O
                         net (fo=1, routed)           0.000    14.328    ts/t2/seg_inter[5]_i_37_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.704 r  ts/t2/seg_inter_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.704    ts/t2/seg_inter_reg[5]_i_11_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.923 r  ts/t2/seg_inter_reg[6]_i_24/O[0]
                         net (fo=6, routed)           0.871    15.794    ts/t2/dtd/display_reg[3][0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.295    16.089 r  ts/t2/dtd/seg_inter[5]_i_726/O
                         net (fo=1, routed)           0.000    16.089    ts/t2/dtd/seg_inter[5]_i_726_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.469 r  ts/t2/dtd/seg_inter_reg[5]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.469    ts/t2/dtd/seg_inter_reg[5]_i_363_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  ts/t2/dtd/seg_inter_reg[5]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.586    ts/t2/dtd/seg_inter_reg[5]_i_159_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.743 r  ts/t2/dtd/seg_inter_reg[5]_i_63/CO[1]
                         net (fo=555, routed)         0.781    17.524    ts/t2/display_reg[8]_19[1]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    18.406 r  ts/t2/seg_inter_reg[5]_i_1410/CO[3]
                         net (fo=1, routed)           0.000    18.406    ts/t2/seg_inter_reg[5]_i_1410_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ts/t2/seg_inter_reg[5]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    18.520    ts/t2/seg_inter_reg[5]_i_1417_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.742 r  ts/t2/seg_inter_reg[5]_i_802/O[0]
                         net (fo=19, routed)          0.908    19.650    ts/t2/dtd/display_reg[8][12]
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.299    19.949 r  ts/t2/dtd/seg_inter[5]_i_2165/O
                         net (fo=12, routed)          1.262    21.211    ts/t2/dtd/seg_inter[5]_i_2165_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.124    21.335 r  ts/t2/dtd/seg_inter[5]_i_2219/O
                         net (fo=1, routed)           0.000    21.335    ts/t2/dtd/seg_inter[5]_i_2219_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.868 r  ts/t2/dtd/seg_inter_reg[5]_i_1407/CO[3]
                         net (fo=1, routed)           0.000    21.868    ts/t2/dtd/seg_inter_reg[5]_i_1407_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.087 r  ts/t2/dtd/seg_inter_reg[5]_i_1404/O[0]
                         net (fo=3, routed)           0.918    23.005    ts/t2/dtd/seg_inter_reg[5]_i_1404_n_7
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.295    23.300 r  ts/t2/dtd/seg_inter[5]_i_748/O
                         net (fo=1, routed)           0.730    24.030    ts/t2/dtd/seg_inter[5]_i_748_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.537 r  ts/t2/dtd/seg_inter_reg[5]_i_389/CO[3]
                         net (fo=1, routed)           0.000    24.537    ts/t2/dtd/seg_inter_reg[5]_i_389_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.871 r  ts/t2/dtd/seg_inter_reg[5]_i_729/O[1]
                         net (fo=3, routed)           0.873    25.744    ts/t2/dtd/seg_inter_reg[5]_i_729_n_6
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.303    26.047 r  ts/t2/dtd/seg_inter[5]_i_369/O
                         net (fo=1, routed)           0.808    26.855    ts/t2/dtd/seg_inter[5]_i_369_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  ts/t2/dtd/seg_inter_reg[5]_i_161/CO[3]
                         net (fo=1, routed)           0.000    27.259    ts/t2/dtd/seg_inter_reg[5]_i_161_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.498 r  ts/t2/dtd/seg_inter_reg[5]_i_1343/O[2]
                         net (fo=9, routed)           0.851    28.349    ts/t2/dtd/seg_inter_reg[5]_i_1343_n_5
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.301    28.650 r  ts/t2/dtd/seg_inter[5]_i_2974/O
                         net (fo=1, routed)           0.000    28.650    ts/t2/dtd/seg_inter[5]_i_2974_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.182 r  ts/t2/dtd/seg_inter_reg[5]_i_2266/CO[3]
                         net (fo=1, routed)           0.000    29.182    ts/t2/dtd/seg_inter_reg[5]_i_2266_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.296 r  ts/t2/dtd/seg_inter_reg[5]_i_1441/CO[3]
                         net (fo=1, routed)           0.000    29.296    ts/t2/dtd/seg_inter_reg[5]_i_1441_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.410 r  ts/t2/dtd/seg_inter_reg[5]_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.410    ts/t2/dtd/seg_inter_reg[5]_i_807_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.524 r  ts/t2/dtd/seg_inter_reg[5]_i_409/CO[3]
                         net (fo=1, routed)           0.000    29.524    ts/t2/dtd/seg_inter_reg[5]_i_409_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.746 r  ts/t2/dtd/seg_inter_reg[5]_i_184/O[0]
                         net (fo=3, routed)           1.036    30.783    ts/t2/dtd/seg_inter_reg[5]_i_184_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I2_O)        0.299    31.082 r  ts/t2/dtd/seg_inter[5]_i_402/O
                         net (fo=1, routed)           0.000    31.082    ts/t2/dtd/seg_inter[5]_i_402_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.632 r  ts/t2/dtd/seg_inter_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    31.632    ts/t2/dtd/seg_inter_reg[5]_i_173_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.860 r  ts/t2/dtd/seg_inter_reg[5]_i_68/CO[2]
                         net (fo=34, routed)          0.938    32.798    ts/t2/dtd/seg_inter_reg[5]_i_68_n_1
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.313    33.111 r  ts/t2/dtd/seg_inter[5]_i_153/O
                         net (fo=2, routed)           0.514    33.625    ts/t2/dtd/seg_inter[5]_i_153_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    34.135 f  ts/t2/dtd/seg_inter_reg[5]_i_163/O[0]
                         net (fo=4, routed)           0.632    34.767    ts/t2/dtd/one12[1]
    SLICE_X51Y4          LUT5 (Prop_lut5_I4_O)        0.295    35.062 r  ts/t2/dtd/seg_inter[5]_i_157/O
                         net (fo=1, routed)           0.000    35.062    ts/t2/dtd/seg_inter[5]_i_157_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.609 f  ts/t2/dtd/seg_inter_reg[5]_i_61/O[2]
                         net (fo=4, routed)           0.853    36.462    ts/t2/dtd/one15[3]
    SLICE_X47Y6          LUT4 (Prop_lut4_I0_O)        0.302    36.764 f  ts/t2/dtd/seg_inter[5]_i_21/O
                         net (fo=36, routed)          1.162    37.926    ts/t2/dtd/seg_inter[5]_i_21_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124    38.050 r  ts/t2/dtd/seg_inter[5]_i_853/O
                         net (fo=3, routed)           0.588    38.638    ts/t2/dtd/seg_inter[5]_i_853_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.194 r  ts/t2/dtd/seg_inter_reg[5]_i_2321/O[2]
                         net (fo=3, routed)           1.084    40.279    ts_n_406
    SLICE_X38Y6          LUT3 (Prop_lut3_I1_O)        0.302    40.581 r  seg_inter[5]_i_2307/O
                         net (fo=1, routed)           0.693    41.274    ts/t2/dtd/display_reg[8]_10[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.659 r  ts/t2/dtd/seg_inter_reg[5]_i_1468/CO[3]
                         net (fo=1, routed)           0.000    41.659    ts/t2/dtd/seg_inter_reg[5]_i_1468_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.993 r  ts/t2/dtd/seg_inter_reg[5]_i_832/O[1]
                         net (fo=3, routed)           0.732    42.725    ts/t2/dtd/seg_inter_reg[5]_i_832_n_6
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.303    43.028 r  ts/t2/dtd/seg_inter[5]_i_824/O
                         net (fo=1, routed)           0.474    43.502    ts/t2/dtd/seg_inter[5]_i_824_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.900 r  ts/t2/dtd/seg_inter_reg[5]_i_416/CO[3]
                         net (fo=1, routed)           0.000    43.900    ts/t2/dtd/seg_inter_reg[5]_i_416_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.014 r  ts/t2/dtd/seg_inter_reg[5]_i_194/CO[3]
                         net (fo=1, routed)           0.000    44.014    ts/t2/dtd/seg_inter_reg[5]_i_194_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.327 r  ts/t2/dtd/seg_inter_reg[5]_i_73/O[3]
                         net (fo=2, routed)           0.999    45.325    ts/t2_n_283
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.306    45.631 r  ts/seg_inter[5]_i_192/O
                         net (fo=1, routed)           0.000    45.631    ts/seg_inter[5]_i_192_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.858 r  ts/seg_inter_reg[5]_i_72/O[1]
                         net (fo=1, routed)           0.585    46.444    ts/t2/dtd/display_reg[8]_115[1]
    SLICE_X49Y11         LUT5 (Prop_lut5_I4_O)        0.303    46.747 r  ts/t2/dtd/seg_inter[5]_i_25/O
                         net (fo=1, routed)           0.000    46.747    ts/t2/dtd/seg_inter[5]_i_25_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    46.995 r  ts/t2/dtd/seg_inter_reg[5]_i_9/O[3]
                         net (fo=12, routed)          1.032    48.027    ts/t2/dtd/seg_inter_reg[2]_1[3]
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.306    48.333 r  ts/t2/dtd/seg_inter[5]_i_2433/O
                         net (fo=1, routed)           0.500    48.833    ts/t2/dtd/seg_inter[5]_i_2433_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    48.957 r  ts/t2/dtd/seg_inter[5]_i_1555/O
                         net (fo=1, routed)           0.000    48.957    ts/t2/dtd/seg_inter[5]_i_1555_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.355 r  ts/t2/dtd/seg_inter_reg[5]_i_893/CO[3]
                         net (fo=1, routed)           0.000    49.355    ts/t2/dtd/seg_inter_reg[5]_i_893_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.594 f  ts/t2/dtd/seg_inter_reg[5]_i_1584/O[2]
                         net (fo=9, routed)           0.494    50.088    t2/dtd/one10[6]
    SLICE_X50Y14         LUT1 (Prop_lut1_I0_O)        0.302    50.389 r  seg_inter[5]_i_2490/O
                         net (fo=1, routed)           0.000    50.389    seg_inter[5]_i_2490_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.923 r  seg_inter_reg[5]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    50.923    seg_inter_reg[5]_i_1585_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.161 f  seg_inter_reg[5]_i_1596/O[2]
                         net (fo=7, routed)           0.613    51.774    ts/t2/dtd/display_reg[8]_1[6]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.301    52.075 f  ts/t2/dtd/seg_inter[5]_i_1599/O
                         net (fo=33, routed)          0.763    52.838    ts/t2/dtd/seg_inter[5]_i_1599_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124    52.962 r  ts/t2/dtd/seg_inter[5]_i_918/O
                         net (fo=2, routed)           1.137    54.099    ts/t2/dtd/seg_inter[5]_i_918_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    54.625 r  ts/t2/dtd/seg_inter_reg[5]_i_2436/CO[3]
                         net (fo=1, routed)           0.000    54.625    ts/t2/dtd/seg_inter_reg[5]_i_2436_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  ts/t2/dtd/seg_inter_reg[5]_i_1602/CO[3]
                         net (fo=1, routed)           0.000    54.739    ts/t2/dtd/seg_inter_reg[5]_i_1602_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  ts/t2/dtd/seg_inter_reg[5]_i_1582/CO[3]
                         net (fo=1, routed)           0.000    54.853    ts/t2/dtd/seg_inter_reg[5]_i_1582_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.187 r  ts/t2/dtd/seg_inter_reg[5]_i_1579/O[1]
                         net (fo=3, routed)           0.853    56.040    ts/t2/dtd/seg_inter_reg[5]_i_1579_n_6
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.303    56.343 r  ts/t2/dtd/seg_inter[5]_i_900/O
                         net (fo=1, routed)           0.733    57.076    ts/t2/dtd/seg_inter[5]_i_900_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    57.474 r  ts/t2/dtd/seg_inter_reg[5]_i_452/CO[3]
                         net (fo=1, routed)           0.000    57.474    ts/t2/dtd/seg_inter_reg[5]_i_452_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.787 r  ts/t2/dtd/seg_inter_reg[5]_i_881/O[3]
                         net (fo=3, routed)           0.840    58.626    ts/t2/dtd/seg_inter_reg[5]_i_881_n_4
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.306    58.932 r  ts/t2/dtd/seg_inter[6]_i_46/O
                         net (fo=1, routed)           0.195    59.127    ts/t2/dtd/seg_inter[6]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.653 r  ts/t2/dtd/seg_inter_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.653    ts/t2/dtd/seg_inter_reg[6]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.966 r  ts/t2/dtd/seg_inter_reg[5]_i_2544/O[3]
                         net (fo=9, routed)           0.769    60.735    ts/t2/dtd/seg_inter_reg[5]_i_2544_n_4
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.306    61.041 r  ts/t2/dtd/seg_inter[5]_i_2646/O
                         net (fo=1, routed)           0.000    61.041    ts/t2/dtd/seg_inter[5]_i_2646_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.591 r  ts/t2/dtd/seg_inter_reg[5]_i_1683/CO[3]
                         net (fo=1, routed)           0.000    61.591    ts/t2/dtd/seg_inter_reg[5]_i_1683_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.705 r  ts/t2/dtd/seg_inter_reg[5]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    61.705    ts/t2/dtd/seg_inter_reg[5]_i_1023_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.039 r  ts/t2/dtd/seg_inter_reg[5]_i_489/O[1]
                         net (fo=3, routed)           0.856    62.895    ts/t2/dtd/seg_inter_reg[5]_i_489_n_6
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.303    63.198 r  ts/t2/dtd/seg_inter[5]_i_1007/O
                         net (fo=1, routed)           0.676    63.874    ts/t2/dtd/seg_inter[5]_i_1007_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.259 r  ts/t2/dtd/seg_inter_reg[5]_i_474/CO[3]
                         net (fo=1, routed)           0.000    64.259    ts/t2/dtd/seg_inter_reg[5]_i_474_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.373 r  ts/t2/dtd/seg_inter_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    64.373    ts/t2/dtd/seg_inter_reg[5]_i_235_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.601 r  ts/t2/dtd/seg_inter_reg[5]_i_83/CO[2]
                         net (fo=27, routed)          0.858    65.459    ts/t2/dtd/seg_inter_reg[5]_i_83_n_1
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.313    65.772 r  ts/t2/dtd/seg_inter[5]_i_434/O
                         net (fo=1, routed)           0.403    66.175    ts/t2/dtd/seg_inter[5]_i_434_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    66.831 r  ts/t2/dtd/seg_inter_reg[5]_i_208/CO[3]
                         net (fo=1, routed)           0.000    66.831    ts/t2/dtd/seg_inter_reg[5]_i_208_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.945 r  ts/t2/dtd/seg_inter_reg[5]_i_2604/CO[3]
                         net (fo=1, routed)           0.000    66.945    ts/t2/dtd/seg_inter_reg[5]_i_2604_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.279 f  ts/t2/dtd/seg_inter_reg[5]_i_1767/O[1]
                         net (fo=4, routed)           0.762    68.040    ts/t2/dtd/one8[10]
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.303    68.343 r  ts/t2/dtd/seg_inter[5]_i_2548/O
                         net (fo=1, routed)           0.000    68.343    ts/t2/dtd/seg_inter[5]_i_2548_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.876 r  ts/t2/dtd/seg_inter_reg[5]_i_1639/CO[3]
                         net (fo=1, routed)           0.000    68.876    ts/t2/dtd/seg_inter_reg[5]_i_1639_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.993 r  ts/t2/dtd/seg_inter_reg[5]_i_1632/CO[3]
                         net (fo=1, routed)           0.000    68.993    ts/t2/dtd/seg_inter_reg[5]_i_1632_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.212 f  ts/t2/dtd/seg_inter_reg[5]_i_3166/O[0]
                         net (fo=3, routed)           0.487    69.699    ts/t2/dtd/seg_inter_reg[5]_i_3166_n_7
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.295    69.994 f  ts/t2/dtd/seg_inter[5]_i_3168/O
                         net (fo=22, routed)          1.261    71.255    ts/t2/dtd/seg_inter[5]_i_3168_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.124    71.379 r  ts/t2/dtd/seg_inter[5]_i_2561/O
                         net (fo=2, routed)           0.486    71.865    ts/t2/dtd/seg_inter[5]_i_2561_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    72.263 r  ts/t2/dtd/seg_inter_reg[5]_i_2537/CO[3]
                         net (fo=1, routed)           0.000    72.263    ts/t2/dtd/seg_inter_reg[5]_i_2537_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.597 r  ts/t2/dtd/seg_inter_reg[5]_i_1662/O[1]
                         net (fo=3, routed)           0.896    73.492    ts_n_471
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.303    73.795 r  seg_inter[5]_i_1625/O
                         net (fo=1, routed)           0.324    74.119    ts/t2/dtd/display_reg[8]_37[2]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    74.517 r  ts/t2/dtd/seg_inter_reg[5]_i_957/CO[3]
                         net (fo=1, routed)           0.000    74.517    ts/t2/dtd/seg_inter_reg[5]_i_957_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    74.830 r  ts/t2/dtd/seg_inter_reg[5]_i_472/O[3]
                         net (fo=3, routed)           0.642    75.472    ts_n_552
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.306    75.778 r  seg_inter[5]_i_230/O
                         net (fo=1, routed)           0.689    76.467    ts/t2/dtd/display_reg[8]_50[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    77.023 r  ts/t2/dtd/seg_inter_reg[5]_i_82/O[2]
                         net (fo=2, routed)           0.864    77.887    ts/t2_n_394
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    78.613 r  ts/seg_inter_reg[5]_i_81/O[1]
                         net (fo=1, routed)           0.431    79.044    ts/t2/dtd/display_reg[8]_116[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.303    79.347 r  ts/t2/dtd/seg_inter[5]_i_33/O
                         net (fo=1, routed)           0.000    79.347    ts/t2/dtd/seg_inter[5]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    79.723 r  ts/t2/dtd/seg_inter_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.723    ts/t2/dtd/seg_inter_reg[5]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    79.942 r  ts/t2/dtd/seg_inter_reg[6]_i_22/O[0]
                         net (fo=14, routed)          0.665    80.607    ts/t2/dtd/seg_inter_reg[6][0]
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.295    80.902 r  ts/t2/dtd/seg_inter[6]_i_10/O
                         net (fo=2, routed)           0.426    81.328    ts/t2/dtd/seg_inter_reg[6]_1
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    81.452 r  ts/t2/dtd/seg_inter[5]_i_1172/O
                         net (fo=1, routed)           0.000    81.452    ts/t2/dtd/seg_inter[5]_i_1172_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.853 r  ts/t2/dtd/seg_inter_reg[5]_i_556/CO[3]
                         net (fo=1, routed)           0.000    81.853    ts/t2/dtd/seg_inter_reg[5]_i_556_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.187 f  ts/t2/dtd/seg_inter_reg[5]_i_1202/O[1]
                         net (fo=11, routed)          0.883    83.071    t2/dtd/one6[5]
    SLICE_X52Y23         LUT1 (Prop_lut1_I0_O)        0.303    83.374 r  seg_inter[5]_i_1893/O
                         net (fo=1, routed)           0.000    83.374    seg_inter[5]_i_1893_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.887 r  seg_inter_reg[5]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    83.887    seg_inter_reg[5]_i_1203_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.202 f  seg_inter_reg[5]_i_1214/O[3]
                         net (fo=7, routed)           0.619    84.821    ts/t2/dtd/display_reg[8]_2[7]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.307    85.128 f  ts/t2/dtd/seg_inter[5]_i_1216/O
                         net (fo=33, routed)          0.948    86.076    ts/t2/dtd/seg_inter[5]_i_1216_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    86.200 r  ts/t2/dtd/seg_inter[5]_i_580/O
                         net (fo=2, routed)           0.794    86.994    ts/t2/dtd/seg_inter[5]_i_580_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    87.501 r  ts/t2/dtd/seg_inter_reg[5]_i_1833/CO[3]
                         net (fo=1, routed)           0.009    87.510    ts/t2/dtd/seg_inter_reg[5]_i_1833_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.624 r  ts/t2/dtd/seg_inter_reg[5]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    87.624    ts/t2/dtd/seg_inter_reg[5]_i_1220_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.958 r  ts/t2/dtd/seg_inter_reg[5]_i_1200/O[1]
                         net (fo=3, routed)           0.832    88.790    ts/t2/dtd/seg_inter_reg[5]_i_1200_n_6
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.303    89.093 r  ts/t2/dtd/seg_inter[5]_i_587/O
                         net (fo=1, routed)           0.774    89.867    ts/t2/dtd/seg_inter[5]_i_587_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    90.265 r  ts/t2/dtd/seg_inter_reg[5]_i_310/CO[3]
                         net (fo=1, routed)           0.000    90.265    ts/t2/dtd/seg_inter_reg[5]_i_310_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  ts/t2/dtd/seg_inter_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000    90.379    ts/t2/dtd/seg_inter_reg[5]_i_307_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  ts/t2/dtd/seg_inter_reg[5]_i_531/CO[3]
                         net (fo=1, routed)           0.000    90.493    ts/t2/dtd/seg_inter_reg[5]_i_531_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.827 r  ts/t2/dtd/seg_inter_reg[5]_i_2772/O[1]
                         net (fo=3, routed)           0.849    91.675    ts/t2/dtd/seg_inter_reg[5]_i_2772_n_6
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.303    91.978 r  ts/t2/dtd/seg_inter[5]_i_1926/O
                         net (fo=1, routed)           0.579    92.557    ts/t2/dtd/seg_inter[5]_i_1926_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.955 r  ts/t2/dtd/seg_inter_reg[5]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    92.955    ts/t2/dtd/seg_inter_reg[5]_i_1225_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  ts/t2/dtd/seg_inter_reg[5]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    93.069    ts/t2/dtd/seg_inter_reg[5]_i_1964_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  ts/t2/dtd/seg_inter_reg[5]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    93.183    ts/t2/dtd/seg_inter_reg[5]_i_1322_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    93.496 r  ts/t2/dtd/seg_inter_reg[5]_i_700/O[3]
                         net (fo=9, routed)           0.892    94.388    ts/t2/dtd/seg_inter_reg[5]_i_700_n_4
    SLICE_X55Y30         LUT2 (Prop_lut2_I0_O)        0.306    94.694 r  ts/t2/dtd/seg_inter[5]_i_703/O
                         net (fo=1, routed)           0.000    94.694    ts/t2/dtd/seg_inter[5]_i_703_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.244 r  ts/t2/dtd/seg_inter_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    95.244    ts/t2/dtd/seg_inter_reg[5]_i_350_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    95.557 r  ts/t2/dtd/seg_inter_reg[5]_i_150/O[3]
                         net (fo=3, routed)           0.632    96.189    ts/t2/dtd/seg_inter_reg[5]_i_150_n_4
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.306    96.495 r  ts/t2/dtd/seg_inter[5]_i_141/O
                         net (fo=1, routed)           0.633    97.128    ts/t2/dtd/seg_inter[5]_i_141_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    97.648 r  ts/t2/dtd/seg_inter_reg[5]_i_58/CO[2]
                         net (fo=23, routed)          0.801    98.450    ts/t2/dtd/seg_inter_reg[5]_i_58_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.313    98.763 r  ts/t2/dtd/seg_inter[5]_i_120/O
                         net (fo=2, routed)           0.595    99.358    ts/t2/dtd/seg_inter[5]_i_120_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    99.988 f  ts/t2/dtd/seg_inter_reg[5]_i_55/O[1]
                         net (fo=4, routed)           0.831   100.819    ts/t2/dtd/one4[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306   101.125 r  ts/t2/dtd/seg_inter[5]_i_123/O
                         net (fo=1, routed)           0.000   101.125    ts/t2/dtd/seg_inter[5]_i_123_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   101.705 r  ts/t2/dtd/seg_inter_reg[5]_i_53/O[2]
                         net (fo=1, routed)           0.632   102.337    ts/t2_n_22
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.302   102.639 f  ts/seg_inter[5]_i_95/O
                         net (fo=1, routed)           0.660   103.299    ts/t2/dtd/display_reg[8]_84
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.423 r  ts/t2/dtd/seg_inter[5]_i_44/O
                         net (fo=33, routed)          0.368   103.791    ts/t2/dtd/one3[3]
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.124   103.915 r  ts/t2/dtd/seg_inter[5]_i_1292/O
                         net (fo=8, routed)           0.509   104.424    ts/t2/dtd/seg_inter[5]_i_1292_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   104.548 r  ts/t2/dtd/seg_inter[5]_i_1258/O
                         net (fo=2, routed)           0.721   105.268    ts/t2/dtd/seg_inter[5]_i_1258_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   105.775 r  ts/t2/dtd/seg_inter_reg[5]_i_3328/CO[3]
                         net (fo=1, routed)           0.000   105.775    ts/t2/dtd/seg_inter_reg[5]_i_3328_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.889 r  ts/t2/dtd/seg_inter_reg[5]_i_2800/CO[3]
                         net (fo=1, routed)           0.000   105.889    ts/t2/dtd/seg_inter_reg[5]_i_2800_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.202 r  ts/t2/dtd/seg_inter_reg[5]_i_1961/O[3]
                         net (fo=3, routed)           0.887   107.089    ts_n_596
    SLICE_X45Y29         LUT3 (Prop_lut3_I2_O)        0.306   107.395 r  seg_inter[5]_i_1250/O
                         net (fo=1, routed)           0.574   107.969    ts/t2/dtd/display_reg[8]_63[0]
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   108.495 r  ts/t2/dtd/seg_inter_reg[5]_i_630/CO[3]
                         net (fo=1, routed)           0.000   108.495    ts/t2/dtd/seg_inter_reg[5]_i_630_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.717 r  ts/t2/dtd/seg_inter_reg[5]_i_333/O[0]
                         net (fo=3, routed)           0.315   109.032    ts/t2/dtd/seg_inter_reg[5]_i_333_n_7
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.299   109.331 r  ts/t2/dtd/seg_inter[5]_i_634/O
                         net (fo=1, routed)           0.581   109.912    ts/t2/dtd/seg_inter[5]_i_634_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.124   110.036 r  ts/t2/dtd/seg_inter[5]_i_328/O
                         net (fo=1, routed)           0.000   110.036    ts/t2/dtd/seg_inter[5]_i_328_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.568 r  ts/t2/dtd/seg_inter_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000   110.568    ts/t2/dtd/seg_inter_reg[5]_i_130_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.807 r  ts/t2/dtd/seg_inter_reg[5]_i_57/O[2]
                         net (fo=2, routed)           0.448   111.255    ts/t2_n_504
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726   111.981 r  ts/seg_inter_reg[5]_i_52/O[1]
                         net (fo=1, routed)           0.407   112.388    ts/t2/dtd/display_reg[8]_3[1]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.303   112.691 r  ts/t2/dtd/seg_inter[5]_i_17/O
                         net (fo=1, routed)           0.000   112.691    ts/t2/dtd/seg_inter[5]_i_17_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.092 r  ts/t2/dtd/seg_inter_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.092    ts/t2/dtd/seg_inter_reg[5]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.314 r  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           0.466   113.780    ts/t2_n_511
    SLICE_X41Y31         LUT6 (Prop_lut6_I3_O)        0.299   114.079 r  ts/seg_inter[6]_i_21/O
                         net (fo=1, routed)           0.000   114.079    ts/t2/ss/first[0]
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   114.296 r  ts/t2/ss/seg_inter_reg[6]_i_8/O
                         net (fo=10, routed)          0.719   115.015    ts/t2/ss/seg_inter_reg[6]_i_8_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.299   115.314 r  ts/t2/ss/seg_inter[2]_i_2/O
                         net (fo=1, routed)           0.407   115.721    ts/t2/ss/seg_inter[2]_i_2_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   115.845 r  ts/t2/ss/seg_inter[2]_i_1/O
                         net (fo=1, routed)           0.000   115.845    ts/t2_n_514
    SLICE_X37Y31         FDSE                                         r  ts/seg_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  ts/seg_inter_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X37Y31         FDSE (Setup_fdse_C_D)        0.031    15.032    ts/seg_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                        -115.845    
  -------------------------------------------------------------------
                         slack                               -100.813    

Slack (VIOLATED) :        -100.785ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.728ns  (logic 50.801ns (45.879%)  route 59.927ns (54.121%))
  Logic Levels:           159  (CARRY4=101 LUT1=2 LUT2=7 LUT3=15 LUT4=4 LUT5=13 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.567     5.088    ts/t2/CLK_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  ts/t2/display_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ts/t2/display_reg[3]/Q
                         net (fo=45, routed)          1.100     6.644    ts/t2/display[3]
    SLICE_X41Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.768 r  ts/t2/seg_inter[5]_i_1071/O
                         net (fo=2, routed)           0.494     7.262    ts/t2/seg_inter[5]_i_1071_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.788 r  ts/t2/seg_inter_reg[5]_i_2696/CO[3]
                         net (fo=1, routed)           0.000     7.788    ts/t2/seg_inter_reg[5]_i_2696_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.010 r  ts/t2/seg_inter_reg[5]_i_1727/O[0]
                         net (fo=3, routed)           0.820     8.830    ts_n_302
    SLICE_X40Y3          LUT5 (Prop_lut5_I1_O)        0.299     9.129 r  seg_inter[5]_i_2688/O
                         net (fo=1, routed)           0.000     9.129    ts/t2/display_reg[8]_7[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.679 r  ts/t2/seg_inter_reg[5]_i_1709/CO[3]
                         net (fo=1, routed)           0.000     9.679    ts/t2/seg_inter_reg[5]_i_1709_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  ts/t2/seg_inter_reg[5]_i_1048/O[1]
                         net (fo=3, routed)           0.677    10.690    ts/t2/seg_inter_reg[5]_i_1048_n_6
    SLICE_X36Y0          LUT3 (Prop_lut3_I2_O)        0.303    10.993 r  ts/t2/seg_inter[5]_i_1040/O
                         net (fo=1, routed)           0.331    11.324    ts/t2/seg_inter[5]_i_1040_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.722 r  ts/t2/seg_inter_reg[5]_i_496/CO[3]
                         net (fo=1, routed)           0.000    11.722    ts/t2/seg_inter_reg[5]_i_496_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  ts/t2/seg_inter_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000    11.836    ts/t2/seg_inter_reg[5]_i_252_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.075 r  ts/t2/seg_inter_reg[5]_i_87/O[2]
                         net (fo=2, routed)           0.600    12.675    ts_n_346
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    13.401 r  seg_inter_reg[5]_i_86/O[1]
                         net (fo=1, routed)           0.624    14.025    ts/t2/display_reg[3]_0[1]
    SLICE_X46Y2          LUT2 (Prop_lut2_I1_O)        0.303    14.328 r  ts/t2/seg_inter[5]_i_37/O
                         net (fo=1, routed)           0.000    14.328    ts/t2/seg_inter[5]_i_37_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.704 r  ts/t2/seg_inter_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.704    ts/t2/seg_inter_reg[5]_i_11_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.923 r  ts/t2/seg_inter_reg[6]_i_24/O[0]
                         net (fo=6, routed)           0.871    15.794    ts/t2/dtd/display_reg[3][0]
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.295    16.089 r  ts/t2/dtd/seg_inter[5]_i_726/O
                         net (fo=1, routed)           0.000    16.089    ts/t2/dtd/seg_inter[5]_i_726_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.469 r  ts/t2/dtd/seg_inter_reg[5]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.469    ts/t2/dtd/seg_inter_reg[5]_i_363_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  ts/t2/dtd/seg_inter_reg[5]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.586    ts/t2/dtd/seg_inter_reg[5]_i_159_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.743 r  ts/t2/dtd/seg_inter_reg[5]_i_63/CO[1]
                         net (fo=555, routed)         0.781    17.524    ts/t2/display_reg[8]_19[1]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882    18.406 r  ts/t2/seg_inter_reg[5]_i_1410/CO[3]
                         net (fo=1, routed)           0.000    18.406    ts/t2/seg_inter_reg[5]_i_1410_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ts/t2/seg_inter_reg[5]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    18.520    ts/t2/seg_inter_reg[5]_i_1417_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.742 r  ts/t2/seg_inter_reg[5]_i_802/O[0]
                         net (fo=19, routed)          0.908    19.650    ts/t2/dtd/display_reg[8][12]
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.299    19.949 r  ts/t2/dtd/seg_inter[5]_i_2165/O
                         net (fo=12, routed)          1.262    21.211    ts/t2/dtd/seg_inter[5]_i_2165_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.124    21.335 r  ts/t2/dtd/seg_inter[5]_i_2219/O
                         net (fo=1, routed)           0.000    21.335    ts/t2/dtd/seg_inter[5]_i_2219_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.868 r  ts/t2/dtd/seg_inter_reg[5]_i_1407/CO[3]
                         net (fo=1, routed)           0.000    21.868    ts/t2/dtd/seg_inter_reg[5]_i_1407_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.087 r  ts/t2/dtd/seg_inter_reg[5]_i_1404/O[0]
                         net (fo=3, routed)           0.918    23.005    ts/t2/dtd/seg_inter_reg[5]_i_1404_n_7
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.295    23.300 r  ts/t2/dtd/seg_inter[5]_i_748/O
                         net (fo=1, routed)           0.730    24.030    ts/t2/dtd/seg_inter[5]_i_748_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.537 r  ts/t2/dtd/seg_inter_reg[5]_i_389/CO[3]
                         net (fo=1, routed)           0.000    24.537    ts/t2/dtd/seg_inter_reg[5]_i_389_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.871 r  ts/t2/dtd/seg_inter_reg[5]_i_729/O[1]
                         net (fo=3, routed)           0.873    25.744    ts/t2/dtd/seg_inter_reg[5]_i_729_n_6
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.303    26.047 r  ts/t2/dtd/seg_inter[5]_i_369/O
                         net (fo=1, routed)           0.808    26.855    ts/t2/dtd/seg_inter[5]_i_369_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  ts/t2/dtd/seg_inter_reg[5]_i_161/CO[3]
                         net (fo=1, routed)           0.000    27.259    ts/t2/dtd/seg_inter_reg[5]_i_161_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.498 r  ts/t2/dtd/seg_inter_reg[5]_i_1343/O[2]
                         net (fo=9, routed)           0.851    28.349    ts/t2/dtd/seg_inter_reg[5]_i_1343_n_5
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.301    28.650 r  ts/t2/dtd/seg_inter[5]_i_2974/O
                         net (fo=1, routed)           0.000    28.650    ts/t2/dtd/seg_inter[5]_i_2974_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.182 r  ts/t2/dtd/seg_inter_reg[5]_i_2266/CO[3]
                         net (fo=1, routed)           0.000    29.182    ts/t2/dtd/seg_inter_reg[5]_i_2266_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.296 r  ts/t2/dtd/seg_inter_reg[5]_i_1441/CO[3]
                         net (fo=1, routed)           0.000    29.296    ts/t2/dtd/seg_inter_reg[5]_i_1441_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.410 r  ts/t2/dtd/seg_inter_reg[5]_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.410    ts/t2/dtd/seg_inter_reg[5]_i_807_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.524 r  ts/t2/dtd/seg_inter_reg[5]_i_409/CO[3]
                         net (fo=1, routed)           0.000    29.524    ts/t2/dtd/seg_inter_reg[5]_i_409_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.746 r  ts/t2/dtd/seg_inter_reg[5]_i_184/O[0]
                         net (fo=3, routed)           1.036    30.783    ts/t2/dtd/seg_inter_reg[5]_i_184_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I2_O)        0.299    31.082 r  ts/t2/dtd/seg_inter[5]_i_402/O
                         net (fo=1, routed)           0.000    31.082    ts/t2/dtd/seg_inter[5]_i_402_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.632 r  ts/t2/dtd/seg_inter_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    31.632    ts/t2/dtd/seg_inter_reg[5]_i_173_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.860 r  ts/t2/dtd/seg_inter_reg[5]_i_68/CO[2]
                         net (fo=34, routed)          0.938    32.798    ts/t2/dtd/seg_inter_reg[5]_i_68_n_1
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.313    33.111 r  ts/t2/dtd/seg_inter[5]_i_153/O
                         net (fo=2, routed)           0.514    33.625    ts/t2/dtd/seg_inter[5]_i_153_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    34.135 f  ts/t2/dtd/seg_inter_reg[5]_i_163/O[0]
                         net (fo=4, routed)           0.632    34.767    ts/t2/dtd/one12[1]
    SLICE_X51Y4          LUT5 (Prop_lut5_I4_O)        0.295    35.062 r  ts/t2/dtd/seg_inter[5]_i_157/O
                         net (fo=1, routed)           0.000    35.062    ts/t2/dtd/seg_inter[5]_i_157_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    35.609 f  ts/t2/dtd/seg_inter_reg[5]_i_61/O[2]
                         net (fo=4, routed)           0.853    36.462    ts/t2/dtd/one15[3]
    SLICE_X47Y6          LUT4 (Prop_lut4_I0_O)        0.302    36.764 f  ts/t2/dtd/seg_inter[5]_i_21/O
                         net (fo=36, routed)          1.162    37.926    ts/t2/dtd/seg_inter[5]_i_21_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124    38.050 r  ts/t2/dtd/seg_inter[5]_i_853/O
                         net (fo=3, routed)           0.588    38.638    ts/t2/dtd/seg_inter[5]_i_853_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.194 r  ts/t2/dtd/seg_inter_reg[5]_i_2321/O[2]
                         net (fo=3, routed)           1.084    40.279    ts_n_406
    SLICE_X38Y6          LUT3 (Prop_lut3_I1_O)        0.302    40.581 r  seg_inter[5]_i_2307/O
                         net (fo=1, routed)           0.693    41.274    ts/t2/dtd/display_reg[8]_10[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    41.659 r  ts/t2/dtd/seg_inter_reg[5]_i_1468/CO[3]
                         net (fo=1, routed)           0.000    41.659    ts/t2/dtd/seg_inter_reg[5]_i_1468_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.993 r  ts/t2/dtd/seg_inter_reg[5]_i_832/O[1]
                         net (fo=3, routed)           0.732    42.725    ts/t2/dtd/seg_inter_reg[5]_i_832_n_6
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.303    43.028 r  ts/t2/dtd/seg_inter[5]_i_824/O
                         net (fo=1, routed)           0.474    43.502    ts/t2/dtd/seg_inter[5]_i_824_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    43.900 r  ts/t2/dtd/seg_inter_reg[5]_i_416/CO[3]
                         net (fo=1, routed)           0.000    43.900    ts/t2/dtd/seg_inter_reg[5]_i_416_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.014 r  ts/t2/dtd/seg_inter_reg[5]_i_194/CO[3]
                         net (fo=1, routed)           0.000    44.014    ts/t2/dtd/seg_inter_reg[5]_i_194_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.327 r  ts/t2/dtd/seg_inter_reg[5]_i_73/O[3]
                         net (fo=2, routed)           0.999    45.325    ts/t2_n_283
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.306    45.631 r  ts/seg_inter[5]_i_192/O
                         net (fo=1, routed)           0.000    45.631    ts/seg_inter[5]_i_192_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.858 r  ts/seg_inter_reg[5]_i_72/O[1]
                         net (fo=1, routed)           0.585    46.444    ts/t2/dtd/display_reg[8]_115[1]
    SLICE_X49Y11         LUT5 (Prop_lut5_I4_O)        0.303    46.747 r  ts/t2/dtd/seg_inter[5]_i_25/O
                         net (fo=1, routed)           0.000    46.747    ts/t2/dtd/seg_inter[5]_i_25_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    46.995 r  ts/t2/dtd/seg_inter_reg[5]_i_9/O[3]
                         net (fo=12, routed)          1.032    48.027    ts/t2/dtd/seg_inter_reg[2]_1[3]
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.306    48.333 r  ts/t2/dtd/seg_inter[5]_i_2433/O
                         net (fo=1, routed)           0.500    48.833    ts/t2/dtd/seg_inter[5]_i_2433_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    48.957 r  ts/t2/dtd/seg_inter[5]_i_1555/O
                         net (fo=1, routed)           0.000    48.957    ts/t2/dtd/seg_inter[5]_i_1555_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.355 r  ts/t2/dtd/seg_inter_reg[5]_i_893/CO[3]
                         net (fo=1, routed)           0.000    49.355    ts/t2/dtd/seg_inter_reg[5]_i_893_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.594 f  ts/t2/dtd/seg_inter_reg[5]_i_1584/O[2]
                         net (fo=9, routed)           0.494    50.088    t2/dtd/one10[6]
    SLICE_X50Y14         LUT1 (Prop_lut1_I0_O)        0.302    50.389 r  seg_inter[5]_i_2490/O
                         net (fo=1, routed)           0.000    50.389    seg_inter[5]_i_2490_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.923 r  seg_inter_reg[5]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    50.923    seg_inter_reg[5]_i_1585_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.161 f  seg_inter_reg[5]_i_1596/O[2]
                         net (fo=7, routed)           0.613    51.774    ts/t2/dtd/display_reg[8]_1[6]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.301    52.075 f  ts/t2/dtd/seg_inter[5]_i_1599/O
                         net (fo=33, routed)          0.763    52.838    ts/t2/dtd/seg_inter[5]_i_1599_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124    52.962 r  ts/t2/dtd/seg_inter[5]_i_918/O
                         net (fo=2, routed)           1.137    54.099    ts/t2/dtd/seg_inter[5]_i_918_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    54.625 r  ts/t2/dtd/seg_inter_reg[5]_i_2436/CO[3]
                         net (fo=1, routed)           0.000    54.625    ts/t2/dtd/seg_inter_reg[5]_i_2436_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  ts/t2/dtd/seg_inter_reg[5]_i_1602/CO[3]
                         net (fo=1, routed)           0.000    54.739    ts/t2/dtd/seg_inter_reg[5]_i_1602_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  ts/t2/dtd/seg_inter_reg[5]_i_1582/CO[3]
                         net (fo=1, routed)           0.000    54.853    ts/t2/dtd/seg_inter_reg[5]_i_1582_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.187 r  ts/t2/dtd/seg_inter_reg[5]_i_1579/O[1]
                         net (fo=3, routed)           0.853    56.040    ts/t2/dtd/seg_inter_reg[5]_i_1579_n_6
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.303    56.343 r  ts/t2/dtd/seg_inter[5]_i_900/O
                         net (fo=1, routed)           0.733    57.076    ts/t2/dtd/seg_inter[5]_i_900_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    57.474 r  ts/t2/dtd/seg_inter_reg[5]_i_452/CO[3]
                         net (fo=1, routed)           0.000    57.474    ts/t2/dtd/seg_inter_reg[5]_i_452_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.787 r  ts/t2/dtd/seg_inter_reg[5]_i_881/O[3]
                         net (fo=3, routed)           0.840    58.626    ts/t2/dtd/seg_inter_reg[5]_i_881_n_4
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.306    58.932 r  ts/t2/dtd/seg_inter[6]_i_46/O
                         net (fo=1, routed)           0.195    59.127    ts/t2/dtd/seg_inter[6]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.653 r  ts/t2/dtd/seg_inter_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.653    ts/t2/dtd/seg_inter_reg[6]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.966 r  ts/t2/dtd/seg_inter_reg[5]_i_2544/O[3]
                         net (fo=9, routed)           0.769    60.735    ts/t2/dtd/seg_inter_reg[5]_i_2544_n_4
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.306    61.041 r  ts/t2/dtd/seg_inter[5]_i_2646/O
                         net (fo=1, routed)           0.000    61.041    ts/t2/dtd/seg_inter[5]_i_2646_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.591 r  ts/t2/dtd/seg_inter_reg[5]_i_1683/CO[3]
                         net (fo=1, routed)           0.000    61.591    ts/t2/dtd/seg_inter_reg[5]_i_1683_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.705 r  ts/t2/dtd/seg_inter_reg[5]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    61.705    ts/t2/dtd/seg_inter_reg[5]_i_1023_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.039 r  ts/t2/dtd/seg_inter_reg[5]_i_489/O[1]
                         net (fo=3, routed)           0.856    62.895    ts/t2/dtd/seg_inter_reg[5]_i_489_n_6
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.303    63.198 r  ts/t2/dtd/seg_inter[5]_i_1007/O
                         net (fo=1, routed)           0.676    63.874    ts/t2/dtd/seg_inter[5]_i_1007_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.259 r  ts/t2/dtd/seg_inter_reg[5]_i_474/CO[3]
                         net (fo=1, routed)           0.000    64.259    ts/t2/dtd/seg_inter_reg[5]_i_474_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.373 r  ts/t2/dtd/seg_inter_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    64.373    ts/t2/dtd/seg_inter_reg[5]_i_235_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.601 r  ts/t2/dtd/seg_inter_reg[5]_i_83/CO[2]
                         net (fo=27, routed)          0.858    65.459    ts/t2/dtd/seg_inter_reg[5]_i_83_n_1
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.313    65.772 r  ts/t2/dtd/seg_inter[5]_i_434/O
                         net (fo=1, routed)           0.403    66.175    ts/t2/dtd/seg_inter[5]_i_434_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    66.831 r  ts/t2/dtd/seg_inter_reg[5]_i_208/CO[3]
                         net (fo=1, routed)           0.000    66.831    ts/t2/dtd/seg_inter_reg[5]_i_208_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.945 r  ts/t2/dtd/seg_inter_reg[5]_i_2604/CO[3]
                         net (fo=1, routed)           0.000    66.945    ts/t2/dtd/seg_inter_reg[5]_i_2604_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.279 f  ts/t2/dtd/seg_inter_reg[5]_i_1767/O[1]
                         net (fo=4, routed)           0.762    68.040    ts/t2/dtd/one8[10]
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.303    68.343 r  ts/t2/dtd/seg_inter[5]_i_2548/O
                         net (fo=1, routed)           0.000    68.343    ts/t2/dtd/seg_inter[5]_i_2548_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.876 r  ts/t2/dtd/seg_inter_reg[5]_i_1639/CO[3]
                         net (fo=1, routed)           0.000    68.876    ts/t2/dtd/seg_inter_reg[5]_i_1639_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.993 r  ts/t2/dtd/seg_inter_reg[5]_i_1632/CO[3]
                         net (fo=1, routed)           0.000    68.993    ts/t2/dtd/seg_inter_reg[5]_i_1632_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.212 f  ts/t2/dtd/seg_inter_reg[5]_i_3166/O[0]
                         net (fo=3, routed)           0.487    69.699    ts/t2/dtd/seg_inter_reg[5]_i_3166_n_7
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.295    69.994 f  ts/t2/dtd/seg_inter[5]_i_3168/O
                         net (fo=22, routed)          1.261    71.255    ts/t2/dtd/seg_inter[5]_i_3168_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.124    71.379 r  ts/t2/dtd/seg_inter[5]_i_2561/O
                         net (fo=2, routed)           0.486    71.865    ts/t2/dtd/seg_inter[5]_i_2561_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    72.263 r  ts/t2/dtd/seg_inter_reg[5]_i_2537/CO[3]
                         net (fo=1, routed)           0.000    72.263    ts/t2/dtd/seg_inter_reg[5]_i_2537_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.597 r  ts/t2/dtd/seg_inter_reg[5]_i_1662/O[1]
                         net (fo=3, routed)           0.896    73.492    ts_n_471
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.303    73.795 r  seg_inter[5]_i_1625/O
                         net (fo=1, routed)           0.324    74.119    ts/t2/dtd/display_reg[8]_37[2]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    74.517 r  ts/t2/dtd/seg_inter_reg[5]_i_957/CO[3]
                         net (fo=1, routed)           0.000    74.517    ts/t2/dtd/seg_inter_reg[5]_i_957_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    74.830 r  ts/t2/dtd/seg_inter_reg[5]_i_472/O[3]
                         net (fo=3, routed)           0.642    75.472    ts_n_552
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.306    75.778 r  seg_inter[5]_i_230/O
                         net (fo=1, routed)           0.689    76.467    ts/t2/dtd/display_reg[8]_50[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    77.023 r  ts/t2/dtd/seg_inter_reg[5]_i_82/O[2]
                         net (fo=2, routed)           0.864    77.887    ts/t2_n_394
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    78.613 r  ts/seg_inter_reg[5]_i_81/O[1]
                         net (fo=1, routed)           0.431    79.044    ts/t2/dtd/display_reg[8]_116[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.303    79.347 r  ts/t2/dtd/seg_inter[5]_i_33/O
                         net (fo=1, routed)           0.000    79.347    ts/t2/dtd/seg_inter[5]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    79.723 r  ts/t2/dtd/seg_inter_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.723    ts/t2/dtd/seg_inter_reg[5]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    79.942 r  ts/t2/dtd/seg_inter_reg[6]_i_22/O[0]
                         net (fo=14, routed)          0.665    80.607    ts/t2/dtd/seg_inter_reg[6][0]
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.295    80.902 r  ts/t2/dtd/seg_inter[6]_i_10/O
                         net (fo=2, routed)           0.426    81.328    ts/t2/dtd/seg_inter_reg[6]_1
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    81.452 r  ts/t2/dtd/seg_inter[5]_i_1172/O
                         net (fo=1, routed)           0.000    81.452    ts/t2/dtd/seg_inter[5]_i_1172_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.853 r  ts/t2/dtd/seg_inter_reg[5]_i_556/CO[3]
                         net (fo=1, routed)           0.000    81.853    ts/t2/dtd/seg_inter_reg[5]_i_556_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.187 f  ts/t2/dtd/seg_inter_reg[5]_i_1202/O[1]
                         net (fo=11, routed)          0.883    83.071    t2/dtd/one6[5]
    SLICE_X52Y23         LUT1 (Prop_lut1_I0_O)        0.303    83.374 r  seg_inter[5]_i_1893/O
                         net (fo=1, routed)           0.000    83.374    seg_inter[5]_i_1893_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.887 r  seg_inter_reg[5]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    83.887    seg_inter_reg[5]_i_1203_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.202 f  seg_inter_reg[5]_i_1214/O[3]
                         net (fo=7, routed)           0.619    84.821    ts/t2/dtd/display_reg[8]_2[7]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.307    85.128 f  ts/t2/dtd/seg_inter[5]_i_1216/O
                         net (fo=33, routed)          0.948    86.076    ts/t2/dtd/seg_inter[5]_i_1216_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    86.200 r  ts/t2/dtd/seg_inter[5]_i_580/O
                         net (fo=2, routed)           0.794    86.994    ts/t2/dtd/seg_inter[5]_i_580_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    87.501 r  ts/t2/dtd/seg_inter_reg[5]_i_1833/CO[3]
                         net (fo=1, routed)           0.009    87.510    ts/t2/dtd/seg_inter_reg[5]_i_1833_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.624 r  ts/t2/dtd/seg_inter_reg[5]_i_1220/CO[3]
                         net (fo=1, routed)           0.000    87.624    ts/t2/dtd/seg_inter_reg[5]_i_1220_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.958 r  ts/t2/dtd/seg_inter_reg[5]_i_1200/O[1]
                         net (fo=3, routed)           0.832    88.790    ts/t2/dtd/seg_inter_reg[5]_i_1200_n_6
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.303    89.093 r  ts/t2/dtd/seg_inter[5]_i_587/O
                         net (fo=1, routed)           0.774    89.867    ts/t2/dtd/seg_inter[5]_i_587_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    90.265 r  ts/t2/dtd/seg_inter_reg[5]_i_310/CO[3]
                         net (fo=1, routed)           0.000    90.265    ts/t2/dtd/seg_inter_reg[5]_i_310_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.379 r  ts/t2/dtd/seg_inter_reg[5]_i_307/CO[3]
                         net (fo=1, routed)           0.000    90.379    ts/t2/dtd/seg_inter_reg[5]_i_307_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.493 r  ts/t2/dtd/seg_inter_reg[5]_i_531/CO[3]
                         net (fo=1, routed)           0.000    90.493    ts/t2/dtd/seg_inter_reg[5]_i_531_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.827 r  ts/t2/dtd/seg_inter_reg[5]_i_2772/O[1]
                         net (fo=3, routed)           0.849    91.675    ts/t2/dtd/seg_inter_reg[5]_i_2772_n_6
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.303    91.978 r  ts/t2/dtd/seg_inter[5]_i_1926/O
                         net (fo=1, routed)           0.579    92.557    ts/t2/dtd/seg_inter[5]_i_1926_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    92.955 r  ts/t2/dtd/seg_inter_reg[5]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    92.955    ts/t2/dtd/seg_inter_reg[5]_i_1225_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  ts/t2/dtd/seg_inter_reg[5]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    93.069    ts/t2/dtd/seg_inter_reg[5]_i_1964_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  ts/t2/dtd/seg_inter_reg[5]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    93.183    ts/t2/dtd/seg_inter_reg[5]_i_1322_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    93.496 r  ts/t2/dtd/seg_inter_reg[5]_i_700/O[3]
                         net (fo=9, routed)           0.892    94.388    ts/t2/dtd/seg_inter_reg[5]_i_700_n_4
    SLICE_X55Y30         LUT2 (Prop_lut2_I0_O)        0.306    94.694 r  ts/t2/dtd/seg_inter[5]_i_703/O
                         net (fo=1, routed)           0.000    94.694    ts/t2/dtd/seg_inter[5]_i_703_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.244 r  ts/t2/dtd/seg_inter_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    95.244    ts/t2/dtd/seg_inter_reg[5]_i_350_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    95.557 r  ts/t2/dtd/seg_inter_reg[5]_i_150/O[3]
                         net (fo=3, routed)           0.632    96.189    ts/t2/dtd/seg_inter_reg[5]_i_150_n_4
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.306    96.495 r  ts/t2/dtd/seg_inter[5]_i_141/O
                         net (fo=1, routed)           0.633    97.128    ts/t2/dtd/seg_inter[5]_i_141_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    97.648 r  ts/t2/dtd/seg_inter_reg[5]_i_58/CO[2]
                         net (fo=23, routed)          0.801    98.450    ts/t2/dtd/seg_inter_reg[5]_i_58_n_1
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.313    98.763 r  ts/t2/dtd/seg_inter[5]_i_120/O
                         net (fo=2, routed)           0.595    99.358    ts/t2/dtd/seg_inter[5]_i_120_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    99.988 f  ts/t2/dtd/seg_inter_reg[5]_i_55/O[1]
                         net (fo=4, routed)           0.831   100.819    ts/t2/dtd/one4[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306   101.125 r  ts/t2/dtd/seg_inter[5]_i_123/O
                         net (fo=1, routed)           0.000   101.125    ts/t2/dtd/seg_inter[5]_i_123_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   101.705 r  ts/t2/dtd/seg_inter_reg[5]_i_53/O[2]
                         net (fo=1, routed)           0.632   102.337    ts/t2_n_22
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.302   102.639 f  ts/seg_inter[5]_i_95/O
                         net (fo=1, routed)           0.660   103.299    ts/t2/dtd/display_reg[8]_84
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.423 r  ts/t2/dtd/seg_inter[5]_i_44/O
                         net (fo=33, routed)          0.368   103.791    ts/t2/dtd/one3[3]
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.124   103.915 r  ts/t2/dtd/seg_inter[5]_i_1292/O
                         net (fo=8, routed)           0.509   104.424    ts/t2/dtd/seg_inter[5]_i_1292_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   104.548 r  ts/t2/dtd/seg_inter[5]_i_1258/O
                         net (fo=2, routed)           0.721   105.268    ts/t2/dtd/seg_inter[5]_i_1258_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   105.775 r  ts/t2/dtd/seg_inter_reg[5]_i_3328/CO[3]
                         net (fo=1, routed)           0.000   105.775    ts/t2/dtd/seg_inter_reg[5]_i_3328_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.889 r  ts/t2/dtd/seg_inter_reg[5]_i_2800/CO[3]
                         net (fo=1, routed)           0.000   105.889    ts/t2/dtd/seg_inter_reg[5]_i_2800_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.202 r  ts/t2/dtd/seg_inter_reg[5]_i_1961/O[3]
                         net (fo=3, routed)           0.887   107.089    ts_n_596
    SLICE_X45Y29         LUT3 (Prop_lut3_I2_O)        0.306   107.395 r  seg_inter[5]_i_1250/O
                         net (fo=1, routed)           0.574   107.969    ts/t2/dtd/display_reg[8]_63[0]
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   108.495 r  ts/t2/dtd/seg_inter_reg[5]_i_630/CO[3]
                         net (fo=1, routed)           0.000   108.495    ts/t2/dtd/seg_inter_reg[5]_i_630_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   108.717 r  ts/t2/dtd/seg_inter_reg[5]_i_333/O[0]
                         net (fo=3, routed)           0.315   109.032    ts/t2/dtd/seg_inter_reg[5]_i_333_n_7
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.299   109.331 r  ts/t2/dtd/seg_inter[5]_i_634/O
                         net (fo=1, routed)           0.581   109.912    ts/t2/dtd/seg_inter[5]_i_634_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.124   110.036 r  ts/t2/dtd/seg_inter[5]_i_328/O
                         net (fo=1, routed)           0.000   110.036    ts/t2/dtd/seg_inter[5]_i_328_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.568 r  ts/t2/dtd/seg_inter_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000   110.568    ts/t2/dtd/seg_inter_reg[5]_i_130_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.807 r  ts/t2/dtd/seg_inter_reg[5]_i_57/O[2]
                         net (fo=2, routed)           0.448   111.255    ts/t2_n_504
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726   111.981 r  ts/seg_inter_reg[5]_i_52/O[1]
                         net (fo=1, routed)           0.407   112.388    ts/t2/dtd/display_reg[8]_3[1]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.303   112.691 r  ts/t2/dtd/seg_inter[5]_i_17/O
                         net (fo=1, routed)           0.000   112.691    ts/t2/dtd/seg_inter[5]_i_17_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.092 r  ts/t2/dtd/seg_inter_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.092    ts/t2/dtd/seg_inter_reg[5]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.314 r  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           0.466   113.780    ts/t2_n_511
    SLICE_X41Y31         LUT6 (Prop_lut6_I3_O)        0.299   114.079 r  ts/seg_inter[6]_i_21/O
                         net (fo=1, routed)           0.000   114.079    ts/t2/ss/first[0]
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   114.296 r  ts/t2/ss/seg_inter_reg[6]_i_8/O
                         net (fo=10, routed)          0.833   115.129    ts/t2/ss/seg_inter_reg[6]_i_8_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I2_O)        0.299   115.428 r  ts/t2/ss/seg_inter[1]_i_2/O
                         net (fo=1, routed)           0.264   115.692    ts/t2/ss/seg_inter[1]_i_2_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I2_O)        0.124   115.816 r  ts/t2/ss/seg_inter[1]_i_1/O
                         net (fo=1, routed)           0.000   115.816    ts/t2_n_513
    SLICE_X37Y30         FDSE                                         r  ts/seg_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.434    14.775    ts/CLK_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  ts/seg_inter_reg[1]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X37Y30         FDSE (Setup_fdse_C_D)        0.031    15.031    ts/seg_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                        -115.816    
  -------------------------------------------------------------------
                         slack                               -100.785    

Slack (VIOLATED) :        -7.923ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.793ns  (logic 2.244ns (12.612%)  route 15.549ns (87.388%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.631     5.152    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)       13.093    18.763    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    18.887 r  ts/taskthreeb/dmg/U0/g75_b3/O
                         net (fo=1, routed)           0.000    18.887    ts/taskthreeb/dmg/U0/g75_b3_n_0
    SLICE_X7Y34          MUXF7 (Prop_muxf7_I1_O)      0.217    19.104 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_76/O
                         net (fo=1, routed)           0.400    19.504    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_76_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.299    19.803 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    19.803    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_24_n_0
    SLICE_X5Y34          MUXF7 (Prop_muxf7_I1_O)      0.245    20.048 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.802    20.849    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.298    21.147 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.147    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.245    21.392 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           1.255    22.648    ts/taskthreeb/mpthreeOut[3]
    SLICE_X31Y24         LUT5 (Prop_lut5_I0_O)        0.298    22.946 r  ts/taskthreeb/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    22.946    ts/taskthreeb_n_3
    SLICE_X31Y24         FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.428    14.769    ts/CLK_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.029    15.023    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -22.946    
  -------------------------------------------------------------------
                         slack                                 -7.923    

Slack (VIOLATED) :        -7.876ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 2.230ns (12.561%)  route 15.523ns (87.439%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.631     5.152    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)       13.248    18.918    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.124    19.042 r  ts/taskthreeb/dmg/U0/g66_b2/O
                         net (fo=1, routed)           0.000    19.042    ts/taskthreeb/dmg/U0/g66_b2_n_0
    SLICE_X6Y24          MUXF7 (Prop_muxf7_I0_O)      0.209    19.251 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_79/O
                         net (fo=1, routed)           0.886    20.138    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_79_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.297    20.435 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    20.435    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_25_n_0
    SLICE_X6Y25          MUXF7 (Prop_muxf7_I0_O)      0.241    20.676 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.533    21.208    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_10_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298    21.506 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.506    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_2_n_0
    SLICE_X4Y21          MUXF7 (Prop_muxf7_I1_O)      0.245    21.751 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0/O
                         net (fo=1, routed)           0.856    22.607    ts/taskthreeb/mpthreeOut[2]
    SLICE_X28Y21         LUT5 (Prop_lut5_I0_O)        0.298    22.905 r  ts/taskthreeb/speaker_inter[2]_i_1/O
                         net (fo=1, routed)           0.000    22.905    ts/taskthreeb_n_2
    SLICE_X28Y21         FDRE                                         r  ts/speaker_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  ts/speaker_inter_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.029    15.030    ts/speaker_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -22.905    
  -------------------------------------------------------------------
                         slack                                 -7.876    

Slack (VIOLATED) :        -7.715ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.587ns  (logic 1.930ns (10.974%)  route 15.657ns (89.026%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.631     5.152    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)       12.956    18.626    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.750 r  ts/taskthreeb/dmg/U0/g95_b1/O
                         net (fo=1, routed)           0.000    18.750    ts/taskthreeb/dmg/U0/g95_b1_n_0
    SLICE_X1Y29          MUXF7 (Prop_muxf7_I1_O)      0.245    18.995 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_53/O
                         net (fo=1, routed)           0.817    19.812    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_53_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.298    20.110 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    20.110    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_32_n_0
    SLICE_X2Y28          MUXF7 (Prop_muxf7_I1_O)      0.214    20.324 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    20.324    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_10_n_0
    SLICE_X2Y28          MUXF8 (Prop_muxf8_I1_O)      0.088    20.412 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    21.217    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.319    21.536 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           1.080    22.616    ts/taskthreeb/mpthreeOut[1]
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.124    22.740 r  ts/taskthreeb/speaker_inter[1]_i_1/O
                         net (fo=1, routed)           0.000    22.740    ts/taskthreeb_n_1
    SLICE_X31Y23         FDRE                                         r  ts/speaker_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  ts/speaker_inter_reg[1]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.029    15.025    ts/speaker_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -22.740    
  -------------------------------------------------------------------
                         slack                                 -7.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ts/mpt/led_display_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/led_inter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.734%)  route 0.196ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.561     1.444    ts/mpt/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  ts/mpt/led_display_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ts/mpt/led_display_reg[14]/Q
                         net (fo=1, routed)           0.196     1.781    ts/mpt/led_twobout[14]
    SLICE_X36Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  ts/mpt/led_inter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.826    ts/mpt_n_47
    SLICE_X36Y41         FDRE                                         r  ts/led_inter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.831     1.958    ts/CLK_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  ts/led_inter_reg[14]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.092     1.801    ts/led_inter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ts/mpt/antwobout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/an_inter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.636%)  route 0.250ns (57.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.556     1.439    ts/mpt/CLK_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  ts/mpt/antwobout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ts/mpt/antwobout_reg[2]/Q
                         net (fo=1, routed)           0.250     1.830    ts/t2/ss/antwobout_reg[3][2]
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  ts/t2/ss/an_inter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    ts/t2_n_530
    SLICE_X37Y30         FDSE                                         r  ts/an_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.822     1.949    ts/CLK_IBUF_BUFG
    SLICE_X37Y30         FDSE                                         r  ts/an_inter_reg[2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y30         FDSE (Hold_fdse_C_D)         0.092     1.792    ts/an_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ts/mpt/led_display_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/led_inter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.185ns (39.664%)  route 0.281ns (60.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.561     1.444    ts/mpt/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  ts/mpt/led_display_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ts/mpt/led_display_reg[13]/Q
                         net (fo=1, routed)           0.281     1.867    ts/mpt/led_twobout[13]
    SLICE_X36Y41         LUT4 (Prop_lut4_I3_O)        0.044     1.911 r  ts/mpt/led_inter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.911    ts/mpt_n_46
    SLICE_X36Y41         FDRE                                         r  ts/led_inter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.831     1.958    ts/CLK_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  ts/led_inter_reg[13]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.107     1.816    ts/led_inter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cc2/mtc/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cc2/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.950%)  route 0.138ns (27.050%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.567     1.450    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  cc2/mtc/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  cc2/mtc/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.138     1.752    cc2/mtc/COUNT_reg[10]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  cc2/mtc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    cc2/mtc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.961 r  cc2/mtc/COUNT_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.961    cc2/mtc/COUNT_reg[12]_i_1__0_n_7
    SLICE_X10Y50         FDRE                                         r  cc2/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.834     1.962    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  cc2/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    cc2/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ts/ex/cc1rr/mtc/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/ex/cc1rr/mtc/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.794%)  route 0.139ns (27.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.567     1.450    ts/ex/cc1rr/mtc/CLK_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  ts/ex/cc1rr/mtc/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ts/ex/cc1rr/mtc/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.139     1.753    ts/ex/cc1rr/mtc/COUNT_reg[31]_0[11]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.909 r  ts/ex/cc1rr/mtc/COUNT_reg[24]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     1.910    ts/ex/cc1rr/mtc/COUNT_reg[24]_i_1__16_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.963 r  ts/ex/cc1rr/mtc/COUNT_reg[28]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     1.963    ts/ex/cc1rr/mtc/COUNT_reg[28]_i_1__16_n_7
    SLICE_X14Y50         FDRE                                         r  ts/ex/cc1rr/mtc/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.834     1.962    ts/ex/cc1rr/mtc/CLK_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  ts/ex/cc1rr/mtc/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    ts/ex/cc1rr/mtc/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cc2/mtc/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cc2/mtc/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.620%)  route 0.138ns (26.380%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.567     1.450    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  cc2/mtc/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  cc2/mtc/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.138     1.752    cc2/mtc/COUNT_reg[10]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  cc2/mtc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    cc2/mtc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.974 r  cc2/mtc/COUNT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.974    cc2/mtc/COUNT_reg[12]_i_1__0_n_5
    SLICE_X10Y50         FDRE                                         r  cc2/mtc/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.834     1.962    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  cc2/mtc/COUNT_reg[14]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    cc2/mtc/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ts/ex/cc1rr/mtc/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/ex/cc1rr/mtc/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.467%)  route 0.139ns (26.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.567     1.450    ts/ex/cc1rr/mtc/CLK_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  ts/ex/cc1rr/mtc/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ts/ex/cc1rr/mtc/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.139     1.753    ts/ex/cc1rr/mtc/COUNT_reg[31]_0[11]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.909 r  ts/ex/cc1rr/mtc/COUNT_reg[24]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     1.910    ts/ex/cc1rr/mtc/COUNT_reg[24]_i_1__16_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.976 r  ts/ex/cc1rr/mtc/COUNT_reg[28]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     1.976    ts/ex/cc1rr/mtc/COUNT_reg[28]_i_1__16_n_5
    SLICE_X14Y50         FDRE                                         r  ts/ex/cc1rr/mtc/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.834     1.962    ts/ex/cc1rr/mtc/CLK_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  ts/ex/cc1rr/mtc/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    ts/ex/cc1rr/mtc/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ts/mpt/led_display_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/led_inter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.090%)  route 0.302ns (61.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.561     1.444    ts/mpt/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  ts/mpt/led_display_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ts/mpt/led_display_reg[12]/Q
                         net (fo=1, routed)           0.302     1.887    ts/mpt/led_twobout[12]
    SLICE_X36Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.932 r  ts/mpt/led_inter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.932    ts/mpt_n_33
    SLICE_X36Y41         FDRE                                         r  ts/led_inter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.831     1.958    ts/CLK_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  ts/led_inter_reg[12]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.091     1.800    ts/led_inter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cc2/mtc/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cc2/mtc/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.409ns (74.729%)  route 0.138ns (25.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.567     1.450    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  cc2/mtc/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  cc2/mtc/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.138     1.752    cc2/mtc/COUNT_reg[10]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  cc2/mtc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    cc2/mtc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.997 r  cc2/mtc/COUNT_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.997    cc2/mtc/COUNT_reg[12]_i_1__0_n_6
    SLICE_X10Y50         FDRE                                         r  cc2/mtc/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.834     1.962    cc2/mtc/CLK_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  cc2/mtc/COUNT_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    cc2/mtc/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ts/ex/cc1rr/mtc/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/ex/cc1rr/mtc/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.580%)  route 0.139ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.567     1.450    ts/ex/cc1rr/mtc/CLK_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  ts/ex/cc1rr/mtc/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ts/ex/cc1rr/mtc/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.139     1.753    ts/ex/cc1rr/mtc/COUNT_reg[31]_0[11]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.909 r  ts/ex/cc1rr/mtc/COUNT_reg[24]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     1.910    ts/ex/cc1rr/mtc/COUNT_reg[24]_i_1__16_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.999 r  ts/ex/cc1rr/mtc/COUNT_reg[28]_i_1__16/O[1]
                         net (fo=1, routed)           0.000     1.999    ts/ex/cc1rr/mtc/COUNT_reg[28]_i_1__16_n_6
    SLICE_X14Y50         FDRE                                         r  ts/ex/cc1rr/mtc/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=756, routed)         0.834     1.962    ts/ex/cc1rr/mtc/CLK_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  ts/ex/cc1rr/mtc/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    ts/ex/cc1rr/mtc/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     ts/cc3b50k/mtc/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     ts/cc3b50k/mtc/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     ts/cc3b50k/mtc/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     ts/cc3b50k/mtc/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     ts/cc3b50k/mtc/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     ts/cc3b50k/mtc/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y29   ts/mpt/al2/cc2b100l/mtc/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y29   ts/mpt/al2/cc2b100l/mtc/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y29   ts/mpt/al2/cc2b100l/mtc/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   ts/mpt/al2/cc2b20kl/mtc/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   ts/mpt/al2/cc2b20kl/mtc/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   ts/mpt/al2/cc2b20kl/mtc/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   ts/mpt/al2/cc2b20kl/mtc/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61   cc20k/mtc/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61   cc20k/mtc/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    ts/t2/gs38/fc/mtc/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    ts/t2/gs38/fc/mtc/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    ts/t2/gs38/fc/mtc/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    ts/t2/gs38/fc/mtc/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     ts/cc3b50k/mtc/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     ts/cc3b50k/mtc/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     ts/cc3b50k/mtc/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     ts/cc3b50k/mtc/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     ts/cc3b50k/mtc/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     ts/cc3b50k/mtc/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     ts/cc3b50k/mtc/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     ts/cc3b50k/mtc/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     ts/cc3b50k/mtc/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   ts/mpt/al2/cc2b20kl/mtc/COUNT_reg[0]/C



