// ----------------------------------------------------------------------------
// LegUp High-Level Synthesis Tool Version 7.5 (http://legupcomputing.com)
// Copyright (c) 2015-2019 LegUp Computing Inc. All Rights Reserved.
// For technical issues, please contact: support@legupcomputing.com
// For general inquiries, please contact: info@legupcomputing.com
// Date: Mon Jun  8 22:13:09 2020
// ----------------------------------------------------------------------------
Target FPGA: INTEL Arria10
Clock period constraint: 5.000000e+00ns
Start Function: main
state: LEGUP_0, basic block: LEGUP_0
   Transition: if (start): LEGUP_F_main_BB_entry_1 default: LEGUP_0
state: LEGUP_F_main_BB_entry_1, basic block: BB_entry
   ret i32 1, !dbg !50, !MSB !51, !LSB !52, !extendFrom !51
   Transition: default: LEGUP_0

Basic Block: %entry Num States: 1
End Function: main
--------------------------------------------------------------------------------

