
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.64
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 00:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv usbdev_reg_pkg.sv usbuart_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_subst_perm.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_sync_reqack.sv rising_edge_detector.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv usb_consts_pkg.sv usb_fs_nb_in_pe.sv usb_fs_nb_out_pe.sv usb_fs_nb_pe.sv usb_fs_rx.sv usb_fs_tx.sv usb_fs_tx_mux.sv usb_serial_ctrl_ep.sv usb_serial_fifo_ep.sv usbdev_iomux.sv usbuart.sv usbuart_core.sv usbuart_reg_top.sv usbuart_usbif.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv usbdev_reg_pkg.sv usbuart_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_subst_perm.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_sync_reqack.sv rising_edge_detector.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv usb_consts_pkg.sv usb_fs_nb_in_pe.sv usb_fs_nb_out_pe.sv usb_fs_nb_pe.sv usb_fs_rx.sv usb_fs_tx.sv usb_fs_tx_mux.sv usb_serial_ctrl_ep.sv usb_serial_fifo_ep.sv usbdev_iomux.sv usbuart.sv usbuart_core.sv usbuart_reg_top.sv usbuart_usbif.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 00:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbdev_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:10: parameter 'NEndpoints' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:534: parameter 'USBDEV_INTR_STATE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:535: parameter 'USBDEV_INTR_ENABLE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:536: parameter 'USBDEV_INTR_TEST_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:537: parameter 'USBDEV_USBCTRL_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:538: parameter 'USBDEV_USBSTAT_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:539: parameter 'USBDEV_AVBUFFER_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:540: parameter 'USBDEV_RXFIFO_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:541: parameter 'USBDEV_RXENABLE_SETUP_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:542: parameter 'USBDEV_RXENABLE_OUT_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:543: parameter 'USBDEV_IN_SENT_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:544: parameter 'USBDEV_STALL_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:545: parameter 'USBDEV_CONFIGIN_0_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:546: parameter 'USBDEV_CONFIGIN_1_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:547: parameter 'USBDEV_CONFIGIN_2_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:548: parameter 'USBDEV_CONFIGIN_3_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:549: parameter 'USBDEV_CONFIGIN_4_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:550: parameter 'USBDEV_CONFIGIN_5_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:551: parameter 'USBDEV_CONFIGIN_6_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:552: parameter 'USBDEV_CONFIGIN_7_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:553: parameter 'USBDEV_CONFIGIN_8_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:554: parameter 'USBDEV_CONFIGIN_9_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:555: parameter 'USBDEV_CONFIGIN_10_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:556: parameter 'USBDEV_CONFIGIN_11_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:557: parameter 'USBDEV_ISO_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:558: parameter 'USBDEV_DATA_TOGGLE_CLEAR_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:559: parameter 'USBDEV_PHY_PINS_SENSE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:560: parameter 'USBDEV_PHY_PINS_DRIVE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:561: parameter 'USBDEV_PHY_CONFIG_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:564: parameter 'USBDEV_BUFFER_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:565: parameter 'USBDEV_BUFFER_SIZE' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:600: parameter 'USBDEV_PERMIT' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:333: parameter 'USBUART_INTR_STATE_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:334: parameter 'USBUART_INTR_ENABLE_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:335: parameter 'USBUART_INTR_TEST_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:336: parameter 'USBUART_ALERT_TEST_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:337: parameter 'USBUART_CTRL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:338: parameter 'USBUART_STATUS_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:339: parameter 'USBUART_RDATA_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:340: parameter 'USBUART_WDATA_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:341: parameter 'USBUART_FIFO_CTRL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:342: parameter 'USBUART_FIFO_STATUS_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:343: parameter 'USBUART_OVRD_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:344: parameter 'USBUART_VAL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:345: parameter 'USBUART_TIMEOUT_CTRL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:346: parameter 'USBUART_USBSTAT_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:347: parameter 'USBUART_USBPARAM_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:350: parameter 'USBUART_INTR_TEST_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:351: parameter 'USBUART_INTR_TEST_TX_WATERMARK_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:352: parameter 'USBUART_INTR_TEST_RX_WATERMARK_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:353: parameter 'USBUART_INTR_TEST_TX_OVERFLOW_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:354: parameter 'USBUART_INTR_TEST_RX_OVERFLOW_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:355: parameter 'USBUART_INTR_TEST_RX_FRAME_ERR_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:356: parameter 'USBUART_INTR_TEST_RX_BREAK_ERR_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:357: parameter 'USBUART_INTR_TEST_RX_TIMEOUT_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:358: parameter 'USBUART_INTR_TEST_RX_PARITY_ERR_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:359: parameter 'USBUART_ALERT_TEST_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:360: parameter 'USBUART_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:361: parameter 'USBUART_STATUS_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:362: parameter 'USBUART_RDATA_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:363: parameter 'USBUART_FIFO_STATUS_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:364: parameter 'USBUART_VAL_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:365: parameter 'USBUART_USBSTAT_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:366: parameter 'USBUART_USBPARAM_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:388: parameter 'USBUART_PERMIT' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subst_perm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_scr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rising_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert_multiple.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_m1.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_consts_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_in_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_out_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_rx.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_tx.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_tx_mux.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_serial_ctrl_ep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_serial_fifo_ep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbdev_iomux.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_usbif.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top usbuart -tech genesis -goal area -de -verilog synthesized.v

3. Executing synth_rs pass: v0.4.65

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top usbuart

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] usbuart_core.sv:485: port 'sys_hw2reg_sense_o' remains unconnected for this instance
VERIFIC-WARNING [VERI-2435] usbuart_core.sv:485: port 'sys_reg2hw_drive_i' is not connected on this instance
VERIFIC-WARNING [VERI-1927] usbuart_usbif.sv:241: port 'in_ep_xfr_end_o' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] usb_fs_nb_pe.sv:168: port 'in_ep_xact_end_o' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] usbuart.sv:8: compiling module 'usbuart'
VERIFIC-INFO [VERI-1018] usbuart_reg_top.sv:8: compiling module 'usbuart_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:10: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:10: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:49: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0110)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01011)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] usbuart_core.sv:8: compiling module 'usbuart_core'
VERIFIC-WARNING [VERI-1209] usbuart_core.sv:96: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] usbuart_core.sv:101: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] prim_fifo_async.sv:8: compiling module 'prim_fifo_async(Width=32'b01000,Depth=32'b0100000)'
VERIFIC-INFO [VERI-2571] prim_fifo_async.sv:164: extracting RAM for identifier 'storage'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 7 truncated to fit in target size 6
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=6)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=6,ResetValue=6'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b0)'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 7 truncated to fit in target size 6
VERIFIC-INFO [VERI-1018] usbuart_usbif.sv:7: compiling module 'usbuart_usbif'
VERIFIC-INFO [VERI-1018] usb_serial_ctrl_ep.sv:10: compiling module 'usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] rising_edge_detector.sv:5: compiling module 'rising_edge_detector'
VERIFIC-INFO [VERI-1018] usb_serial_fifo_ep.sv:6: compiling module 'usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-2571] usb_serial_fifo_ep.sv:66: extracting RAM for identifier 'out_pkt_buffer'
VERIFIC-INFO [VERI-2571] usb_serial_fifo_ep.sv:129: extracting RAM for identifier 'in_pkt_buffer'
VERIFIC-INFO [VERI-1018] usb_fs_nb_pe.sv:17: compiling module 'usb_fs_nb_pe(MaxPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] usb_fs_nb_in_pe.sv:14: compiling module 'usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] usb_fs_nb_out_pe.sv:15: compiling module 'usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)'
VERIFIC-WARNING [VERI-1209] usb_fs_nb_out_pe.sv:410: expression size 6 truncated to fit in target size 5
VERIFIC-INFO [VERI-1018] usb_fs_rx.sv:7: compiling module 'usb_fs_rx'
VERIFIC-WARNING [VERI-1209] usb_fs_rx.sv:228: expression size 3 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] usb_fs_tx_mux.sv:7: compiling module 'usb_fs_tx_mux'
VERIFIC-INFO [VERI-1018] usb_fs_tx.sv:7: compiling module 'usb_fs_tx'
VERIFIC-WARNING [VERI-1209] usb_fs_tx.sv:254: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] usbuart_usbif.sv:260: expression size 21 truncated to fit in target size 20
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] usbdev_iomux.sv:12: compiling module 'usbdev_iomux'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=10)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=10,ResetValue=10'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=4)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=4,ResetValue=4'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=4,ResetValue=4'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_clock_mux2.sv:6: compiling module 'prim_generic_clock_mux2(NoFpgaBufG=1'b1)'
VERIFIC-WARNING [VDB-1013] usbuart_core.sv:485: input port 'sys_reg2hw_drive_i[dp_o][q]' is not connected on this instance
VERIFIC-WARNING [VDB-1053] usbuart_core.sv:485: input port 'sys_reg2hw_drive_i[d_o][q]' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
Importing module usbuart.
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module usbuart_core.
Importing module prim_fifo_async(Width=32'b01000,Depth=32'b0100000).
Importing module prim_flop_2sync(Width=6).
Importing module prim_generic_flop_2sync(Width=6,ResetValue=6'b0).
Importing module prim_generic_flop(Width=6,ResetValue=6'b0).
Importing module prim_intr_hw.
Importing module usbdev_iomux.
Importing module prim_flop_2sync(Width=10).
Importing module prim_flop_2sync(Width=4).
Importing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Importing module prim_generic_flop_2sync(Width=10,ResetValue=10'b0).
Importing module prim_generic_flop(Width=10,ResetValue=10'b0).
Importing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0).
Importing module prim_generic_flop(Width=4,ResetValue=4'b0).
Importing module usbuart_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01000).
Importing module prim_subreg_ext(DW=32'b010000).
Importing module prim_subreg_ext(DW=32'b01011).
Importing module prim_subreg_ext(DW=32'b0110).
Importing module prim_subreg_ext(DW=32'b0111).
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module usbuart_usbif.
Importing module usb_fs_nb_pe(MaxPktSizeByte=32'b0100000).
Importing module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
Importing module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
Importing module usb_fs_rx.
Importing module usb_fs_tx.
Importing module usb_fs_tx_mux.
Importing module usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000).
Importing module rising_edge_detector.
Importing module usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000).

3.4.1. Analyzing design hierarchy..
Top module:  \usbuart
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \usbuart_core
Used module:         \usbdev_iomux
Used module:             \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:             \prim_flop_2sync(Width=4)
Used module:                 \prim_generic_flop_2sync(Width=4,ResetValue=4'b0)
Used module:                     \prim_generic_flop(Width=4,ResetValue=4'b0)
Used module:             \prim_flop_2sync(Width=10)
Used module:                 \prim_generic_flop_2sync(Width=10,ResetValue=10'b0)
Used module:                     \prim_generic_flop(Width=10,ResetValue=10'b0)
Used module:         \prim_intr_hw
Used module:         \usbuart_usbif
Used module:             \usb_fs_nb_pe(MaxPktSizeByte=32'b0100000)
Used module:                 \usb_fs_tx
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                 \usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)
Used module:                 \usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)
Used module:             \usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000)
Used module:                 \rising_edge_detector
Used module:             \usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000)
Used module:         \prim_fifo_async(Width=32'b01000,Depth=32'b0100000)
Used module:             \prim_flop_2sync(Width=6)
Used module:                 \prim_generic_flop_2sync(Width=6,ResetValue=6'b0)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b0)
Used module:     \usbuart_reg_top
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01011)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0)
Used module:         \prim_subreg_ext(DW=32'b0110)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.4.2. Analyzing design hierarchy..
Top module:  \usbuart
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \usbuart_core
Used module:         \usbdev_iomux
Used module:             \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:             \prim_flop_2sync(Width=4)
Used module:                 \prim_generic_flop_2sync(Width=4,ResetValue=4'b0)
Used module:                     \prim_generic_flop(Width=4,ResetValue=4'b0)
Used module:             \prim_flop_2sync(Width=10)
Used module:                 \prim_generic_flop_2sync(Width=10,ResetValue=10'b0)
Used module:                     \prim_generic_flop(Width=10,ResetValue=10'b0)
Used module:         \prim_intr_hw
Used module:         \usbuart_usbif
Used module:             \usb_fs_nb_pe(MaxPktSizeByte=32'b0100000)
Used module:                 \usb_fs_tx
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                 \usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)
Used module:                 \usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)
Used module:             \usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000)
Used module:                 \rising_edge_detector
Used module:             \usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000)
Used module:         \prim_fifo_async(Width=32'b01000,Depth=32'b0100000)
Used module:             \prim_flop_2sync(Width=6)
Used module:                 \prim_generic_flop_2sync(Width=6,ResetValue=6'b0)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b0)
Used module:     \usbuart_reg_top
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01011)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0)
Used module:         \prim_subreg_ext(DW=32'b0110)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000).
<suppressed ~32 debug messages>
Optimizing module rising_edge_detector.
<suppressed ~1 debug messages>
Optimizing module usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000).
<suppressed ~18 debug messages>
Optimizing module usb_fs_tx_mux.
Optimizing module usb_fs_tx.
<suppressed ~27 debug messages>
Optimizing module usb_fs_rx.
<suppressed ~31 debug messages>
Optimizing module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
<suppressed ~19 debug messages>
Optimizing module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
<suppressed ~17 debug messages>
Optimizing module usb_fs_nb_pe(MaxPktSizeByte=32'b0100000).
Optimizing module usbuart_usbif.
<suppressed ~10 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~12 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0111).
Optimizing module prim_subreg_ext(DW=32'b0110).
Optimizing module prim_subreg_ext(DW=32'b01011).
Optimizing module prim_subreg_ext(DW=32'b010000).
Optimizing module prim_subreg_ext(DW=32'b01000).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module usbuart_reg_top.
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=4,ResetValue=4'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=10,ResetValue=10'b0).
Optimizing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Optimizing module prim_flop_2sync(Width=4).
Optimizing module prim_flop_2sync(Width=10).
Optimizing module usbdev_iomux.
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=6,ResetValue=6'b0).
Optimizing module prim_flop_2sync(Width=6).
Optimizing module prim_fifo_async(Width=32'b01000,Depth=32'b0100000).
<suppressed ~8 debug messages>
Optimizing module usbuart_core.
<suppressed ~14 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module usbuart.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_async(Width=32'b01000,Depth=32'b0100000).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=10).
Deleting now unused module prim_flop_2sync(Width=4).
Deleting now unused module prim_flop_2sync(Width=6).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b0).
Deleting now unused module prim_generic_flop(Width=4,ResetValue=4'b0).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=10,ResetValue=10'b0).
Deleting now unused module prim_generic_flop_2sync(Width=4,ResetValue=4'b0).
Deleting now unused module prim_generic_flop_2sync(Width=6,ResetValue=6'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01000).
Deleting now unused module prim_subreg_ext(DW=32'b010000).
Deleting now unused module prim_subreg_ext(DW=32'b01011).
Deleting now unused module prim_subreg_ext(DW=32'b0110).
Deleting now unused module prim_subreg_ext(DW=32'b0111).
Deleting now unused module rising_edge_detector.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_nb_pe(MaxPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_rx.
Deleting now unused module usb_fs_tx.
Deleting now unused module usb_fs_tx_mux.
Deleting now unused module usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000).
Deleting now unused module usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000).
Deleting now unused module usbdev_iomux.
Deleting now unused module usbuart_core.
Deleting now unused module usbuart_reg_top.
Deleting now unused module usbuart_usbif.
<suppressed ~126 debug messages>

yosys> demuxmap

3.8. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.9. Executing TRIBUF pass.

yosys> deminout

3.10. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~89 debug messages>

yosys> opt_clean

3.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 295 unused cells and 5070 unused wires.
<suppressed ~1474 debug messages>

yosys> check

3.13. Executing CHECK pass (checking for obvious problems).
Checking module usbuart...
Found and reported 0 problems.

yosys> opt_expr

3.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~58 debug messages>

yosys> opt_merge -nomux

3.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

yosys> opt_muxtree

3.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$i17$prim_subreg.sv:72$3600: \u_reg.u_fifo_ctrl_rxrst.q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_reg.\u_fifo_ctrl_txrst.$verific$i17$prim_subreg.sv:72$3600: \u_reg.u_fifo_ctrl_txrst.q -> 1'0
      Replacing known input bits on port B of cell $flatten\usbuart_core.$verific$mux_25$usbuart_core.sv:97$1000: \usbuart_core.txres_cnt -> { 1'1 \usbuart_core.txres_cnt [1:0] }
      Replacing known input bits on port B of cell $flatten\usbuart_core.$verific$mux_30$usbuart_core.sv:102$1004: \usbuart_core.rxres_cnt -> { 1'1 \usbuart_core.rxres_cnt [1:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_rxfifo.$verific$mux_38$prim_fifo_async.sv:183$1487: $flatten\usbuart_core.\usbuart_rxfifo.$verific$n32$1400 -> { 1'0 $flatten\usbuart_core.\usbuart_rxfifo.$verific$n32$1400 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_rxfifo.$verific$mux_97$prim_fifo_async.sv:183$1533: $flatten\usbuart_core.\usbuart_rxfifo.$verific$n279$1424 -> { 1'0 $flatten\usbuart_core.\usbuart_rxfifo.$verific$n279$1424 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_txfifo.$verific$mux_38$prim_fifo_async.sv:183$1487: $flatten\usbuart_core.\usbuart_txfifo.$verific$n32$1400 -> { 1'0 $flatten\usbuart_core.\usbuart_txfifo.$verific$n32$1400 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_txfifo.$verific$mux_97$prim_fifo_async.sv:183$1533: $flatten\usbuart_core.\usbuart_txfifo.$verific$n279$1424 -> { 1'0 $flatten\usbuart_core.\usbuart_txfifo.$verific$n279$1424 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$i152$usb_serial_ctrl_ep.sv:310$6959: \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.save_dev_addr -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_93$usb_fs_tx.sv:231$6529.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_94$usb_fs_tx.sv:231$6530.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_95$usb_fs_tx.sv:231$6531.
Removed 3 multiplexer ports.
<suppressed ~186 debug messages>

yosys> opt_reduce

3.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_315$usbuart_reg_top.sv:1700$3576: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1320$2009 $flatten\u_reg.$verific$n1329$2018 $flatten\u_reg.$verific$n1332$2021 $flatten\u_reg.$verific$n1335$2024 $flatten\u_reg.$verific$n1341$2030 $flatten\u_reg.$verific$n1344$2033 $flatten\u_reg.$verific$n1347$2036 $flatten\u_reg.$verific$n1353$2042 $flatten\u_reg.$verific$n1356$2045 $flatten\u_reg.$verific$n1359$2048 $flatten\u_reg.$verific$n1361$2050 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_116$usb_serial_ctrl_ep.sv:273$6936: $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n539$6709
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_117$usb_serial_ctrl_ep.sv:273$6937: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n538$6708 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n539$6709 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_135$usb_serial_ctrl_ep.sv:299$6947: $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n619$6713
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_136$usb_serial_ctrl_ep.sv:299$6948: $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n619$6713
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_138$usb_serial_ctrl_ep.sv:299$6950: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n620$6714 $auto$opt_reduce.cc:134:opt_pmux$7401 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_232$usb_serial_ctrl_ep.sv:382$7042: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n919$6726 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n927$6734 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n928$6735 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n929$6736 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n944$6751 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n945$6752 $auto$opt_reduce.cc:134:opt_pmux$7417 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n951$6758 $auto$opt_reduce.cc:134:opt_pmux$7415 $auto$opt_reduce.cc:134:opt_pmux$7413 $auto$opt_reduce.cc:134:opt_pmux$7411 $auto$opt_reduce.cc:134:opt_pmux$7409 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n964$6771 $auto$opt_reduce.cc:134:opt_pmux$7407 $auto$opt_reduce.cc:134:opt_pmux$7405 $auto$opt_reduce.cc:134:opt_pmux$7403 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_223$usb_serial_fifo_ep.sv:401$7376: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n852$7130 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n854$7132 $auto$opt_reduce.cc:134:opt_pmux$7419 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_224$usb_serial_fifo_ep.sv:401$7377: $auto$opt_reduce.cc:134:opt_pmux$7421
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_225$usb_serial_fifo_ep.sv:401$7378: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n853$7131 $auto$opt_reduce.cc:134:opt_pmux$7423 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_226$usb_serial_fifo_ep.sv:401$7379: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n855$7133 $auto$opt_reduce.cc:134:opt_pmux$7425 }
  Optimizing cells in module \usbuart.
Performed a total of 16 changes.

yosys> opt_merge

3.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_share

3.19. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\usbuart_core.\usbuart_rxfifo.$verific$mux_163$prim_fifo_async.sv:158$1592 in front of them:
        $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_162$prim_fifo_async.sv:158$1591
        $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_160$prim_fifo_async.sv:157$1589

    Found cells that share an operand and can be merged by moving the $mux $flatten\usbuart_core.\usbuart_txfifo.$verific$mux_149$prim_fifo_async.sv:144$1579 in front of them:
        $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578
        $flatten\usbuart_core.\usbuart_txfifo.$verific$sub_146$prim_fifo_async.sv:143$1576


yosys> opt_dff -nosdff -nodffe

3.20. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.\detect_in_data_transfer_done.$verific$last_q_reg$rising_edge_detector.sv:19$7053 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$tx_read_reg$usb_serial_fifo_ep.sv:167$7279 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$send_length_reg$usb_serial_fifo_ep.sv:407$7395 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$rx_write_reg$usb_serial_fifo_ep.sv:113$7249 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$rx_fifo_wdata_reg$usb_serial_fifo_ep.sv:113$7250 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$return_data_reg$usb_serial_fifo_ep.sv:407$7396 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$pb_wptr_reg$usb_serial_fifo_ep.sv:180$7288 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$parity_o_reg$usb_serial_fifo_ep.sv:407$7393 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_unload_reg$usb_serial_fifo_ep.sv:95$7236 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_rptr_reg$usb_serial_fifo_ep.sv:113$7248 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_max_used_reg$usb_serial_fifo_ep.sv:84$7225 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ctrl_xfr_state_reg$usb_serial_fifo_ep.sv:333$7341 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$bytes_sent_reg$usb_serial_fifo_ep.sv:407$7394 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$baud_o_reg$usb_serial_fifo_ep.sv:407$7392 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.\detect_in_data_transfer_done.$verific$last_q_reg$rising_edge_detector.sv:19$7053 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$save_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6979 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_length_reg$usb_serial_ctrl_ep.sv:312$6985 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_addr_reg$usb_serial_ctrl_ep.sv:312$6983 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$new_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6987 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$in_ep_stall_o_reg$usb_serial_ctrl_ep.sv:312$6980 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$dev_addr_int_reg$usb_serial_ctrl_ep.sv:312$6978 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$ctrl_xfr_state_reg$usb_serial_ctrl_ep.sv:211$6899 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$bytes_sent_reg$usb_serial_ctrl_ep.sv:312$6981 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$usb_se0_q_reg$usb_fs_tx.sv:430$6664 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$usb_d_q_reg$usb_fs_tx.sv:430$6663 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$tx_data_get_q_reg$usb_fs_tx.sv:331$6612 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$state_q_reg$usb_fs_tx.sv:331$6607 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$se0_shift_reg_q_reg$usb_fs_tx.sv:331$6611 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$pid_q_reg$usb_fs_tx.sv:93$6477 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$out_state_q_reg$usb_fs_tx.sv:430$6665 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$oe_shift_reg_q_reg$usb_fs_tx.sv:331$6610 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$oe_q_reg$usb_fs_tx.sv:430$6662 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$dp_eop_q_reg$usb_fs_tx.sv:430$6661 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$data_shift_reg_q_reg$usb_fs_tx.sv:331$6609 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$data_payload_q_reg$usb_fs_tx.sv:331$6608 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$crc16_q_reg$usb_fs_tx.sv:331$6616 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$byte_strobe_q_reg$usb_fs_tx.sv:331$6613 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q_reg$usb_fs_tx.sv:126$6495 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q4_reg$usb_fs_tx.sv:126$6498 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q3_reg$usb_fs_tx.sv:126$6497 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q2_reg$usb_fs_tx.sv:126$6496 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_history_q_reg$usb_fs_tx.sv:331$6614 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_count_q_reg$usb_fs_tx.sv:331$6615 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$token_payload_q_reg$usb_fs_rx.sv:583$6287 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$rx_data_buffer_q_reg$usb_fs_rx.sv:583$6291 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$packet_valid_q_reg$usb_fs_rx.sv:299$6141 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_state_qq_reg$usb_fs_rx.sv:128$6079 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_state_q_reg$usb_fs_rx.sv:128$6078 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_history_q_reg$usb_fs_rx.sv:299$6142 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$full_pid_q_reg$usb_fs_rx.sv:583$6284 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$frame_num_q_reg$usb_fs_rx.sv:583$6290 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$endp_q_reg$usb_fs_rx.sv:583$6289 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$diff_state_q_reg$usb_fs_rx.sv:128$6080 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc5_q_reg$usb_fs_rx.sv:583$6286 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc16_q_reg$usb_fs_rx.sv:583$6285 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_history_q_reg$usb_fs_rx.sv:362$6164 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_error_q_reg$usb_fs_rx.sv:389$6176 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bit_phase_q_reg$usb_fs_rx.sv:239$6113 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$addr_q_reg$usb_fs_rx.sv:583$6288 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_xact_state_reg$usb_fs_nb_out_pe.sv:330$5836 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$5787 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_put_addr_o_reg$usb_fs_nb_out_pe.sv:412$5883 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_data_put_o_reg$usb_fs_nb_out_pe.sv:377$5861 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_data_o_reg$usb_fs_nb_out_pe.sv:194$5791 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_current_o_reg$usb_fs_nb_out_pe.sv:368$5856 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$nak_out_transaction_reg$usb_fs_nb_out_pe.sv:393$5869 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$data_toggle_q_reg$usb_fs_nb_out_pe.sv:352$5848 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$current_xact_setup_q_reg$usb_fs_nb_out_pe.sv:368$5857 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$tx_data_o_reg$usb_fs_nb_in_pe.sv:274$5577 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_in_pe.sv:266$5574 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_xact_state_reg$usb_fs_nb_in_pe.sv:288$5584 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_get_addr_o_reg$usb_fs_nb_in_pe.sv:300$5593 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_data_get_o_reg$usb_fs_nb_in_pe.sv:348$5618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_current_o_reg$usb_fs_nb_in_pe.sv:314$5600 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$data_toggle_q_reg$usb_fs_nb_in_pe.sv:336$5615 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$status_host_timeout_o_reg$usbuart_usbif.sv:262$5141 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$status_frame_o_reg$usbuart_usbif.sv:262$5142 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$ns_cnt_reg$usbuart_usbif.sv:54$4878 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$host_presence_timer_reg$usbuart_usbif.sv:262$5140 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_tx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_tx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_parity_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$763 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_frame_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$761 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_break_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$txres_cnt_reg$usbuart_core.sv:103$1006 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$rxres_cnt_reg$usbuart_core.sv:103$1007 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$rx_fifo_depth_prev_reg$usbuart_core.sv:319$1234 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$nco_sum_reg$usbuart_core.sv:156$1040 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$764 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdata.$verific$qe_reg$prim_subreg.sv:67$3709 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$851 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$3829 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$3828 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$3827 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$3838 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3817 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$762 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$3839 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txval.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txen.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$853 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$852 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$qe_reg$prim_subreg.sv:67$3598 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_tx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_slpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_rx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_parity_odd.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$851 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_parity_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$852 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_nf.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$760 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$usbuart_reg_top.sv:61$2187 ($aldff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($adff) from module usbuart.

yosys> opt_clean

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 30 unused cells and 109 unused wires.
<suppressed ~33 debug messages>

yosys> opt_expr

3.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.23. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~183 debug messages>

yosys> opt_reduce

3.24. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.26. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.27. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txval.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txen.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_tx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_slpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_rx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_parity_odd.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_parity_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_nf.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_nf.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_parity_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_parity_odd.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_rx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_slpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_tx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txen.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txval.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($adff) from module usbuart.

yosys> opt_clean

3.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~32 debug messages>

yosys> opt_muxtree

3.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_131$usbuart_core.sv:308$1220.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_131$usbuart_core.sv:308$1220.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_132$usbuart_core.sv:308$1221.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_132$usbuart_core.sv:308$1221.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_133$usbuart_core.sv:308$1222.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_133$usbuart_core.sv:308$1222.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_134$usbuart_core.sv:308$1223.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_134$usbuart_core.sv:308$1223.
Removed 8 multiplexer ports.
<suppressed ~177 debug messages>

yosys> opt_reduce

3.31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_315$usbuart_reg_top.sv:1700$3576: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1332$2021 $flatten\u_reg.$verific$n1335$2024 $flatten\u_reg.$verific$n1344$2033 $flatten\u_reg.$verific$n1356$2045 $flatten\u_reg.$verific$n1359$2048 $flatten\u_reg.$verific$n1361$2050 }
  Optimizing cells in module \usbuart.
Performed a total of 3 changes.

yosys> opt_merge

3.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_share

3.33. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\usbuart_core.$verific$lb_data_move_reg$usbuart_core.sv:221$1113 ($dff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 8 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 9 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 10 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 11 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 12 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 13 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 14 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 15 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 16 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 17 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 18 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 19 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 20 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 21 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 22 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 23 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\intr_hw_rx_break_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($adff) from module usbuart.

yosys> opt_clean

3.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 47 unused cells and 77 unused wires.
<suppressed ~62 debug messages>

yosys> opt_expr

3.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.37. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

yosys> opt_reduce

3.38. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.40. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.44. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.44.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.diff_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.send_length as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.44.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.44.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> fsm_opt

3.44.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.44.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.44.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.44.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.47. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

yosys> opt_reduce

3.48. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.50. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.51. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$send_length_reg$usb_serial_fifo_ep.sv:407$7395 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n874$7192, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.send_length).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$rx_fifo_wdata_reg$usb_serial_fifo_ep.sv:113$7250 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n105$7143, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$return_data_reg$usb_serial_fifo_ep.sv:407$7396 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n857$7191, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.return_data).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[0]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[1]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[2]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[3]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[4]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[5]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[6]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[7]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$pb_wptr_reg$usb_serial_fifo_ep.sv:180$7288 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n273$7155, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.pb_wptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$parity_o_reg$usb_serial_fifo_ep.sv:407$7393 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n877$7193, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.parity_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_unload_reg$usb_serial_fifo_ep.sv:95$7236 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n74$7077, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_unload).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_rptr_reg$usb_serial_fifo_ep.sv:113$7248 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n144$7148, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_rptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_max_used_reg$usb_serial_fifo_ep.sv:84$7225 ($dff) from module usbuart (D = { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n38$7069 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n27$7137 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n25$7066 }, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_max_used).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$bytes_sent_reg$usb_serial_fifo_ep.sv:407$7394 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n916$7199, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.bytes_sent).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$baud_o_reg$usb_serial_fifo_ep.sv:407$7392 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n880$7194, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.baud_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$save_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6979 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n826$6725, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.save_dev_addr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_length_reg$usb_serial_ctrl_ep.sv:312$6985 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n818$6833, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_addr_reg$usb_serial_ctrl_ep.sv:312$6983 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n810$6832, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_addr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[0]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[1]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[3]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[4]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[5]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[6]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[7]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$new_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6987 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n642$6816, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$in_ep_stall_o_reg$usb_serial_ctrl_ep.sv:312$6980 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n624$6717, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.in_ep_stall_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$dev_addr_int_reg$usb_serial_ctrl_ep.sv:312$6978 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.dev_addr_int).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$bytes_sent_reg$usb_serial_ctrl_ep.sv:312$6981 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n800$6831, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.bytes_sent).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$pid_q_reg$usb_fs_tx.sv:93$6477 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pid_i, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pid_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$oe_q_reg$usb_fs_tx.sv:430$6662 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.oe_shift_reg_q [0], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.oe_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$crc16_q_reg$usb_fs_tx.sv:331$6616 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.crc16_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.crc16_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_history_q_reg$usb_fs_tx.sv:331$6614 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_history_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_history_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_count_q_reg$usb_fs_tx.sv:331$6615 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_count_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_count_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$token_payload_q_reg$usb_fs_rx.sv:583$6287 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$rx_data_buffer_q_reg$usb_fs_rx.sv:583$6291 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_state_q_reg$usb_fs_rx.sv:128$6078 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_history_q_reg$usb_fs_rx.sv:299$6142 ($adff) from module usbuart (D = { \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_history_q [9:0] \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_rx [1:0] }, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_history_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$full_pid_q_reg$usb_fs_rx.sv:583$6284 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.full_pid_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.full_pid_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$frame_num_q_reg$usb_fs_rx.sv:583$6290 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q [11:1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.frame_num_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$endp_q_reg$usb_fs_rx.sv:583$6289 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q [11:8], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.endp_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$diff_state_q_reg$usb_fs_rx.sv:128$6080 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.diff_state_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.diff_state_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc5_q_reg$usb_fs_rx.sv:583$6286 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc5_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc5_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc16_q_reg$usb_fs_rx.sv:583$6285 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc16_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc16_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_history_q_reg$usb_fs_rx.sv:362$6164 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_history_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_history_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_error_q_reg$usb_fs_rx.sv:389$6176 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_error_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_error_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$addr_q_reg$usb_fs_rx.sv:583$6288 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q [7:1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.addr_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$5787 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n84$5697 [1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_setup_o [1]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$5787 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n84$5697 [0], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_setup_o [0]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_put_addr_o_reg$usb_fs_nb_out_pe.sv:412$5883 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n420$5731, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_put_addr_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_data_o_reg$usb_fs_nb_out_pe.sv:194$5791 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q [8:1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_current_o_reg$usb_fs_nb_out_pe.sv:368$5856 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_current_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_current_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$nak_out_transaction_reg$usb_fs_nb_out_pe.sv:393$5869 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n376$5689, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.nak_out_transaction).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$current_xact_setup_q_reg$usb_fs_nb_out_pe.sv:368$5857 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.setup_token_received, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.current_xact_setup_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_get_addr_o_reg$usb_fs_nb_in_pe.sv:300$5593 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n297$5483, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_get_addr_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_current_o_reg$usb_fs_nb_in_pe.sv:314$5600 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_current_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_current_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.$verific$status_host_timeout_o_reg$usbuart_usbif.sv:262$5141 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.$verific$n404$4854, Q = \usbuart_core.usbuart_usbif.status_host_timeout_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.$verific$status_frame_o_reg$usbuart_usbif.sv:262$5142 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.frame_num_q, Q = \usbuart_core.usbuart_usbif.status_frame_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.$verific$host_presence_timer_reg$usbuart_usbif.sv:262$5140 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.$verific$n383$4868, Q = \usbuart_core.usbuart_usbif.host_presence_timer).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n46$1402, Q = \usbuart_core.usbuart_txfifo.fifo_wptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n178$1417, Q = \usbuart_core.usbuart_txfifo.fifo_wptr_gray).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n293$1426, Q = \usbuart_core.usbuart_txfifo.fifo_rptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n425$1441, Q = \usbuart_core.usbuart_txfifo.fifo_rptr_gray).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n46$1402, Q = \usbuart_core.usbuart_rxfifo.fifo_wptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n178$1417, Q = \usbuart_core.usbuart_rxfifo.fifo_wptr_gray).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n293$1426, Q = \usbuart_core.usbuart_rxfifo.fifo_rptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n425$1441, Q = \usbuart_core.usbuart_rxfifo.fifo_rptr_gray).
Adding EN signal on $flatten\usbuart_core.$verific$txres_cnt_reg$usbuart_core.sv:103$1006 ($adff) from module usbuart (D = $flatten\usbuart_core.$verific$n38$955 [1:0], Q = \usbuart_core.txres_cnt [1:0]).
Adding EN signal on $flatten\usbuart_core.$verific$rxres_cnt_reg$usbuart_core.sv:103$1007 ($adff) from module usbuart (D = $flatten\usbuart_core.$verific$n59$959 [1:0], Q = \usbuart_core.rxres_cnt [1:0]).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$3829 ($adff) from module usbuart (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$3828 ($adff) from module usbuart (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$3827 ($adff) from module usbuart (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$3838 ($adff) from module usbuart (D = $flatten\u_reg.\u_reg_if.$verific$n183$3787, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3817 ($adff) from module usbuart (D = $flatten\u_reg.\u_reg_if.$verific$n74$3759, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$3839 ($adff) from module usbuart (D = $flatten\u_reg.\u_reg_if.$verific$n181$3761, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.tx_watermark.d, Q = \u_reg.u_intr_state_tx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.tx_overflow.d, Q = \u_reg.u_intr_state_tx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_watermark.d, Q = \u_reg.u_intr_state_rx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_timeout.d, Q = \u_reg.u_intr_state_rx_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_parity_err.d, Q = \u_reg.u_intr_state_rx_parity_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_overflow.d, Q = \u_reg.u_intr_state_rx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_frame_err.d, Q = \u_reg.u_intr_state_rx_frame_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_break_err.d, Q = \u_reg.u_intr_state_rx_break_err.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$usbuart_reg_top.sv:61$2187 ($adff) from module usbuart (D = 1'1, Q = \u_reg.intg_err_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7663 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7663 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7654 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7654 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7654 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7654 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7654 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7654 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7652 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7652 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7652 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7652 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7652 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7652 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7639 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7639 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7639 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7631 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7631 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7631 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_xact_state_reg$usb_fs_nb_out_pe.sv:330$5836 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($adff) from module usbuart.
Setting constant 1-bit at position 6 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$se0_shift_reg_q_reg$usb_fs_tx.sv:331$6611 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7440 ($adffe) from module usbuart.

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 103 unused cells and 121 unused wires.
<suppressed ~118 debug messages>

yosys> opt_expr

3.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~33 debug messages>

yosys> opt_muxtree

3.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~135 debug messages>

yosys> opt_reduce

3.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$Mux_125$usb_fs_nb_out_pe.sv:310$5822: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$Mux_126$usb_fs_nb_out_pe.sv:310$5823: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$Mux_128$usb_fs_nb_out_pe.sv:310$5825: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$Mux_131$usb_fs_nb_out_pe.sv:310$5828: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$mux_124$usb_fs_nb_out_pe.sv:310$5821: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$mux_129$usb_fs_nb_out_pe.sv:310$5826: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$mux_130$usb_fs_nb_out_pe.sv:310$5827: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
  Optimizing cells in module \usbuart.
Performed a total of 7 changes.

yosys> opt_merge

3.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

yosys> opt_share

3.57. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.58. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7685 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.

yosys> opt_clean

3.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

yosys> opt_reduce

3.62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.64. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.65. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7687 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.

yosys> opt_clean

3.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~33 debug messages>

yosys> opt_muxtree

3.68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

yosys> opt_reduce

3.69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.71. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.72. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7688 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.

yosys> opt_clean

3.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 32 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~5 debug messages>
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.75. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$7502 ($ne).
Removed top 1 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590 ($sub).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
Removed top 1 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578 ($add).
Removed top 19 bits (of 20) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283 ($add).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382 ($add).
Removed top 4 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240 ($add).
Removed top 1 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_143$usb_serial_fifo_ep.sv:242$7320 ($eq).
Removed top 7 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_219$usb_serial_fifo_ep.sv:381$7370 ($eq).
Removed top 6 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_220$usb_serial_fifo_ep.sv:387$7371 ($eq).
Removed top 6 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_221$usb_serial_fifo_ep.sv:393$7372 ($eq).
Removed top 1 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_34$usb_serial_fifo_ep.sv:92$7231 ($eq).
Removed top 1 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_75$usb_serial_fifo_ep.sv:137$7259 ($eq).
Removed top 4 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230 ($sub).
Removed top 7 bits (of 8) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$Decoder_80$usb_serial_ctrl_ep.sv:230$6912 ($shl).
Removed top 1 bits (of 8) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862 ($le).
Removed top 6 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953 ($add).
Removed top 7 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955 ($add).
Removed top 7 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_111$usb_serial_ctrl_ep.sv:250$6929 ($eq).
Removed top 6 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_112$usb_serial_ctrl_ep.sv:256$6930 ($eq).
Removed top 5 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_113$usb_serial_ctrl_ep.sv:262$6931 ($eq).
Removed top 5 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_129$usb_serial_ctrl_ep.sv:248$6940 ($eq).
Removed top 5 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_130$usb_serial_ctrl_ep.sv:276$6941 ($eq).
Removed top 4 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_131$usb_serial_ctrl_ep.sv:288$6942 ($eq).
Removed top 6 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_182$usb_serial_ctrl_ep.sv:319$6990 ($eq).
Removed top 5 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_184$usb_serial_ctrl_ep.sv:321$6992 ($eq).
Removed top 4 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_188$usb_serial_ctrl_ep.sv:325$6996 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_189$usb_serial_ctrl_ep.sv:327$6997 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_190$usb_serial_ctrl_ep.sv:328$6998 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_191$usb_serial_ctrl_ep.sv:329$6999 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_192$usb_serial_ctrl_ep.sv:330$7000 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_194$usb_serial_ctrl_ep.sv:333$7002 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_198$usb_serial_ctrl_ep.sv:337$7006 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_199$usb_serial_ctrl_ep.sv:340$7007 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_200$usb_serial_ctrl_ep.sv:341$7008 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_201$usb_serial_ctrl_ep.sv:342$7009 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_203$usb_serial_ctrl_ep.sv:344$7011 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_204$usb_serial_ctrl_ep.sv:345$7012 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_206$usb_serial_ctrl_ep.sv:347$7014 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_207$usb_serial_ctrl_ep.sv:348$7015 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_208$usb_serial_ctrl_ep.sv:351$7016 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_209$usb_serial_ctrl_ep.sv:352$7017 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_212$usb_serial_ctrl_ep.sv:355$7020 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_213$usb_serial_ctrl_ep.sv:356$7021 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_214$usb_serial_ctrl_ep.sv:357$7022 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_215$usb_serial_ctrl_ep.sv:358$7023 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_217$usb_serial_ctrl_ep.sv:362$7025 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_218$usb_serial_ctrl_ep.sv:363$7026 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_219$usb_serial_ctrl_ep.sv:364$7027 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_220$usb_serial_ctrl_ep.sv:365$7028 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_221$usb_serial_ctrl_ep.sv:366$7029 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_224$usb_serial_ctrl_ep.sv:371$7032 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_225$usb_serial_ctrl_ep.sv:372$7033 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_226$usb_serial_ctrl_ep.sv:373$7034 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_227$usb_serial_ctrl_ep.sv:374$7035 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_228$usb_serial_ctrl_ep.sv:375$7036 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_230$usb_serial_ctrl_ep.sv:377$7038 ($eq).
Removed top 1 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_31$usb_serial_ctrl_ep.sv:117$6875 ($eq).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$mux_48$usb_serial_ctrl_ep.sv:169$6890 ($mux).
Removed top 2 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_116$usb_serial_ctrl_ep.sv:273$6936 ($mux).
Removed top 1 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_117$usb_serial_ctrl_ep.sv:273$6937 ($pmux).
Removed top 2 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_135$usb_serial_ctrl_ep.sv:299$6947 ($mux).
Removed top 1 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_136$usb_serial_ctrl_ep.sv:299$6948 ($mux).
Removed top 6 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555 ($sub).
Removed top 3 bits (of 4) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$mux_24$usb_fs_nb_in_pe.sv:137$5519 ($mux).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$equal_7$usb_fs_nb_in_pe.sv:119$5503 ($eq).
Removed top 1 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$equal_36$usb_fs_nb_in_pe.sv:153$5531 ($eq).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$equal_19$usb_fs_nb_in_pe.sv:133$5514 ($eq).
Removed top 4 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589 ($add).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$5517 ($lt).
Removed top 1 bits (of 6) from port A of cell usbuart.$auto$opt_share.cc:196:merge_operators$7426 ($neg).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$equal_22$usb_fs_nb_out_pe.sv:147$5753 ($eq).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$equal_199$usb_fs_nb_out_pe.sv:388$5863 ($eq).
Removed top 3 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$equal_12$usb_fs_nb_out_pe.sv:134$5744 ($eq).
Removed top 4 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879 ($add).
Removed top 2 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$xor_167$usb_fs_rx.sv:433$6196 ($xor).
Removed top 1 bits (of 2) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$mux_6$usb_fs_rx.sv:110$6068 ($mux).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$mux_55$usb_fs_rx.sv:228$6107 ($mux).
Removed top 1 bits (of 12) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_78$usb_fs_rx.sv:267$6126 ($eq).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_49$usb_fs_rx.sv:224$6101 ($eq).
Removed top 1 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_160$usb_fs_rx.sv:422$6189 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_114$usb_fs_rx.sv:329$6152 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_105$usb_fs_rx.sv:319$6147 ($eq).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106 ($add).
Removed top 1 bits (of 3) from port Y of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106 ($add).
Removed top 4 bits (of 40) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_299$usb_fs_tx.sv:219$6591 ($mux).
Removed top 4 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_146$usb_fs_tx.sv:262$6563 ($mux).
Removed top 4 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_141$usb_fs_tx.sv:262$6558 ($mux).
Removed top 4 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_136$usb_fs_tx.sv:261$6553 ($mux).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$equal_42$usb_fs_tx.sv:129$6499 ($eq).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543 ($add).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.$verific$equal_4$usb_fs_nb_pe.sv:124$5152 ($eq).
Removed top 5 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.$verific$LessThan_103$usbuart_core.sv:270$1193 ($le).
Removed top 5 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.$verific$LessThan_112$usbuart_core.sv:279$1202 ($le).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998 ($add).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002 ($add).
Removed top 1 bits (of 8) from FF cell usbuart.$auto$ff.cc:262:slice$7523 ($dffe).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:56$3797 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.\u_reg_if.$verific$equal_76$prim_mubi_pkg.sv:27$3850 ($eq).
Removed top 3 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_21$usbuart_reg_top.sv:1450$3385 ($eq).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_23$usbuart_reg_top.sv:1451$3386 ($eq).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_25$usbuart_reg_top.sv:1452$3387 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_27$usbuart_reg_top.sv:1453$3388 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_29$usbuart_reg_top.sv:1454$3389 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_31$usbuart_reg_top.sv:1455$3390 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_33$usbuart_reg_top.sv:1456$3391 ($eq).
Removed top 31 bits (of 32) from port A of cell usbuart.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4465 ($shl).
Removed top 28 bits (of 32) from port Y of cell usbuart.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4465 ($shl).
Removed top 3 bits (of 4) from wire usbuart.$flatten\u_reg.$verific$n872$2054.
Removed top 1 bits (of 4) from wire usbuart.$flatten\u_reg.$verific$n929$2056.
Removed top 2 bits (of 4) from wire usbuart.$flatten\u_reg.$verific$n944$2057.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n139$5468.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n94$5460.
Removed top 4 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n351$6399.
Removed top 4 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n524$6418.
Removed top 1 bits (of 5) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n533$6419.
Removed top 4 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n561$6423.
Removed top 2 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n543$6808.
Removed top 1 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n551$6809.
Removed top 2 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n625$6814.
Removed top 1 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n633$6815.
Removed top 1 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n77$6782.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n82$6783.
Removed top 1 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n374$7163.

yosys> peepopt

3.76. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

yosys> demuxmap

3.78. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

3.79. Printing statistics.

=== usbuart ===

   Number of wires:               2806
   Number of wire bits:           8002
   Number of public wires:        2152
   Number of public wire bits:    6518
   Number of memories:               4
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:               1035
     $add                           18
     $adff                          54
     $adffe                         62
     $and                          154
     $bmux                          43
     $dffe                          18
     $eq                           105
     $le                             6
     $logic_not                     20
     $lt                             2
     $memrd_v2                       4
     $memwr_v2                       4
     $mux                          199
     $ne                            12
     $neg                            1
     $not                          106
     $or                            86
     $pmux                           7
     $reduce_and                    32
     $reduce_bool                   25
     $reduce_or                     31
     $reduce_xor                    28
     $shl                            2
     $sub                            3
     $xor                           13


yosys> wreduce t:$mul

3.80. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc

3.81. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18

3.82. Executing TECHMAP pass (map to technology primitives).

3.82.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=10 -D DSP_B_MAXWIDTH=9 -D DSP_A_MINWIDTH=4 -D DSP_B_MINWIDTH=4 -D DSP_NAME=$__RS_MUL10X9

3.83. Executing TECHMAP pass (map to technology primitives).

3.83.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis/dsp_map.v -D USE_DSP_CFG_PARAMS=0

3.84. Executing TECHMAP pass (map to technology primitives).

3.84.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

3.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> rs_dsp_simd

3.85. Executing RS_DSP_SIMD pass.

yosys> techmap -map +/rapidsilicon/genesis/dsp_final_map.v

3.86. Executing TECHMAP pass (map to technology primitives).

3.86.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

3.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

yosys> rs_dsp_io_regs

3.87. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

3.88. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module usbuart:
  creating $macc model for $auto$opt_share.cc:196:merge_operators$7426 ($neg).
  creating $macc model for $flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998 ($add).
  creating $macc model for $flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590 ($sub).
  creating $macc model for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555 ($sub).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230 ($sub).
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476.
  creating $alu model for $macc $flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002.
  creating $alu model for $macc $flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$7426.
  creating $alu model for $flatten\usbuart_core.$verific$LessThan_103$usbuart_core.sv:270$1193 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.$verific$LessThan_112$usbuart_core.sv:279$1202 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.$verific$LessThan_65$usbuart_usbif.sv:257$5130 ($lt): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$5517 ($lt): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_24$usb_serial_ctrl_ep.sv:105$6864 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_134$usb_serial_fifo_ep.sv:230$7307 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_136$usb_serial_fifo_ep.sv:231$7309 ($le): new $alu
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_136$usb_serial_fifo_ep.sv:231$7309: $auto$alumacc.cc:485:replace_alu$7714
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_134$usb_serial_fifo_ep.sv:230$7307: $auto$alumacc.cc:485:replace_alu$7727
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_24$usb_serial_ctrl_ep.sv:105$6864: $auto$alumacc.cc:485:replace_alu$7740
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862: $auto$alumacc.cc:485:replace_alu$7753
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$5517: $auto$alumacc.cc:485:replace_alu$7762
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.$verific$LessThan_65$usbuart_usbif.sv:257$5130: $auto$alumacc.cc:485:replace_alu$7773
  creating $alu cell for $flatten\usbuart_core.$verific$LessThan_112$usbuart_core.sv:279$1202: $auto$alumacc.cc:485:replace_alu$7784
  creating $alu cell for $flatten\usbuart_core.$verific$LessThan_103$usbuart_core.sv:270$1193: $auto$alumacc.cc:485:replace_alu$7793
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$7426: $auto$alumacc.cc:485:replace_alu$7802
  creating $alu cell for $flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998: $auto$alumacc.cc:485:replace_alu$7805
  creating $alu cell for $flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002: $auto$alumacc.cc:485:replace_alu$7808
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476: $auto$alumacc.cc:485:replace_alu$7811
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523: $auto$alumacc.cc:485:replace_alu$7814
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590: $auto$alumacc.cc:485:replace_alu$7817
  creating $alu cell for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578: $auto$alumacc.cc:485:replace_alu$7820
  creating $alu cell for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476: $auto$alumacc.cc:485:replace_alu$7823
  creating $alu cell for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523: $auto$alumacc.cc:485:replace_alu$7826
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876: $auto$alumacc.cc:485:replace_alu$7829
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132: $auto$alumacc.cc:485:replace_alu$7832
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589: $auto$alumacc.cc:485:replace_alu$7835
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555: $auto$alumacc.cc:485:replace_alu$7838
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879: $auto$alumacc.cc:485:replace_alu$7841
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106: $auto$alumacc.cc:485:replace_alu$7844
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543: $auto$alumacc.cc:485:replace_alu$7847
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953: $auto$alumacc.cc:485:replace_alu$7850
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955: $auto$alumacc.cc:485:replace_alu$7853
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283: $auto$alumacc.cc:485:replace_alu$7856
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382: $auto$alumacc.cc:485:replace_alu$7859
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240: $auto$alumacc.cc:485:replace_alu$7862
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230: $auto$alumacc.cc:485:replace_alu$7865
  created 30 $alu and 0 $macc cells.

yosys> opt_expr

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~3 debug messages>

yosys> opt_merge -nomux

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$7429 in front of them:
        $auto$alumacc.cc:485:replace_alu$7817
        $auto$alumacc.cc:485:replace_alu$7802


yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

yosys> opt_reduce

3.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.101. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.102. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 2

yosys> stat

3.105. Printing statistics.

=== usbuart ===

   Number of wires:               2895
   Number of wire bits:           8436
   Number of public wires:        2152
   Number of public wire bits:    6518
   Number of memories:               4
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:               1066
     $adff                          54
     $adffe                         62
     $alu                           29
     $and                          154
     $bmux                          43
     $dffe                          18
     $eq                           105
     $logic_not                     20
     $memrd_v2                       4
     $memwr_v2                       4
     $mux                          199
     $ne                            12
     $not                          119
     $or                            91
     $pmux                           7
     $reduce_and                    40
     $reduce_bool                   25
     $reduce_or                     37
     $reduce_xor                    28
     $shl                            2
     $xor                           13


yosys> memory -nomap

3.106. Executing MEMORY pass.

yosys> opt_mem

3.106.1. Executing OPT_MEM pass (optimize memories).
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 0
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 1
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 2
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 3
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 4
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 5
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 6
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 7
Performed a total of 1 transformations.

yosys> opt_mem_priority

3.106.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.106.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing usbuart.usbuart_core.usbuart_rxfifo.storage write port 0.
  Analyzing usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer write port 0.
  Analyzing usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer write port 0.

yosys> memory_bmux2rom

3.106.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.106.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7876'[0] in module `\usbuart': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7873'[0] in module `\usbuart': no output FF found.
Checking read port `\usbuart_core.usbuart_rxfifo.storage'[0] in module `\usbuart': no output FF found.
Checking read port `\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer'[0] in module `\usbuart': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer'[0] in module `\usbuart': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7876'[0] in module `\usbuart': address FF has async set and/or reset, not supported.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7873'[0] in module `\usbuart': address FF has async set and/or reset, not supported.
Checking read port address `\usbuart_core.usbuart_rxfifo.storage'[0] in module `\usbuart': address FF has async set and/or reset, not supported.
Checking read port address `\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer'[0] in module `\usbuart': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.106.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

yosys> memory_share

3.106.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.106.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.106.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> memory_collect

3.106.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.107. Printing statistics.

=== usbuart ===

   Number of wires:               2894
   Number of wire bits:           8428
   Number of public wires:        2152
   Number of public wire bits:    6518
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1060
     $adff                          54
     $adffe                         62
     $alu                           29
     $and                          154
     $bmux                          41
     $dffe                          17
     $eq                           105
     $logic_not                     20
     $mem_v2                         5
     $mux                          199
     $ne                            12
     $not                          119
     $or                            91
     $pmux                           7
     $reduce_and                    40
     $reduce_bool                   25
     $reduce_or                     37
     $reduce_xor                    28
     $shl                            2
     $xor                           13


yosys> muxpack

3.108. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~174 debug messages>

yosys> opt_clean

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> memory_bram -rules +/rapidsilicon/genesis/brams.txt

3.110. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing usbuart.$auto$memory_bmux2rom.cc:63:execute$7873:
  Properties: ports=1 bits=8 rports=1 wports=0 dbits=1 abits=3 words=8
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=1016 dwaste=35 bwaste=36856 waste=36856 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=2040 dwaste=17 bwaste=36856 waste=36856 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4088 dwaste=8 bwaste=36856 waste=36856 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8184 dwaste=3 bwaste=32760 waste=32760 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16376 dwaste=1 bwaste=32760 waste=32760 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32760 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=1016 dwaste=35 bwaste=36856 waste=36856 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=2040 dwaste=17 bwaste=36856 waste=36856 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4088 dwaste=8 bwaste=36856 waste=36856 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8184 dwaste=3 bwaste=32760 waste=32760 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16376 dwaste=1 bwaste=32760 waste=32760 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32760 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min bits 128' not met.
  No acceptable bram resources found.
Processing usbuart.$auto$memory_bmux2rom.cc:63:execute$7876:
  Properties: ports=1 bits=8 rports=1 wports=0 dbits=1 abits=3 words=8
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=1016 dwaste=35 bwaste=36856 waste=36856 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=2040 dwaste=17 bwaste=36856 waste=36856 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4088 dwaste=8 bwaste=36856 waste=36856 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8184 dwaste=3 bwaste=32760 waste=32760 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16376 dwaste=1 bwaste=32760 waste=32760 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32760 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=1016 dwaste=35 bwaste=36856 waste=36856 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=2040 dwaste=17 bwaste=36856 waste=36856 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4088 dwaste=8 bwaste=36856 waste=36856 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8184 dwaste=3 bwaste=32760 waste=32760 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16376 dwaste=1 bwaste=32760 waste=32760 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32760 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min bits 128' not met.
  No acceptable bram resources found.
Processing usbuart.usbuart_core.usbuart_rxfifo.storage:
  Properties: ports=2 bits=256 rports=1 wports=1 dbits=8 abits=5 words=32
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=992 dwaste=28 bwaste=36608 waste=36608 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=2016 dwaste=10 bwaste=36608 waste=36608 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4064 dwaste=1 bwaste=36608 waste=36608 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8160 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16352 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32736 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=992 dwaste=28 bwaste=36608 waste=36608 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=2016 dwaste=10 bwaste=36608 waste=36608 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4064 dwaste=1 bwaste=36608 waste=36608 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8160 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16352 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32736 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  No acceptable bram resources found.
Processing usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer:
  Properties: ports=2 bits=256 rports=1 wports=1 dbits=8 abits=5 words=32
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=992 dwaste=28 bwaste=36608 waste=36608 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=2016 dwaste=10 bwaste=36608 waste=36608 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4064 dwaste=1 bwaste=36608 waste=36608 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8160 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16352 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32736 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=992 dwaste=28 bwaste=36608 waste=36608 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=2016 dwaste=10 bwaste=36608 waste=36608 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4064 dwaste=1 bwaste=36608 waste=36608 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8160 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16352 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32736 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  No acceptable bram resources found.
Processing usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer:
  Properties: ports=2 bits=256 rports=1 wports=1 dbits=8 abits=5 words=32
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=992 dwaste=28 bwaste=36608 waste=36608 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=2016 dwaste=10 bwaste=36608 waste=36608 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4064 dwaste=1 bwaste=36608 waste=36608 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8160 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16352 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32736 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=992 dwaste=28 bwaste=36608 waste=36608 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=2016 dwaste=10 bwaste=36608 waste=36608 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4064 dwaste=1 bwaste=36608 waste=36608 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8160 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16352 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32736 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  No acceptable bram resources found.

yosys> techmap -map +/rapidsilicon/genesis/brams_map.v

3.111. Executing TECHMAP pass (map to technology primitives).

3.111.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.111.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

yosys> pmuxtree

3.112. Executing PMUXTREE pass.

yosys> muxpack

3.113. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$7982 ... usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$7984 to a pmux with 2 cases.
Converting usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$7936 ... usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$7938 to a pmux with 2 cases.
Converted 4 (p)mux cells into 2 pmux cells.
<suppressed ~206 debug messages>

yosys> memory_map

3.114. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7873 in module \usbuart:
  created 8 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7876 in module \usbuart:
  created 8 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \usbuart_core.usbuart_rxfifo.storage in module \usbuart:
  created 32 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer in module \usbuart:
  created 32 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer in module \usbuart:
  created 32 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer: $\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer$rdreg[0]
  read interface: 1 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.

yosys> stat

3.115. Printing statistics.

=== usbuart ===

   Number of wires:               3761
   Number of wire bits:          13055
   Number of public wires:        2248
   Number of public wire bits:    7286
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1694
     $adff                          54
     $adffe                         62
     $alu                           29
     $and                          395
     $bmux                          41
     $dff                          112
     $dffe                          18
     $eq                           136
     $logic_not                     20
     $mux                          433
     $ne                            12
     $not                          126
     $or                            98
     $pmux                           2
     $reduce_and                    40
     $reduce_bool                   25
     $reduce_or                     48
     $reduce_xor                    28
     $shl                            2
     $xor                           13


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.116. Executing TECHMAP pass (map to technology primitives).

3.116.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.116.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.116.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$a40b3a69ab2154dca9743e30e1e84efb03b892b4\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$75108d6e8d490ab2eec24aee458e87cb2a6c124c\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_90_alu for cells of type $alu.
Using template $paramod$6fc37af1c109ae54e8aed83fcd995c12d378ce93\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~5237 debug messages>

yosys> stat

3.117. Printing statistics.

=== usbuart ===

   Number of wires:               5983
   Number of wire bits:          55504
   Number of public wires:        2248
   Number of public wire bits:    7286
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9240
     $_AND_                       1030
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  312
     $_DFFE_PN1P_                    8
     $_DFFE_PP_                    138
     $_DFF_PN0_                    100
     $_DFF_PN1_                     10
     $_DFF_P_                      784
     $_MUX_                       3586
     $_NOT_                        497
     $_OR_                        1135
     $_XOR_                       1636


yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~2538 debug messages>

yosys> opt_merge -nomux

3.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~2625 debug messages>
Removed a total of 875 cells.

yosys> opt_muxtree

3.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.123. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.124. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $auto$ff.cc:262:slice$9629 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$9823 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$9826 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10084 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10095 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$9828 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$18310 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$17500 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12623 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12622 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12621 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12585 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12584 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12561 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12496 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$11252 ($_DFF_P_) from module usbuart (removing D path).

yosys> opt_clean

3.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 202 unused cells and 2303 unused wires.
<suppressed ~204 debug messages>

yosys> opt_expr

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~37 debug messages>

yosys> opt_muxtree

3.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.130. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.131. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.137. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.138. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~447 debug messages>

yosys> techmap -map +/techmap.v

3.142. Executing TECHMAP pass (map to technology primitives).

3.142.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.142.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_muxtree

3.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.148. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10596 ($_DFF_PN0_) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12694 ($_DFFE_PP_) from module usbuart.

yosys> opt_clean

3.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 19 unused cells and 46 unused wires.
<suppressed ~20 debug messages>

yosys> opt_expr

3.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~14 debug messages>

yosys> opt_muxtree

3.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.154. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.155. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.158. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.160. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 3

yosys> abc -dff

3.163. Executing ABC pass (technology mapping using ABC).

3.163.1. Summary of detected clock domains:
  21 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7536, arst={ }, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7539, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=\u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7668, arst=!\rst_ni, srst={ }
  378 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7524, arst={ }, srst={ }
  261 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7444, arst={ }, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7458, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7455, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=!\usbuart_core.rxres_cnt [2], arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7625, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7579, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7576, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7569, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  53 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7566, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7563, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  10 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7616, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7606, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7603, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  65 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7597, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7594, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  46 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7589, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=!$auto$simplemap.cc:257:simplemap_eqne$13700, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7585, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7582, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  147 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7637, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7633, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q [0], arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  54 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7628, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  31 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7641, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7510, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst={ }
  19 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7544, arst={ }, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  33 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7552, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7515, arst={ }, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  50 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7449, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7452, arst={ }, srst={ }
  36 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7479, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7482, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  137 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7485, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  26 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7489, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  57 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7494, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7503, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  43 cells in clk=\clk_i, en=\usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!\usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7649, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  64 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.sof_valid, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  46 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!\usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  35 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!\usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  38 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  954 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!\usbuart_core.txres_cnt [2], arst=!\rst_ni, srst={ }
  190 cells in clk=\clk_i, en=\usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!\usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  170 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7527, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7473, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7470, arst={ }, srst={ }
  1860 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7461, arst={ }, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7521, arst={ }, srst={ }

3.163.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7536
Extracted 21 gates and 32 wires to a netlist network with 11 inputs and 13 outputs.

3.163.2.1. Executing ABC.

3.163.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7539
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 7 outputs.

3.163.3.1. Executing ABC.

3.163.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 2 outputs.

3.163.4.1. Executing ABC.

3.163.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7668, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.163.5.1. Executing ABC.

3.163.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 378 gates and 484 wires to a netlist network with 104 inputs and 54 outputs.

3.163.6.1. Executing ABC.

3.163.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.163.7.1. Executing ABC.

3.163.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 2 outputs.

3.163.8.1. Executing ABC.

3.163.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.163.9.1. Executing ABC.

3.163.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.163.10.1. Executing ABC.

3.163.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.163.11.1. Executing ABC.

3.163.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 4 outputs.

3.163.12.1. Executing ABC.

3.163.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 10 inputs and 6 outputs.

3.163.13.1. Executing ABC.

3.163.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.163.14.1. Executing ABC.

3.163.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7524
Extracted 18 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.163.15.1. Executing ABC.

3.163.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7444
Extracted 261 gates and 486 wires to a netlist network with 225 inputs and 202 outputs.

3.163.16.1. Executing ABC.

3.163.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7458
Extracted 22 gates and 38 wires to a netlist network with 15 inputs and 13 outputs.

3.163.17.1. Executing ABC.

3.163.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7455
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 9 outputs.

3.163.18.1. Executing ABC.

3.163.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !\usbuart_core.rxres_cnt [2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.163.19.1. Executing ABC.

3.163.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7625, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 22 wires to a netlist network with 7 inputs and 8 outputs.

3.163.20.1. Executing ABC.

3.163.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7579, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 36 wires to a netlist network with 4 inputs and 14 outputs.

3.163.21.1. Executing ABC.

3.163.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7576, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 19 wires to a netlist network with 4 inputs and 2 outputs.

3.163.22.1. Executing ABC.

3.163.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7569, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 20 wires to a netlist network with 3 inputs and 6 outputs.

3.163.23.1. Executing ABC.

3.163.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7566, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 53 gates and 59 wires to a netlist network with 5 inputs and 18 outputs.

3.163.24.1. Executing ABC.

3.163.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7563, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 6 outputs.

3.163.25.1. Executing ABC.

3.163.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 5 outputs.

3.163.26.1. Executing ABC.

3.163.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7616, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 4 outputs.

3.163.27.1. Executing ABC.

3.163.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7606, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 4 outputs.

3.163.28.1. Executing ABC.

3.163.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7603, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 29 gates and 37 wires to a netlist network with 7 inputs and 9 outputs.

3.163.29.1. Executing ABC.

3.163.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7597, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 65 gates and 69 wires to a netlist network with 3 inputs and 11 outputs.

3.163.30.1. Executing ABC.

3.163.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7594, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 18 gates and 28 wires to a netlist network with 9 inputs and 6 outputs.

3.163.31.1. Executing ABC.

3.163.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22447$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 49 wires to a netlist network with 18 inputs and 20 outputs.

3.163.32.1. Executing ABC.

3.163.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7589, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 46 gates and 58 wires to a netlist network with 10 inputs and 18 outputs.

3.163.33.1. Executing ABC.

3.163.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$13700, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 32 wires to a netlist network with 2 inputs and 9 outputs.

3.163.34.1. Executing ABC.

3.163.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7585, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 15 wires to a netlist network with 1 inputs and 6 outputs.

3.163.35.1. Executing ABC.

3.163.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7582, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 41 wires to a netlist network with 9 inputs and 16 outputs.

3.163.36.1. Executing ABC.

3.163.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7637, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 147 gates and 282 wires to a netlist network with 135 inputs and 16 outputs.

3.163.37.1. Executing ABC.

3.163.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7633, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 5 outputs.

3.163.38.1. Executing ABC.

3.163.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22854$lo0, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.163.39.1. Executing ABC.

3.163.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7628, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 54 gates and 60 wires to a netlist network with 5 inputs and 30 outputs.

3.163.40.1. Executing ABC.

3.163.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7641, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 4 outputs.

3.163.41.1. Executing ABC.

3.163.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 27 wires to a netlist network with 12 inputs and 9 outputs.

3.163.42.1. Executing ABC.

3.163.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7510
Extracted 20 gates and 33 wires to a netlist network with 12 inputs and 7 outputs.

3.163.43.1. Executing ABC.

3.163.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7518
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 4 outputs.

3.163.44.1. Executing ABC.

3.163.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7544
Extracted 19 gates and 33 wires to a netlist network with 14 inputs and 8 outputs.

3.163.45.1. Executing ABC.

3.163.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 6 outputs.

3.163.46.1. Executing ABC.

3.163.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7552, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 33 gates and 53 wires to a netlist network with 19 inputs and 22 outputs.

3.163.47.1. Executing ABC.

3.163.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7515
Extracted 127 gates and 146 wires to a netlist network with 18 inputs and 42 outputs.

3.163.48.1. Executing ABC.

3.163.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 9 outputs.

3.163.49.1. Executing ABC.

3.163.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7449, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 50 gates and 74 wires to a netlist network with 24 inputs and 12 outputs.

3.163.50.1. Executing ABC.

3.163.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7452
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 4 outputs.

3.163.51.1. Executing ABC.

3.163.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 36 gates and 37 wires to a netlist network with 1 inputs and 24 outputs.

3.163.52.1. Executing ABC.

3.163.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7479, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 24 wires to a netlist network with 10 inputs and 6 outputs.

3.163.53.1. Executing ABC.

3.163.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7482, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 11 outputs.

3.163.54.1. Executing ABC.

3.163.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7485, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 137 gates and 282 wires to a netlist network with 145 inputs and 31 outputs.

3.163.55.1. Executing ABC.

3.163.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 28 gates and 37 wires to a netlist network with 9 inputs and 13 outputs.

3.163.56.1. Executing ABC.

3.163.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7489, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 26 gates and 41 wires to a netlist network with 14 inputs and 10 outputs.

3.163.57.1. Executing ABC.

3.163.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7494, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 57 gates and 90 wires to a netlist network with 31 inputs and 43 outputs.

3.163.58.1. Executing ABC.

3.163.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7503, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.163.59.1. Executing ABC.

3.163.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !\usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 43 gates and 44 wires to a netlist network with 0 inputs and 7 outputs.

3.163.60.1. Executing ABC.

3.163.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7649, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 127 gates and 132 wires to a netlist network with 4 inputs and 25 outputs.

3.163.61.1. Executing ABC.

3.163.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 64 gates and 112 wires to a netlist network with 48 inputs and 23 outputs.

3.163.62.1. Executing ABC.

3.163.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !\usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 46 gates and 48 wires to a netlist network with 2 inputs and 18 outputs.

3.163.63.1. Executing ABC.

3.163.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !\usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 35 gates and 35 wires to a netlist network with 0 inputs and 3 outputs.

3.163.64.1. Executing ABC.

3.163.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 38 gates and 68 wires to a netlist network with 30 inputs and 10 outputs.

3.163.65.1. Executing ABC.

3.163.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 954 gates and 1115 wires to a netlist network with 159 inputs and 63 outputs.

3.163.66.1. Executing ABC.

3.163.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !\usbuart_core.txres_cnt [2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.163.67.1. Executing ABC.

3.163.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 190 gates and 347 wires to a netlist network with 157 inputs and 21 outputs.

3.163.68.1. Executing ABC.

3.163.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 170 gates and 188 wires to a netlist network with 16 inputs and 14 outputs.

3.163.69.1. Executing ABC.

3.163.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7527
Extracted 18 gates and 28 wires to a netlist network with 10 inputs and 7 outputs.

3.163.70.1. Executing ABC.

3.163.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7473
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 9 outputs.

3.163.71.1. Executing ABC.

3.163.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7470
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 10 outputs.

3.163.72.1. Executing ABC.

3.163.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 1860 gates and 2112 wires to a netlist network with 251 inputs and 552 outputs.

3.163.73.1. Executing ABC.

3.163.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7461
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 11 outputs.

3.163.74.1. Executing ABC.

3.163.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7521
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 8 outputs.

3.163.75.1. Executing ABC.

yosys> abc -dff

3.164. Executing ABC pass (technology mapping using ABC).

3.164.1. Summary of detected clock domains:
  5 cells in clk=\clk_i, en=$abc$21462$auto$opt_dff.cc:194:make_patterns_logic$7668, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$23242$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$23091$auto$opt_dff.cc:194:make_patterns_logic$7633, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$23900$auto$opt_dff.cc:219:make_patterns_logic$7503, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$23458$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$23210$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$23180$auto$opt_dff.cc:194:make_patterns_logic$7641, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$22840$auto$opt_dff.cc:194:make_patterns_logic$7585, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$21451$u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  271 cells in clk=\clk_usb_48mhz_i, en=$abc$23616$auto$opt_dff.cc:194:make_patterns_logic$7485, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$23791$auto$opt_dff.cc:194:make_patterns_logic$7489, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$25305$lo01, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_usb_48mhz_i, en=$abc$22766$auto$opt_dff.cc:194:make_patterns_logic$7589, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$23283$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$22585$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$22575$auto$opt_dff.cc:219:make_patterns_logic$7563, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$22594$auto$opt_dff.cc:219:make_patterns_logic$7616, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$22408$auto$opt_dff.cc:219:make_patterns_logic$7455, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$21860$u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$21837$u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$21852$u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$21842$u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$21847$u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  85 cells in clk=\clk_usb_48mhz_i, en=$abc$24186$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  33 cells in clk=\clk_usb_48mhz_i, en=$abc$24229$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$21826$u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$21820$u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$25305$lo00, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$21430$auto$opt_dff.cc:219:make_patterns_logic$7539, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$25473$auto$opt_dff.cc:219:make_patterns_logic$7470, arst={ }, srst={ }
  416 cells in clk=\clk_i, en=$abc$21469$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$abc$23937$auto$opt_dff.cc:219:make_patterns_logic$7649, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$23526$auto$opt_dff.cc:219:make_patterns_logic$7452, arst={ }, srst={ }
  19 cells in clk=\clk_usb_48mhz_i, en=$abc$23226$auto$opt_dff.cc:219:make_patterns_logic$7510, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$23595$auto$opt_dff.cc:194:make_patterns_logic$7482, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  38 cells in clk=\clk_usb_48mhz_i, en=$abc$23476$auto$opt_dff.cc:219:make_patterns_logic$7449, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  118 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$21872$u_reg.intg_err, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$22604$auto$opt_dff.cc:194:make_patterns_logic$7606, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$22503$auto$opt_dff.cc:194:make_patterns_logic$7569, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$22488$auto$opt_dff.cc:219:make_patterns_logic$7576, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$22434$auto$opt_dff.cc:219:make_patterns_logic$7625, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  10 cells in clk=\clk_usb_48mhz_i, en=$abc$22704$auto$opt_dff.cc:194:make_patterns_logic$7594, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$abc$22614$auto$opt_dff.cc:194:make_patterns_logic$7603, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$22376$auto$opt_dff.cc:219:make_patterns_logic$7458, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$22447$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  195 cells in clk=\clk_usb_48mhz_i, en=$abc$22893$auto$opt_dff.cc:194:make_patterns_logic$7637, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  318 cells in clk=\clk_usb_48mhz_i, en=$abc$22854$lo0, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$22854$auto$opt_dff.cc:194:make_patterns_logic$7582, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$23255$auto$opt_dff.cc:219:make_patterns_logic$7544, arst={ }, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$abc$23760$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$23129$auto$opt_dff.cc:194:make_patterns_logic$7628, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  113 cells in clk=\clk_usb_48mhz_i, en=$abc$23346$auto$opt_dff.cc:219:make_patterns_logic$7515, arst={ }, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$25429$auto$opt_dff.cc:219:make_patterns_logic$7527, arst={ }, srst={ }
  53 cells in clk=\clk_usb_48mhz_i, en=$abc$24064$usbuart_core.usbuart_usbif.sof_valid, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  683 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7479, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$25305$usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  36 cells in clk=\clk_usb_48mhz_i, en=$abc$24229$lo14, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  40 cells in clk=\clk_usb_48mhz_i, en=$abc$23295$auto$opt_dff.cc:219:make_patterns_logic$7552, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  60 cells in clk=\clk_usb_48mhz_i, en=$abc$22642$auto$opt_dff.cc:194:make_patterns_logic$7597, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$21400$auto$opt_dff.cc:219:make_patterns_logic$7536, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$22099$auto$opt_dff.cc:219:make_patterns_logic$7524, arst={ }, srst={ }
  250 cells in clk=\clk_i, en=$abc$25002$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$25449$auto$opt_dff.cc:219:make_patterns_logic$7473, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$27132$auto$opt_dff.cc:219:make_patterns_logic$7461, arst={ }, srst={ }
  64 cells in clk=\clk_usb_48mhz_i, en=$abc$23817$auto$opt_dff.cc:219:make_patterns_logic$7494, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$24229$usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$22447$auto$opt_dff.cc:194:make_patterns_logic$7579, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=!$abc$24229$auto$simplemap.cc:257:simplemap_eqne$13700, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  298 cells in clk=\clk_usb_48mhz_i, en=$abc$22126$auto$opt_dff.cc:219:make_patterns_logic$7444, arst={ }, srst={ }
  55 cells in clk=\clk_usb_48mhz_i, en=$abc$22520$auto$opt_dff.cc:194:make_patterns_logic$7566, arst=!$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  574 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$27160$auto$opt_dff.cc:219:make_patterns_logic$7521, arst={ }, srst={ }

3.164.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21462$auto$opt_dff.cc:194:make_patterns_logic$7668, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.164.2.1. Executing ABC.

3.164.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23242$auto$opt_dff.cc:219:make_patterns_logic$7518
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.164.3.1. Executing ABC.

3.164.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23091$auto$opt_dff.cc:194:make_patterns_logic$7633, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.164.4.1. Executing ABC.

3.164.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23900$auto$opt_dff.cc:219:make_patterns_logic$7503, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.164.5.1. Executing ABC.

3.164.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23458$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 42 wires to a netlist network with 14 inputs and 11 outputs.

3.164.6.1. Executing ABC.

3.164.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23210$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 13 outputs.

3.164.7.1. Executing ABC.

3.164.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23180$auto$opt_dff.cc:194:make_patterns_logic$7641, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 3 outputs.

3.164.8.1. Executing ABC.

3.164.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22840$auto$opt_dff.cc:194:make_patterns_logic$7585, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 5 outputs.

3.164.9.1. Executing ABC.

3.164.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21451$u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.164.10.1. Executing ABC.

3.164.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23616$auto$opt_dff.cc:194:make_patterns_logic$7485, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 271 gates and 534 wires to a netlist network with 263 inputs and 14 outputs.

3.164.11.1. Executing ABC.

3.164.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23791$auto$opt_dff.cc:194:make_patterns_logic$7489, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 12 outputs.

3.164.12.1. Executing ABC.

3.164.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$25305$lo01, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.164.13.1. Executing ABC.

3.164.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22766$auto$opt_dff.cc:194:make_patterns_logic$7589, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 37 gates and 43 wires to a netlist network with 6 inputs and 16 outputs.

3.164.14.1. Executing ABC.

3.164.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27206$abc$23283$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.164.15.1. Executing ABC.

3.164.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22585$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.164.16.1. Executing ABC.

3.164.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22575$auto$opt_dff.cc:219:make_patterns_logic$7563, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs.

3.164.17.1. Executing ABC.

3.164.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22594$auto$opt_dff.cc:219:make_patterns_logic$7616, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.164.18.1. Executing ABC.

3.164.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22408$auto$opt_dff.cc:219:make_patterns_logic$7455
Extracted 18 gates and 25 wires to a netlist network with 7 inputs and 8 outputs.

3.164.19.1. Executing ABC.

3.164.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21860$u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.164.20.1. Executing ABC.

3.164.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21837$u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.164.21.1. Executing ABC.

3.164.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21852$u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.164.22.1. Executing ABC.

3.164.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21842$u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.164.23.1. Executing ABC.

3.164.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21847$u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.164.24.1. Executing ABC.

3.164.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24186$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 85 gates and 145 wires to a netlist network with 60 inputs and 32 outputs.

3.164.25.1. Executing ABC.

3.164.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24229$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 33 gates and 33 wires to a netlist network with 0 inputs and 17 outputs.

3.164.26.1. Executing ABC.

3.164.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21826$u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.164.27.1. Executing ABC.

3.164.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21820$u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.164.28.1. Executing ABC.

3.164.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$25305$lo00, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.164.29.1. Executing ABC.

3.164.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$21430$auto$opt_dff.cc:219:make_patterns_logic$7539
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 5 outputs.

3.164.30.1. Executing ABC.

3.164.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25473$auto$opt_dff.cc:219:make_patterns_logic$7470
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 10 outputs.

3.164.31.1. Executing ABC.

3.164.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27181$abc$21469$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 416 gates and 621 wires to a netlist network with 205 inputs and 53 outputs.

3.164.32.1. Executing ABC.

3.164.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23937$auto$opt_dff.cc:219:make_patterns_logic$7649, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 127 gates and 130 wires to a netlist network with 3 inputs and 25 outputs.

3.164.33.1. Executing ABC.

3.164.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23526$auto$opt_dff.cc:219:make_patterns_logic$7452
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 7 outputs.

3.164.34.1. Executing ABC.

3.164.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23226$auto$opt_dff.cc:219:make_patterns_logic$7510
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 9 outputs.

3.164.35.1. Executing ABC.

3.164.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23595$auto$opt_dff.cc:194:make_patterns_logic$7482, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 6 outputs.

3.164.36.1. Executing ABC.

3.164.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23476$auto$opt_dff.cc:219:make_patterns_logic$7449, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 38 gates and 61 wires to a netlist network with 23 inputs and 13 outputs.

3.164.37.1. Executing ABC.

3.164.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 118 gates and 136 wires to a netlist network with 18 inputs and 13 outputs.

3.164.38.1. Executing ABC.

3.164.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21872$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.164.39.1. Executing ABC.

3.164.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22604$auto$opt_dff.cc:194:make_patterns_logic$7606, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 7 outputs.

3.164.40.1. Executing ABC.

3.164.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22503$auto$opt_dff.cc:194:make_patterns_logic$7569, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 6 outputs.

3.164.41.1. Executing ABC.

3.164.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22488$auto$opt_dff.cc:219:make_patterns_logic$7576, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 19 wires to a netlist network with 4 inputs and 2 outputs.

3.164.42.1. Executing ABC.

3.164.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22434$auto$opt_dff.cc:219:make_patterns_logic$7625, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

3.164.43.1. Executing ABC.

3.164.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22704$auto$opt_dff.cc:194:make_patterns_logic$7594, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 5 outputs.

3.164.44.1. Executing ABC.

3.164.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22614$auto$opt_dff.cc:194:make_patterns_logic$7603, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 29 gates and 36 wires to a netlist network with 7 inputs and 11 outputs.

3.164.45.1. Executing ABC.

3.164.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22376$auto$opt_dff.cc:219:make_patterns_logic$7458
Extracted 18 gates and 32 wires to a netlist network with 14 inputs and 14 outputs.

3.164.46.1. Executing ABC.

3.164.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22447$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 31 wires to a netlist network with 15 inputs and 15 outputs.

3.164.47.1. Executing ABC.

3.164.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22893$auto$opt_dff.cc:194:make_patterns_logic$7637, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 195 gates and 202 wires to a netlist network with 6 inputs and 15 outputs.

3.164.48.1. Executing ABC.

3.164.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22854$lo0, asynchronously reset by !$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 318 gates and 600 wires to a netlist network with 282 inputs and 276 outputs.

3.164.49.1. Executing ABC.

3.164.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22854$auto$opt_dff.cc:194:make_patterns_logic$7582, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 36 wires to a netlist network with 9 inputs and 15 outputs.

3.164.50.1. Executing ABC.

3.164.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23255$auto$opt_dff.cc:219:make_patterns_logic$7544
Extracted 20 gates and 35 wires to a netlist network with 15 inputs and 9 outputs.

3.164.51.1. Executing ABC.

3.164.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23760$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 30 gates and 39 wires to a netlist network with 9 inputs and 12 outputs.

3.164.52.1. Executing ABC.

3.164.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23129$auto$opt_dff.cc:194:make_patterns_logic$7628, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 45 wires to a netlist network with 4 inputs and 25 outputs.

3.164.53.1. Executing ABC.

3.164.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23346$auto$opt_dff.cc:219:make_patterns_logic$7515
Extracted 113 gates and 131 wires to a netlist network with 18 inputs and 42 outputs.

3.164.54.1. Executing ABC.

3.164.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25429$auto$opt_dff.cc:219:make_patterns_logic$7527
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 6 outputs.

3.164.55.1. Executing ABC.

3.164.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24064$usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 53 gates and 99 wires to a netlist network with 46 inputs and 22 outputs.

3.164.56.1. Executing ABC.

3.164.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 683 gates and 854 wires to a netlist network with 170 inputs and 74 outputs.

3.164.57.1. Executing ABC.

3.164.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7479, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 6 outputs.

3.164.58.1. Executing ABC.

3.164.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25305$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 26 gates and 32 wires to a netlist network with 6 inputs and 13 outputs.

3.164.59.1. Executing ABC.

3.164.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30049$lo63, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 36 gates and 38 wires to a netlist network with 2 inputs and 10 outputs.

3.164.60.1. Executing ABC.

3.164.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23295$auto$opt_dff.cc:219:make_patterns_logic$7552, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 40 gates and 64 wires to a netlist network with 24 inputs and 20 outputs.

3.164.61.1. Executing ABC.

3.164.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22642$auto$opt_dff.cc:194:make_patterns_logic$7597, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 12 outputs.

3.164.62.1. Executing ABC.

3.164.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$21400$auto$opt_dff.cc:219:make_patterns_logic$7536
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 13 outputs.

3.164.63.1. Executing ABC.

3.164.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22099$auto$opt_dff.cc:219:make_patterns_logic$7524
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 8 outputs.

3.164.64.1. Executing ABC.

3.164.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25002$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 250 gates and 477 wires to a netlist network with 227 inputs and 84 outputs.

3.164.65.1. Executing ABC.

3.164.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25449$auto$opt_dff.cc:219:make_patterns_logic$7473
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 8 outputs.

3.164.66.1. Executing ABC.

3.164.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27132$auto$opt_dff.cc:219:make_patterns_logic$7461
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.164.67.1. Executing ABC.

3.164.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23817$auto$opt_dff.cc:219:make_patterns_logic$7494, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 64 gates and 97 wires to a netlist network with 33 inputs and 40 outputs.

3.164.68.1. Executing ABC.

3.164.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24229$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 20 gates and 22 wires to a netlist network with 2 inputs and 4 outputs.

3.164.69.1. Executing ABC.

3.164.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22447$auto$opt_dff.cc:194:make_patterns_logic$7579, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 31 wires to a netlist network with 4 inputs and 13 outputs.

3.164.70.1. Executing ABC.

3.164.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$abc$24229$auto$simplemap.cc:257:simplemap_eqne$13700, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 23 gates and 26 wires to a netlist network with 3 inputs and 10 outputs.

3.164.71.1. Executing ABC.

3.164.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22126$auto$opt_dff.cc:219:make_patterns_logic$7444
Extracted 298 gates and 574 wires to a netlist network with 276 inputs and 253 outputs.

3.164.72.1. Executing ABC.

3.164.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22520$auto$opt_dff.cc:194:make_patterns_logic$7566, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 55 gates and 59 wires to a netlist network with 4 inputs and 18 outputs.

3.164.73.1. Executing ABC.

3.164.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 574 gates and 1090 wires to a netlist network with 516 inputs and 560 outputs.

3.164.74.1. Executing ABC.

3.164.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27160$auto$opt_dff.cc:219:make_patterns_logic$7521
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 8 outputs.

3.164.75.1. Executing ABC.

yosys> abc -dff

3.165. Executing ABC pass (technology mapping using ABC).

3.165.1. Summary of detected clock domains:
  4 cells in clk=\clk_i, en=$abc$27181$abc$21462$auto$opt_dff.cc:194:make_patterns_logic$7668, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$27188$abc$23242$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$27199$abc$23091$auto$opt_dff.cc:194:make_patterns_logic$7633, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$27206$abc$23900$auto$opt_dff.cc:219:make_patterns_logic$7503, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$27263$abc$23180$auto$opt_dff.cc:194:make_patterns_logic$7641, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$27308$abc$21451$u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$abc$27739$abc$23791$auto$opt_dff.cc:194:make_patterns_logic$7489, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$28824$lo20, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$27206$abc$23283$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$30049$abc$22585$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$30049$abc$22575$auto$opt_dff.cc:219:make_patterns_logic$7563, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$27832$abc$22594$auto$opt_dff.cc:219:make_patterns_logic$7616, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  380 cells in clk=\clk_usb_48mhz_i, en=$abc$27316$abc$23616$auto$opt_dff.cc:194:make_patterns_logic$7485, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$27859$abc$21860$u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$27868$abc$21837$u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$27873$abc$21852$u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$27878$abc$21842$u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$27883$abc$21847$u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  64 cells in clk=\clk_usb_48mhz_i, en=$abc$27891$abc$24186$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$28013$abc$21826$u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$28023$abc$21820$u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$28824$lo13, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$28038$abc$21430$auto$opt_dff.cc:219:make_patterns_logic$7539, arst={ }, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$27840$abc$22408$auto$opt_dff.cc:219:make_patterns_logic$7455, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$28050$abc$25473$auto$opt_dff.cc:219:make_patterns_logic$7470, arst={ }, srst={ }
  10 cells in clk=\clk_usb_48mhz_i, en=$abc$27292$abc$22840$auto$opt_dff.cc:194:make_patterns_logic$7585, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$28719$abc$23526$auto$opt_dff.cc:219:make_patterns_logic$7452, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$28734$abc$23226$auto$opt_dff.cc:219:make_patterns_logic$7510, arst={ }, srst={ }
  26 cells in clk=\clk_usb_48mhz_i, en=$abc$28752$abc$23595$auto$opt_dff.cc:194:make_patterns_logic$7482, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$abc$28775$abc$23476$auto$opt_dff.cc:219:make_patterns_logic$7449, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  108 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$28942$abc$21872$u_reg.intg_err, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$29168$abc$22604$auto$opt_dff.cc:194:make_patterns_logic$7606, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$29187$abc$22503$auto$opt_dff.cc:194:make_patterns_logic$7569, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$29204$abc$22488$auto$opt_dff.cc:219:make_patterns_logic$7576, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$29219$abc$22434$auto$opt_dff.cc:219:make_patterns_logic$7625, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$29227$abc$22704$auto$opt_dff.cc:194:make_patterns_logic$7594, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$29242$abc$22614$auto$opt_dff.cc:194:make_patterns_logic$7603, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$29272$abc$22376$auto$opt_dff.cc:219:make_patterns_logic$7458, arst={ }, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$29342$abc$22893$auto$opt_dff.cc:194:make_patterns_logic$7637, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  319 cells in clk=\clk_usb_48mhz_i, en=$abc$29714$lo6, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  25 cells in clk=\clk_usb_48mhz_i, en=$abc$27215$abc$23458$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$29714$abc$22854$auto$opt_dff.cc:194:make_patterns_logic$7582, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$29751$abc$23255$auto$opt_dff.cc:219:make_patterns_logic$7544, arst={ }, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$29780$abc$23760$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$29303$abc$22447$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  38 cells in clk=\clk_usb_48mhz_i, en=$abc$29810$abc$23129$auto$opt_dff.cc:194:make_patterns_logic$7628, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$27245$abc$23210$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$29965$abc$25429$auto$opt_dff.cc:219:make_patterns_logic$7527, arst={ }, srst={ }
  105 cells in clk=\clk_usb_48mhz_i, en=$abc$29855$abc$23346$auto$opt_dff.cc:219:make_patterns_logic$7515, arst={ }, srst={ }
  40 cells in clk=\clk_usb_48mhz_i, en=$abc$29982$abc$24064$usbuart_core.usbuart_usbif.sof_valid, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$30720$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7479, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$30734$abc$25305$usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  55 cells in clk=\clk_usb_48mhz_i, en=$abc$31785$abc$22520$auto$opt_dff.cc:194:make_patterns_logic$7566, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=$abc$30049$lo63, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  35 cells in clk=\clk_usb_48mhz_i, en=$abc$30049$abc$24229$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!$abc$30954$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  37 cells in clk=\clk_usb_48mhz_i, en=$abc$27772$abc$22766$auto$opt_dff.cc:194:make_patterns_logic$7589, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$abc$28591$abc$23937$auto$opt_dff.cc:219:make_patterns_logic$7649, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  541 cells in clk=\clk_i, en=$abc$27181$abc$21469$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  47 cells in clk=\clk_usb_48mhz_i, en=$abc$30791$abc$23295$auto$opt_dff.cc:219:make_patterns_logic$7552, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$30901$abc$21400$auto$opt_dff.cc:219:make_patterns_logic$7536, arst={ }, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$30931$abc$22099$auto$opt_dff.cc:219:make_patterns_logic$7524, arst={ }, srst={ }
  151 cells in clk=\clk_i, en=$abc$30954$abc$25002$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!$abc$30954$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$31259$abc$25449$auto$opt_dff.cc:219:make_patterns_logic$7473, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$31280$abc$27132$auto$opt_dff.cc:219:make_patterns_logic$7461, arst={ }, srst={ }
  63 cells in clk=\clk_usb_48mhz_i, en=$abc$31307$abc$23817$auto$opt_dff.cc:219:make_patterns_logic$7494, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  19 cells in clk=\clk_usb_48mhz_i, en=$abc$31383$abc$24229$usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$31404$abc$22447$auto$opt_dff.cc:194:make_patterns_logic$7579, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=!$abc$31444$abc$24229$auto$simplemap.cc:257:simplemap_eqne$13700, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  290 cells in clk=\clk_usb_48mhz_i, en=$abc$31477$abc$22126$auto$opt_dff.cc:219:make_patterns_logic$7444, arst={ }, srst={ }
  60 cells in clk=\clk_usb_48mhz_i, en=$abc$30840$abc$22642$auto$opt_dff.cc:194:make_patterns_logic$7597, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  683 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  698 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$33428$abc$27160$auto$opt_dff.cc:219:make_patterns_logic$7521, arst={ }, srst={ }

3.165.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27181$abc$21462$auto$opt_dff.cc:194:make_patterns_logic$7668, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.165.2.1. Executing ABC.

3.165.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27188$abc$23242$auto$opt_dff.cc:219:make_patterns_logic$7518
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.165.3.1. Executing ABC.

3.165.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27199$abc$23091$auto$opt_dff.cc:194:make_patterns_logic$7633, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.165.4.1. Executing ABC.

3.165.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27206$abc$23900$auto$opt_dff.cc:219:make_patterns_logic$7503, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.165.5.1. Executing ABC.

3.165.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27263$abc$23180$auto$opt_dff.cc:194:make_patterns_logic$7641, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 3 outputs.

3.165.6.1. Executing ABC.

3.165.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27308$abc$21451$u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.165.7.1. Executing ABC.

3.165.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27739$abc$23791$auto$opt_dff.cc:194:make_patterns_logic$7489, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 29 gates and 58 wires to a netlist network with 29 inputs and 16 outputs.

3.165.8.1. Executing ABC.

3.165.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$28824$lo20, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.165.9.1. Executing ABC.

3.165.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27206$abc$23283$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.165.10.1. Executing ABC.

3.165.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30049$abc$22585$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.165.11.1. Executing ABC.

3.165.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30049$abc$22575$auto$opt_dff.cc:219:make_patterns_logic$7563, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs.

3.165.12.1. Executing ABC.

3.165.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27832$abc$22594$auto$opt_dff.cc:219:make_patterns_logic$7616, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.165.13.1. Executing ABC.

3.165.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27316$abc$23616$auto$opt_dff.cc:194:make_patterns_logic$7485, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 380 gates and 647 wires to a netlist network with 267 inputs and 19 outputs.

3.165.14.1. Executing ABC.

3.165.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27859$abc$21860$u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.165.15.1. Executing ABC.

3.165.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27868$abc$21837$u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.165.16.1. Executing ABC.

3.165.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27873$abc$21852$u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.165.17.1. Executing ABC.

3.165.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27878$abc$21842$u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.165.18.1. Executing ABC.

3.165.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27883$abc$21847$u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.165.19.1. Executing ABC.

3.165.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27891$abc$24186$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 64 gates and 112 wires to a netlist network with 47 inputs and 25 outputs.

3.165.20.1. Executing ABC.

3.165.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28013$abc$21826$u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.165.21.1. Executing ABC.

3.165.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28023$abc$21820$u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.165.22.1. Executing ABC.

3.165.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$28824$lo13, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.165.23.1. Executing ABC.

3.165.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28038$abc$21430$auto$opt_dff.cc:219:make_patterns_logic$7539
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.165.24.1. Executing ABC.

3.165.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27840$abc$22408$auto$opt_dff.cc:219:make_patterns_logic$7455
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 7 outputs.

3.165.25.1. Executing ABC.

3.165.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28050$abc$25473$auto$opt_dff.cc:219:make_patterns_logic$7470
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 10 outputs.

3.165.26.1. Executing ABC.

3.165.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27292$abc$22840$auto$opt_dff.cc:194:make_patterns_logic$7585, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 4 outputs.

3.165.27.1. Executing ABC.

3.165.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28719$abc$23526$auto$opt_dff.cc:219:make_patterns_logic$7452
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.165.28.1. Executing ABC.

3.165.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28734$abc$23226$auto$opt_dff.cc:219:make_patterns_logic$7510
Extracted 16 gates and 27 wires to a netlist network with 11 inputs and 9 outputs.

3.165.29.1. Executing ABC.

3.165.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28752$abc$23595$auto$opt_dff.cc:194:make_patterns_logic$7482, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 11 outputs.

3.165.30.1. Executing ABC.

3.165.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28775$abc$23476$auto$opt_dff.cc:219:make_patterns_logic$7449, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 19 outputs.

3.165.31.1. Executing ABC.

3.165.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 108 gates and 125 wires to a netlist network with 17 inputs and 11 outputs.

3.165.32.1. Executing ABC.

3.165.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28942$abc$21872$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.165.33.1. Executing ABC.

3.165.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29168$abc$22604$auto$opt_dff.cc:194:make_patterns_logic$7606, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 6 outputs.

3.165.34.1. Executing ABC.

3.165.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29187$abc$22503$auto$opt_dff.cc:194:make_patterns_logic$7569, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 6 outputs.

3.165.35.1. Executing ABC.

3.165.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29204$abc$22488$auto$opt_dff.cc:219:make_patterns_logic$7576, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 2 outputs.

3.165.36.1. Executing ABC.

3.165.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29219$abc$22434$auto$opt_dff.cc:219:make_patterns_logic$7625, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.165.37.1. Executing ABC.

3.165.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29227$abc$22704$auto$opt_dff.cc:194:make_patterns_logic$7594, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 6 outputs.

3.165.38.1. Executing ABC.

3.165.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29242$abc$22614$auto$opt_dff.cc:194:make_patterns_logic$7603, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 35 wires to a netlist network with 7 inputs and 10 outputs.

3.165.39.1. Executing ABC.

3.165.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29272$abc$22376$auto$opt_dff.cc:219:make_patterns_logic$7458
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 13 outputs.

3.165.40.1. Executing ABC.

3.165.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29342$abc$22893$auto$opt_dff.cc:194:make_patterns_logic$7637, asynchronously reset by !$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 34 wires to a netlist network with 7 inputs and 8 outputs.

3.165.41.1. Executing ABC.

3.165.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29714$lo6, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 319 gates and 599 wires to a netlist network with 280 inputs and 276 outputs.

3.165.42.1. Executing ABC.

3.165.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27215$abc$23458$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 25 gates and 34 wires to a netlist network with 9 inputs and 10 outputs.

3.165.43.1. Executing ABC.

3.165.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29714$abc$22854$auto$opt_dff.cc:194:make_patterns_logic$7582, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 36 wires to a netlist network with 9 inputs and 15 outputs.

3.165.44.1. Executing ABC.

3.165.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29751$abc$23255$auto$opt_dff.cc:219:make_patterns_logic$7544
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 9 outputs.

3.165.45.1. Executing ABC.

3.165.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29780$abc$23760$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 28 gates and 36 wires to a netlist network with 8 inputs and 11 outputs.

3.165.46.1. Executing ABC.

3.165.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29303$abc$22447$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 22 gates and 42 wires to a netlist network with 20 inputs and 21 outputs.

3.165.47.1. Executing ABC.

3.165.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29810$abc$23129$auto$opt_dff.cc:194:make_patterns_logic$7628, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 38 gates and 42 wires to a netlist network with 4 inputs and 24 outputs.

3.165.48.1. Executing ABC.

3.165.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27245$abc$23210$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 14 outputs.

3.165.49.1. Executing ABC.

3.165.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29965$abc$25429$auto$opt_dff.cc:219:make_patterns_logic$7527
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 7 outputs.

3.165.50.1. Executing ABC.

3.165.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29855$abc$23346$auto$opt_dff.cc:219:make_patterns_logic$7515
Extracted 105 gates and 120 wires to a netlist network with 15 inputs and 40 outputs.

3.165.51.1. Executing ABC.

3.165.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29982$abc$24064$usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 40 gates and 75 wires to a netlist network with 35 inputs and 14 outputs.

3.165.52.1. Executing ABC.

3.165.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30720$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7479, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 6 outputs.

3.165.53.1. Executing ABC.

3.165.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30734$abc$25305$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 28 gates and 37 wires to a netlist network with 9 inputs and 14 outputs.

3.165.54.1. Executing ABC.

3.165.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31785$abc$22520$auto$opt_dff.cc:194:make_patterns_logic$7566, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 55 gates and 59 wires to a netlist network with 4 inputs and 18 outputs.

3.165.55.1. Executing ABC.

3.165.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30049$lo63, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 23 gates and 26 wires to a netlist network with 3 inputs and 10 outputs.

3.165.56.1. Executing ABC.

3.165.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30049$abc$24229$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$30954$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 35 gates and 39 wires to a netlist network with 4 inputs and 19 outputs.

3.165.57.1. Executing ABC.

3.165.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27772$abc$22766$auto$opt_dff.cc:194:make_patterns_logic$7589, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 37 gates and 43 wires to a netlist network with 6 inputs and 16 outputs.

3.165.58.1. Executing ABC.

3.165.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28591$abc$23937$auto$opt_dff.cc:219:make_patterns_logic$7649, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 127 gates and 130 wires to a netlist network with 3 inputs and 25 outputs.

3.165.59.1. Executing ABC.

3.165.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27181$abc$21469$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 541 gates and 809 wires to a netlist network with 268 inputs and 54 outputs.

3.165.60.1. Executing ABC.

3.165.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30791$abc$23295$auto$opt_dff.cc:219:make_patterns_logic$7552, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 47 gates and 77 wires to a netlist network with 30 inputs and 28 outputs.

3.165.61.1. Executing ABC.

3.165.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30901$abc$21400$auto$opt_dff.cc:219:make_patterns_logic$7536
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 13 outputs.

3.165.62.1. Executing ABC.

3.165.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30931$abc$22099$auto$opt_dff.cc:219:make_patterns_logic$7524
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.165.63.1. Executing ABC.

3.165.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30954$abc$25002$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$35791$abc$30954$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 151 gates and 328 wires to a netlist network with 177 inputs and 98 outputs.

3.165.64.1. Executing ABC.

3.165.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31259$abc$25449$auto$opt_dff.cc:219:make_patterns_logic$7473
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 9 outputs.

3.165.65.1. Executing ABC.

3.165.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31280$abc$27132$auto$opt_dff.cc:219:make_patterns_logic$7461
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs.

3.165.66.1. Executing ABC.

3.165.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31307$abc$23817$auto$opt_dff.cc:219:make_patterns_logic$7494, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 63 gates and 95 wires to a netlist network with 32 inputs and 38 outputs.

3.165.67.1. Executing ABC.

3.165.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31383$abc$24229$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$35675$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 19 gates and 19 wires to a netlist network with 0 inputs and 3 outputs.

3.165.68.1. Executing ABC.

3.165.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31404$abc$22447$auto$opt_dff.cc:194:make_patterns_logic$7579, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 32 wires to a netlist network with 4 inputs and 14 outputs.

3.165.69.1. Executing ABC.

3.165.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$abc$31444$abc$24229$auto$simplemap.cc:257:simplemap_eqne$13700, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 28 wires to a netlist network with 4 inputs and 11 outputs.

3.165.70.1. Executing ABC.

3.165.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31477$abc$22126$auto$opt_dff.cc:219:make_patterns_logic$7444
Extracted 290 gates and 555 wires to a netlist network with 265 inputs and 252 outputs.

3.165.71.1. Executing ABC.

3.165.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30840$abc$22642$auto$opt_dff.cc:194:make_patterns_logic$7597, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 12 outputs.

3.165.72.1. Executing ABC.

3.165.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 683 gates and 854 wires to a netlist network with 170 inputs and 74 outputs.

3.165.73.1. Executing ABC.

3.165.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 698 gates and 1217 wires to a netlist network with 519 inputs and 666 outputs.

3.165.74.1. Executing ABC.

3.165.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33428$abc$27160$auto$opt_dff.cc:219:make_patterns_logic$7521
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 8 outputs.

3.165.75.1. Executing ABC.

yosys> abc -dff

3.166. Executing ABC pass (technology mapping using ABC).

3.166.1. Summary of detected clock domains:
  4 cells in clk=\clk_i, en=$abc$33447$abc$27181$abc$21462$auto$opt_dff.cc:194:make_patterns_logic$7668, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$33453$abc$27188$abc$23242$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$33464$abc$27199$abc$23091$auto$opt_dff.cc:194:make_patterns_logic$7633, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$33471$abc$27206$abc$23900$auto$opt_dff.cc:219:make_patterns_logic$7503, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$33478$abc$27263$abc$23180$auto$opt_dff.cc:194:make_patterns_logic$7641, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$33507$abc$27308$abc$21451$u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$abc$33515$abc$27739$abc$23791$auto$opt_dff.cc:194:make_patterns_logic$7489, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$37412$abc$27206$abc$23283$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$33559$abc$30049$abc$22585$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$33564$abc$30049$abc$22575$auto$opt_dff.cc:219:make_patterns_logic$7563, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$34408$lo07, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$33573$abc$27832$abc$22594$auto$opt_dff.cc:219:make_patterns_logic$7616, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  436 cells in clk=\clk_usb_48mhz_i, en=$abc$33580$abc$27316$abc$23616$auto$opt_dff.cc:194:make_patterns_logic$7485, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$34112$abc$27859$abc$21860$u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$34121$abc$27868$abc$21837$u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$34126$abc$27873$abc$21852$u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$34131$abc$27878$abc$21842$u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$34136$abc$27883$abc$21847$u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_usb_48mhz_i, en=$abc$34144$abc$27891$abc$24186$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$34206$abc$28013$abc$21826$u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$34216$abc$28023$abc$21820$u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$34408$lo08, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$34231$abc$28038$abc$21430$auto$opt_dff.cc:219:make_patterns_logic$7539, arst={ }, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$34243$abc$27840$abc$22408$auto$opt_dff.cc:219:make_patterns_logic$7455, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$34259$abc$28050$abc$25473$auto$opt_dff.cc:219:make_patterns_logic$7470, arst={ }, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$34286$abc$27292$abc$22840$auto$opt_dff.cc:194:make_patterns_logic$7585, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$34299$abc$28719$abc$23526$auto$opt_dff.cc:219:make_patterns_logic$7452, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$34312$abc$28734$abc$23226$auto$opt_dff.cc:219:make_patterns_logic$7510, arst={ }, srst={ }
  19 cells in clk=\clk_usb_48mhz_i, en=$abc$34329$abc$28752$abc$23595$auto$opt_dff.cc:194:make_patterns_logic$7482, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$abc$34353$abc$28775$abc$23476$auto$opt_dff.cc:219:make_patterns_logic$7449, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$34521$abc$28942$abc$21872$u_reg.intg_err, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$34751$abc$29168$abc$22604$auto$opt_dff.cc:194:make_patterns_logic$7606, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$34786$abc$29204$abc$22488$auto$opt_dff.cc:219:make_patterns_logic$7576, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$34801$abc$29219$abc$22434$auto$opt_dff.cc:219:make_patterns_logic$7625, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$34769$abc$29187$abc$22503$auto$opt_dff.cc:194:make_patterns_logic$7569, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$34809$abc$29227$abc$22704$auto$opt_dff.cc:194:make_patterns_logic$7594, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$34824$abc$29242$abc$22614$auto$opt_dff.cc:194:make_patterns_logic$7603, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  25 cells in clk=\clk_usb_48mhz_i, en=$abc$34883$abc$29342$abc$22893$auto$opt_dff.cc:194:make_patterns_logic$7637, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  318 cells in clk=\clk_usb_48mhz_i, en=$abc$35273$lo8, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=$abc$35248$abc$27215$abc$23458$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=$abc$35273$abc$29714$abc$22854$auto$opt_dff.cc:194:make_patterns_logic$7582, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$35310$abc$29751$abc$23255$auto$opt_dff.cc:219:make_patterns_logic$7544, arst={ }, srst={ }
  26 cells in clk=\clk_usb_48mhz_i, en=$abc$35337$abc$29780$abc$23760$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$35367$abc$29303$abc$22447$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$35412$abc$29810$abc$23129$auto$opt_dff.cc:194:make_patterns_logic$7628, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$35456$abc$27245$abc$23210$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$35475$abc$29965$abc$25429$auto$opt_dff.cc:219:make_patterns_logic$7527, arst={ }, srst={ }
  109 cells in clk=\clk_usb_48mhz_i, en=$abc$35494$abc$29855$abc$23346$auto$opt_dff.cc:219:make_patterns_logic$7515, arst={ }, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$35606$abc$29982$abc$24064$usbuart_core.usbuart_usbif.sof_valid, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$35661$abc$30720$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7479, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$35675$abc$30734$abc$25305$usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!$abc$35675$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  57 cells in clk=\clk_usb_48mhz_i, en=$abc$35706$abc$31785$abc$22520$auto$opt_dff.cc:194:make_patterns_logic$7566, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=$abc$37412$lo52, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  34 cells in clk=\clk_usb_48mhz_i, en=$abc$35791$abc$30049$abc$24229$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!$abc$35791$abc$30954$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  37 cells in clk=\clk_usb_48mhz_i, en=$abc$35827$abc$27772$abc$22766$auto$opt_dff.cc:194:make_patterns_logic$7589, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$abc$35865$abc$28591$abc$23937$auto$opt_dff.cc:219:make_patterns_logic$7649, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  523 cells in clk=\clk_i, en=$abc$35993$abc$27181$abc$21469$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_usb_48mhz_i, en=$abc$36563$abc$30791$abc$23295$auto$opt_dff.cc:219:make_patterns_logic$7552, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$36626$abc$30901$abc$21400$auto$opt_dff.cc:219:make_patterns_logic$7536, arst={ }, srst={ }
  707 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$36656$abc$30931$abc$22099$auto$opt_dff.cc:219:make_patterns_logic$7524, arst={ }, srst={ }
  151 cells in clk=\clk_i, en=$abc$36679$abc$30954$abc$25002$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!$abc$35791$abc$30954$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$36830$abc$31259$abc$25449$auto$opt_dff.cc:219:make_patterns_logic$7473, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$36852$abc$31280$abc$27132$auto$opt_dff.cc:219:make_patterns_logic$7461, arst={ }, srst={ }
  61 cells in clk=\clk_usb_48mhz_i, en=$abc$36878$abc$31307$abc$23817$auto$opt_dff.cc:219:make_patterns_logic$7494, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  19 cells in clk=\clk_usb_48mhz_i, en=$abc$37412$abc$31383$abc$24229$usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!$abc$35675$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$abc$36972$abc$31404$abc$22447$auto$opt_dff.cc:194:make_patterns_logic$7579, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=!$abc$37013$abc$31444$abc$24229$auto$simplemap.cc:257:simplemap_eqne$13700, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  19 cells in clk=\clk_usb_48mhz_i, en=$abc$34853$abc$29272$abc$22376$auto$opt_dff.cc:219:make_patterns_logic$7458, arst={ }, srst={ }
  104 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  293 cells in clk=\clk_usb_48mhz_i, en=$abc$37047$abc$31477$abc$22126$auto$opt_dff.cc:219:make_patterns_logic$7444, arst={ }, srst={ }
  61 cells in clk=\clk_usb_48mhz_i, en=$abc$37351$abc$30840$abc$22642$auto$opt_dff.cc:194:make_patterns_logic$7597, arst=!$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  789 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$39806$abc$33428$abc$27160$auto$opt_dff.cc:219:make_patterns_logic$7521, arst={ }, srst={ }

3.166.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33447$abc$27181$abc$21462$auto$opt_dff.cc:194:make_patterns_logic$7668, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.166.2.1. Executing ABC.

3.166.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33453$abc$27188$abc$23242$auto$opt_dff.cc:219:make_patterns_logic$7518
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.166.3.1. Executing ABC.

3.166.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33464$abc$27199$abc$23091$auto$opt_dff.cc:194:make_patterns_logic$7633, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.166.4.1. Executing ABC.

3.166.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33471$abc$27206$abc$23900$auto$opt_dff.cc:219:make_patterns_logic$7503, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.166.5.1. Executing ABC.

3.166.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33478$abc$27263$abc$23180$auto$opt_dff.cc:194:make_patterns_logic$7641, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 3 outputs.

3.166.6.1. Executing ABC.

3.166.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33507$abc$27308$abc$21451$u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.166.7.1. Executing ABC.

3.166.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33515$abc$27739$abc$23791$auto$opt_dff.cc:194:make_patterns_logic$7489, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 29 gates and 58 wires to a netlist network with 29 inputs and 16 outputs.

3.166.8.1. Executing ABC.

3.166.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37412$abc$27206$abc$23283$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 7 outputs.

3.166.9.1. Executing ABC.

3.166.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33559$abc$30049$abc$22585$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.166.10.1. Executing ABC.

3.166.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33564$abc$30049$abc$22575$auto$opt_dff.cc:219:make_patterns_logic$7563, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs.

3.166.11.1. Executing ABC.

3.166.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$34408$lo07, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.166.12.1. Executing ABC.

3.166.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33573$abc$27832$abc$22594$auto$opt_dff.cc:219:make_patterns_logic$7616, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.166.13.1. Executing ABC.

3.166.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33580$abc$27316$abc$23616$auto$opt_dff.cc:194:make_patterns_logic$7485, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 436 gates and 703 wires to a netlist network with 267 inputs and 19 outputs.

3.166.14.1. Executing ABC.

3.166.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34112$abc$27859$abc$21860$u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.166.15.1. Executing ABC.

3.166.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34121$abc$27868$abc$21837$u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.166.16.1. Executing ABC.

3.166.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34126$abc$27873$abc$21852$u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.166.17.1. Executing ABC.

3.166.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34131$abc$27878$abc$21842$u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.166.18.1. Executing ABC.

3.166.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34136$abc$27883$abc$21847$u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.166.19.1. Executing ABC.

3.166.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34144$abc$27891$abc$24186$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 35 gates and 61 wires to a netlist network with 26 inputs and 17 outputs.

3.166.20.1. Executing ABC.

3.166.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34206$abc$28013$abc$21826$u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.166.21.1. Executing ABC.

3.166.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34216$abc$28023$abc$21820$u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.166.22.1. Executing ABC.

3.166.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$34408$lo08, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.166.23.1. Executing ABC.

3.166.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34231$abc$28038$abc$21430$auto$opt_dff.cc:219:make_patterns_logic$7539
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.166.24.1. Executing ABC.

3.166.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34243$abc$27840$abc$22408$auto$opt_dff.cc:219:make_patterns_logic$7455
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.166.25.1. Executing ABC.

3.166.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34259$abc$28050$abc$25473$auto$opt_dff.cc:219:make_patterns_logic$7470
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 10 outputs.

3.166.26.1. Executing ABC.

3.166.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34286$abc$27292$abc$22840$auto$opt_dff.cc:194:make_patterns_logic$7585, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 10 wires to a netlist network with 2 inputs and 4 outputs.

3.166.27.1. Executing ABC.

3.166.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34299$abc$28719$abc$23526$auto$opt_dff.cc:219:make_patterns_logic$7452
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 6 outputs.

3.166.28.1. Executing ABC.

3.166.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34312$abc$28734$abc$23226$auto$opt_dff.cc:219:make_patterns_logic$7510
Extracted 16 gates and 27 wires to a netlist network with 11 inputs and 9 outputs.

3.166.29.1. Executing ABC.

3.166.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34329$abc$28752$abc$23595$auto$opt_dff.cc:194:make_patterns_logic$7482, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 9 outputs.

3.166.30.1. Executing ABC.

3.166.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34353$abc$28775$abc$23476$auto$opt_dff.cc:219:make_patterns_logic$7449, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 19 outputs.

3.166.31.1. Executing ABC.

3.166.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34521$abc$28942$abc$21872$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.166.32.1. Executing ABC.

3.166.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34751$abc$29168$abc$22604$auto$opt_dff.cc:194:make_patterns_logic$7606, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 6 outputs.

3.166.33.1. Executing ABC.

3.166.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34786$abc$29204$abc$22488$auto$opt_dff.cc:219:make_patterns_logic$7576, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 2 outputs.

3.166.34.1. Executing ABC.

3.166.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34801$abc$29219$abc$22434$auto$opt_dff.cc:219:make_patterns_logic$7625, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.166.35.1. Executing ABC.

3.166.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34769$abc$29187$abc$22503$auto$opt_dff.cc:194:make_patterns_logic$7569, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 6 outputs.

3.166.36.1. Executing ABC.

3.166.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34809$abc$29227$abc$22704$auto$opt_dff.cc:194:make_patterns_logic$7594, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 18 wires to a netlist network with 5 inputs and 7 outputs.

3.166.37.1. Executing ABC.

3.166.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34824$abc$29242$abc$22614$auto$opt_dff.cc:194:make_patterns_logic$7603, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 35 wires to a netlist network with 7 inputs and 10 outputs.

3.166.38.1. Executing ABC.

3.166.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34883$abc$29342$abc$22893$auto$opt_dff.cc:194:make_patterns_logic$7637, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 25 gates and 29 wires to a netlist network with 4 inputs and 7 outputs.

3.166.39.1. Executing ABC.

3.166.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35273$lo8, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 318 gates and 598 wires to a netlist network with 280 inputs and 276 outputs.

3.166.40.1. Executing ABC.

3.166.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35248$abc$27215$abc$23458$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 33 wires to a netlist network with 9 inputs and 10 outputs.

3.166.41.1. Executing ABC.

3.166.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35273$abc$29714$abc$22854$auto$opt_dff.cc:194:make_patterns_logic$7582, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 29 wires to a netlist network with 5 inputs and 13 outputs.

3.166.42.1. Executing ABC.

3.166.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35310$abc$29751$abc$23255$auto$opt_dff.cc:219:make_patterns_logic$7544
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 9 outputs.

3.166.43.1. Executing ABC.

3.166.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35337$abc$29780$abc$23760$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 26 gates and 34 wires to a netlist network with 8 inputs and 11 outputs.

3.166.44.1. Executing ABC.

3.166.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35367$abc$29303$abc$22447$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 21 gates and 39 wires to a netlist network with 18 inputs and 20 outputs.

3.166.45.1. Executing ABC.

3.166.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35412$abc$29810$abc$23129$auto$opt_dff.cc:194:make_patterns_logic$7628, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 45 wires to a netlist network with 4 inputs and 24 outputs.

3.166.46.1. Executing ABC.

3.166.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35456$abc$27245$abc$23210$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 12 outputs.

3.166.47.1. Executing ABC.

3.166.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35475$abc$29965$abc$25429$auto$opt_dff.cc:219:make_patterns_logic$7527
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 7 outputs.

3.166.48.1. Executing ABC.

3.166.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35494$abc$29855$abc$23346$auto$opt_dff.cc:219:make_patterns_logic$7515
Extracted 109 gates and 124 wires to a netlist network with 15 inputs and 41 outputs.

3.166.49.1. Executing ABC.

3.166.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35606$abc$29982$abc$24064$usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 78 wires to a netlist network with 37 inputs and 14 outputs.

3.166.50.1. Executing ABC.

3.166.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35661$abc$30720$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7479, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.166.51.1. Executing ABC.

3.166.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35675$abc$30734$abc$25305$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$35675$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 26 gates and 33 wires to a netlist network with 7 inputs and 14 outputs.

3.166.52.1. Executing ABC.

3.166.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35706$abc$31785$abc$22520$auto$opt_dff.cc:194:make_patterns_logic$7566, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 57 gates and 61 wires to a netlist network with 4 inputs and 18 outputs.

3.166.53.1. Executing ABC.

3.166.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37412$lo52, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 28 wires to a netlist network with 4 inputs and 10 outputs.

3.166.54.1. Executing ABC.

3.166.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35791$abc$30049$abc$24229$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$35791$abc$30954$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 34 gates and 36 wires to a netlist network with 2 inputs and 18 outputs.

3.166.55.1. Executing ABC.

3.166.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35827$abc$27772$abc$22766$auto$opt_dff.cc:194:make_patterns_logic$7589, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 37 gates and 43 wires to a netlist network with 6 inputs and 16 outputs.

3.166.56.1. Executing ABC.

3.166.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35865$abc$28591$abc$23937$auto$opt_dff.cc:219:make_patterns_logic$7649, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 127 gates and 130 wires to a netlist network with 3 inputs and 25 outputs.

3.166.57.1. Executing ABC.

3.166.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35993$abc$27181$abc$21469$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 523 gates and 791 wires to a netlist network with 268 inputs and 54 outputs.

3.166.58.1. Executing ABC.

3.166.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36563$abc$30791$abc$23295$auto$opt_dff.cc:219:make_patterns_logic$7552, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 49 gates and 83 wires to a netlist network with 34 inputs and 31 outputs.

3.166.59.1. Executing ABC.

3.166.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36626$abc$30901$abc$21400$auto$opt_dff.cc:219:make_patterns_logic$7536
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 13 outputs.

3.166.60.1. Executing ABC.

3.166.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 707 gates and 875 wires to a netlist network with 168 inputs and 60 outputs.

3.166.61.1. Executing ABC.

3.166.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36656$abc$30931$abc$22099$auto$opt_dff.cc:219:make_patterns_logic$7524
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs.

3.166.62.1. Executing ABC.

3.166.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36679$abc$30954$abc$25002$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$41946$abc$35791$abc$30954$abc$24131$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 151 gates and 327 wires to a netlist network with 176 inputs and 98 outputs.

3.166.63.1. Executing ABC.

3.166.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36830$abc$31259$abc$25449$auto$opt_dff.cc:219:make_patterns_logic$7473
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 8 outputs.

3.166.64.1. Executing ABC.

3.166.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36852$abc$31280$abc$27132$auto$opt_dff.cc:219:make_patterns_logic$7461
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs.

3.166.65.1. Executing ABC.

3.166.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36878$abc$31307$abc$23817$auto$opt_dff.cc:219:make_patterns_logic$7494, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 38 outputs.

3.166.66.1. Executing ABC.

3.166.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$42810$abc$37412$abc$31383$abc$24229$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$41832$abc$35675$abc$28824$abc$25305$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 19 gates and 19 wires to a netlist network with 0 inputs and 3 outputs.

3.166.67.1. Executing ABC.

3.166.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36972$abc$31404$abc$22447$auto$opt_dff.cc:194:make_patterns_logic$7579, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 37 wires to a netlist network with 7 inputs and 15 outputs.

3.166.68.1. Executing ABC.

3.166.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$abc$37013$abc$31444$abc$24229$auto$simplemap.cc:257:simplemap_eqne$13700, asynchronously reset by !$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 29 wires to a netlist network with 5 inputs and 11 outputs.

3.166.69.1. Executing ABC.

3.166.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34853$abc$29272$abc$22376$auto$opt_dff.cc:219:make_patterns_logic$7458
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 13 outputs.

3.166.70.1. Executing ABC.

3.166.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 104 gates and 121 wires to a netlist network with 17 inputs and 11 outputs.

3.166.71.1. Executing ABC.

3.166.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37047$abc$31477$abc$22126$auto$opt_dff.cc:219:make_patterns_logic$7444
Extracted 293 gates and 561 wires to a netlist network with 268 inputs and 254 outputs.

3.166.72.1. Executing ABC.

3.166.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37351$abc$30840$abc$22642$auto$opt_dff.cc:194:make_patterns_logic$7597, asynchronously reset by !$abc$43881$abc$34883$abc$29379$abc$24229$usbuart_core.usbuart_usbif.rst_ni
Extracted 61 gates and 64 wires to a netlist network with 3 inputs and 13 outputs.

3.166.73.1. Executing ABC.

3.166.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 789 gates and 1304 wires to a netlist network with 515 inputs and 759 outputs.

3.166.74.1. Executing ABC.

3.166.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$39806$abc$33428$abc$27160$auto$opt_dff.cc:219:make_patterns_logic$7521
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 8 outputs.

3.166.75.1. Executing ABC.

yosys> opt_ffinv

3.167. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> opt_expr

3.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~75 debug messages>

yosys> opt_merge -nomux

3.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

yosys> opt_muxtree

3.170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.171. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.173. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.174. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$42810$auto$blifparse.cc:362:parse_blif$42851 ($_DFF_PN0_) from module usbuart (D = $abc$42810$new_n933_, Q = $abc$42810$lo40).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44942 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo2, Q = $abc$44430$lo511).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44941 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo0, Q = $abc$44430$lo510).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44940 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo1, Q = $abc$44430$lo509).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44939 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo6, Q = $abc$44430$lo508).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44938 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo0, Q = $abc$44430$lo507).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44937 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo4, Q = $abc$44430$lo506).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44936 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo3, Q = $abc$44430$lo505).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44935 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo4, Q = $abc$44430$lo504).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44934 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo7, Q = $abc$44430$lo503).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44933 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo2, Q = $abc$44430$lo502).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44932 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo5, Q = $abc$44430$lo501).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44931 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo3, Q = $abc$44430$lo500).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44930 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo7, Q = $abc$44430$lo499).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44929 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo1, Q = $abc$44430$lo498).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44928 ($_DFF_P_) from module usbuart (D = $abc$44430$abc$44058$lo5, Q = $abc$44430$lo497).

yosys> opt_clean

3.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 18 unused cells and 32037 unused wires.
<suppressed ~404 debug messages>

yosys> opt_expr

3.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.177. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.178. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.180. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.181. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44927 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[6] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44926 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$38113$lo511).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44925 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$38113$lo510).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44924 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$38113$lo509).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44923 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$38113$lo508).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44922 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$38113$lo507).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44921 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$38113$lo506).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44920 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$38113$lo505).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44919 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$38113$lo504).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44918 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$38113$lo503).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44917 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$38113$lo502).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44916 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$38113$lo501).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44915 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$38113$lo500).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44914 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = $abc$38113$lo499).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44913 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$38113$lo498).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44912 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$38113$lo497).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44911 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$31841$lo511).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44910 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[14] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44909 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[13] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44908 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[9] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44907 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[9] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44906 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$31841$lo506).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44905 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$31841$lo505).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44904 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[9] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44903 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$31841$lo503).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44902 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[9] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44901 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[14] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44900 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[13] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44899 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[13] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44898 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[13] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44897 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[13] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44896 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[13] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44895 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[14] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44894 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[14] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44893 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[13] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44892 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[13] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44891 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$25500$lo511).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44890 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$25500$lo510).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44889 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$25500$lo509).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44888 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$25500$lo508).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44887 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = $abc$25500$lo507).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44886 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$25500$lo506).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44885 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$25500$lo505).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44884 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$25500$lo504).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44883 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$25500$lo503).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44882 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$25500$lo502).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44881 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$25500$lo501).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44880 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$25500$lo500).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44879 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = $abc$25500$lo499).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44878 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$25500$lo498).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44877 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$25500$lo497).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44876 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$25500$lo496).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44875 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$25500$lo495).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44874 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$25500$lo494).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44873 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$25500$lo493).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44872 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$25500$lo492).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44871 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = $abc$25500$lo491).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44870 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$25500$lo490).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44869 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$25500$lo489).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44868 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$25500$lo488).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44867 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$25500$lo487).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44866 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$25500$lo486).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44865 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$25500$lo485).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44864 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$25500$lo484).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44863 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = $abc$25500$lo483).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44862 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$25500$lo482).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44861 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$25500$lo481).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44860 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$25500$lo480).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44859 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$25500$lo479).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44858 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$25500$lo478).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44857 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$25500$lo477).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44856 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$25500$lo476).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44855 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = $abc$25500$lo475).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44854 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$25500$lo474).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44853 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$25500$lo473).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44852 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$25500$lo472).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44851 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$25500$lo471).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44850 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$25500$lo470).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44849 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$25500$lo469).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44848 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$25500$lo468).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44847 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = $abc$25500$lo467).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44846 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$25500$lo466).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44845 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$25500$lo465).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44844 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$25500$lo464).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44843 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$25500$lo463).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44842 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$25500$lo462).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44841 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$25500$lo461).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44840 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$25500$lo460).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44839 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = $abc$25500$lo459).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44838 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$25500$lo458).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44837 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$25500$lo457).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44836 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$25500$lo456).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44835 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = $abc$25500$lo455).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44834 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = $abc$25500$lo454).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44833 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = $abc$25500$lo453).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44832 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = $abc$25500$lo452).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44831 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = $abc$25500$lo451).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44830 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = $abc$25500$lo450).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44829 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = $abc$25500$lo449).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44828 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = $abc$25500$lo448).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44827 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo447).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44826 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo446).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44825 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo445).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44824 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo444).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44823 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo443).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44822 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo442).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44821 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo441).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44820 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo440).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44819 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo439).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44818 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo438).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44817 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo437).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44816 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo436).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44815 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo435).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44814 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo434).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44813 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo433).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44812 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo432).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44811 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo431).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44810 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo430).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44809 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo429).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44808 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo428).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44807 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo427).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44806 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo426).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44805 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo425).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44804 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo424).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44803 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo423).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44802 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo422).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44801 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo421).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44800 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo420).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44799 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo419).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44798 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo418).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44797 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo417).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44796 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo416).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44795 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo415).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44794 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo414).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44793 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo413).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44792 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo412).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44791 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo411).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44790 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo410).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44789 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo409).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44788 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo408).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44787 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo407).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44786 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo406).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44785 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo405).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44784 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo404).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44783 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo403).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44782 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo402).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44781 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo401).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44780 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo400).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44779 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo399).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44778 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo398).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44777 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo397).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44776 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo396).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44775 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo395).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44774 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo394).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44773 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo393).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44772 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo392).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44771 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo391).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44770 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo390).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44769 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo389).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44768 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo388).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44767 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo387).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44766 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo386).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44765 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo385).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44764 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo384).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44763 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo383).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44762 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo382).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44761 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo381).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44760 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo380).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44759 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo379).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44758 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo378).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44757 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo377).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44756 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo376).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44755 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo375).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44754 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo374).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44753 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo373).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44752 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo372).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44751 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo371).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44750 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo370).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44749 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo369).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44748 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo368).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44747 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo367).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44746 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo366).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44745 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo365).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44744 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo364).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44743 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo363).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44742 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo362).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44741 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo361).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44740 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo360).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44739 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo359).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44738 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo358).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44737 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo357).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44736 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo356).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44735 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo355).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44734 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo354).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44733 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo353).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44732 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo352).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44731 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo351).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44730 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo350).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44729 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo349).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44728 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo348).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44727 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo347).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44726 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo346).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44725 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo345).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44724 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo344).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44723 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo343).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44722 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo342).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44721 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo341).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44720 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo340).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44719 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo339).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44718 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo338).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44717 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo337).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44716 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo336).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44715 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo335).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44714 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo334).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44713 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo333).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44712 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo332).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44711 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo331).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44710 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo330).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44709 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo329).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44708 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo328).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44707 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo327).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44706 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo326).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44705 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo325).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44704 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo324).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44703 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo323).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44702 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo322).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44701 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo321).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44700 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo320).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44699 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo319).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44698 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo318).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44697 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo317).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44696 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo316).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44695 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo315).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44694 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo314).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44693 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo313).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44692 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo312).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44691 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo311).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44690 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo310).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44689 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo309).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44688 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo308).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44687 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo307).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44686 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo306).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44685 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo305).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44684 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo304).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44683 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo303).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44682 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo302).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44681 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo301).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44680 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo300).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44679 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo299).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44678 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo298).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44677 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo297).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44676 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo296).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44675 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo295).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44674 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo294).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44673 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo293).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44672 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo292).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44671 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo291).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44670 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo290).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44669 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo289).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44668 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo288).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44667 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo287).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44666 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo286).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44665 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo285).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44664 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo284).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44663 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo283).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44662 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo282).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44661 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo281).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44660 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo280).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44659 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo279).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44658 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo278).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44657 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo277).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44656 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo276).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44655 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo275).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44654 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo274).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44653 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo273).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44652 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo272).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44651 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo271).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44650 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo270).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44649 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo269).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44648 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo268).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44647 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo267).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44646 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo266).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44645 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo265).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44644 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo264).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44643 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo263).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44642 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo262).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44641 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo261).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44640 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo260).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44639 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo259).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44638 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo258).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44637 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo257).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44636 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo256).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44635 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo255).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44634 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo254).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44633 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo253).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44632 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo252).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44631 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo251).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44630 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo250).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44629 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo249).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44628 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo248).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44627 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo247).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44626 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo246).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44625 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo245).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44624 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo244).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44623 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo243).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44622 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo242).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44621 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo241).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44620 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo240).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44619 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo239).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44618 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo238).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44617 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo237).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44616 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo236).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44615 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo235).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44614 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo234).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44613 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo233).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44612 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo232).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44611 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo231).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44610 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo230).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44609 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo229).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44608 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo228).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44607 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo227).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44606 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo226).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44605 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo225).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44604 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo224).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44603 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo223).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44602 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo222).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44601 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo221).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44600 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo220).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44599 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo219).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44598 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo218).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44597 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo217).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44596 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo216).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44595 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo215).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44594 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo214).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44593 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo213).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44592 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo212).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44591 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo211).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44590 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo210).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44589 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo209).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44588 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo208).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44587 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo207).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44586 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo206).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44585 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo205).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44584 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo204).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44583 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo203).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44582 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo202).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44581 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo201).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44580 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo200).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44579 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$25500$lo199).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44578 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$25500$lo198).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44577 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$25500$lo197).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44576 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$25500$lo196).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44575 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$25500$lo195).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44574 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$25500$lo194).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44573 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$25500$lo193).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44572 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$25500$lo192).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44571 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[26] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44570 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[26] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44569 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[26] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44568 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[26] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44567 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[26] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44566 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[26] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44565 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[26] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44564 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[26] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44563 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[25] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44562 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[25] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44561 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[25] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44560 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[25] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44559 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[25] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44558 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[25] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44557 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[25] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44556 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[25] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44555 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[24] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44554 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[24] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44553 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[24] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44552 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[24] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44551 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[24] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44550 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[24] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44549 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[24] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44548 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[24] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44547 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[31] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44546 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[31] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44545 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[31] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44544 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[31] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44543 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[31] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44542 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[31] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44541 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[31] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44540 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[31] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44539 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[30] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44538 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[30] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44537 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[30] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44536 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[30] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44535 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[30] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44534 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[30] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44533 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[30] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44532 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[30] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44531 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[10] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44530 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[10] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44529 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[10] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44528 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[10] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44527 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[10] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44526 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[10] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44525 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[10] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44524 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[10] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44523 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[29] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44522 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[29] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44521 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[29] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44520 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[29] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44519 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[29] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44518 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[29] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44517 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[29] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44516 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[29] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44515 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[28] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44514 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[28] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44513 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[28] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44512 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[28] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44511 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[28] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44510 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[28] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44509 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[28] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44508 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[28] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44507 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[27] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44506 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[27] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44505 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[27] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44504 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[27] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44503 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[27] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44502 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[27] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44501 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[27] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44500 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[27] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44499 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[12] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44498 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[12] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44497 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[12] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44496 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[12] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44495 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[12] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44494 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[12] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44493 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[12] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44492 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[12] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44491 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[23] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44490 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[23] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44489 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[23] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44488 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[23] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44487 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[23] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44486 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[23] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44485 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[23] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44484 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[23] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44483 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[0] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44482 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[0] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44481 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[0] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44480 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[0] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44479 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[0] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44478 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[0] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44477 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[0] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44476 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[0] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44475 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[1] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44474 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[1] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44473 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[1] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44472 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[1] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44471 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[1] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44470 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[1] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44469 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[1] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44468 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[1] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44467 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[2] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44466 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[2] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44465 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[2] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44464 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[2] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44463 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[2] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44462 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[2] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44461 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[2] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44460 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[2] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44459 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[11] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44458 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[11] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44457 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[11] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44456 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[11] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44455 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[11] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44454 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[11] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44453 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[11] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44452 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[11] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44451 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[3] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44450 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[3] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44449 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[3] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44448 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[3] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44447 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[3] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44446 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[3] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44445 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[3] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44444 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[3] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44443 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[4] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44442 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[4] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44441 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[4] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44440 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[4] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44439 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[4] [3]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44438 ($_DFF_P_) from module usbuart (D = $abc$31477$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[4] [2]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44437 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [1], Q = \usbuart_core.usbuart_rxfifo.storage[4] [1]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44436 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [0], Q = \usbuart_core.usbuart_rxfifo.storage[4] [0]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44435 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [7], Q = \usbuart_core.usbuart_rxfifo.storage[5] [7]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44434 ($_DFF_P_) from module usbuart (D = \usbuart_core.usb_if_rx_fifo_wdata [6], Q = \usbuart_core.usbuart_rxfifo.storage[5] [6]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44433 ($_DFF_P_) from module usbuart (D = $abc$31477$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[5] [5]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44432 ($_DFF_P_) from module usbuart (D = $abc$31477$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[5] [4]).
Adding EN signal on $abc$44430$auto$blifparse.cc:362:parse_blif$44431 ($_DFF_P_) from module usbuart (D = $abc$31477$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[5] [3]).

yosys> opt_clean

3.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 497 unused cells and 497 unused wires.
<suppressed ~498 debug messages>

yosys> opt_expr

3.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.187. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.188. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 3

yosys> bmuxmap

3.191. Executing BMUXMAP pass.

yosys> demuxmap

3.192. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_eQG467/abc_tmp_1.scr

3.193. Executing ABC pass (technology mapping using ABC).

3.193.1. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Extracted 3452 gates and 4539 wires to a netlist network with 1087 inputs and 522 outputs.

3.193.1.1. Executing ABC.
DE:   #PIs = 1087  #Luts =  1103  Max Lvl =  20  Avg Lvl =   5.93  [   0.51 sec. at Pass 0]
DE:   #PIs = 1087  #Luts =   968  Max Lvl =  13  Avg Lvl =   4.74  [   8.61 sec. at Pass 1]
DE:   #PIs = 1087  #Luts =   958  Max Lvl =  12  Avg Lvl =   4.56  [   2.22 sec. at Pass 2]
DE:   #PIs = 1087  #Luts =   947  Max Lvl =  13  Avg Lvl =   4.42  [   4.51 sec. at Pass 3]
DE:   #PIs = 1087  #Luts =   936  Max Lvl =  13  Avg Lvl =   4.55  [   4.35 sec. at Pass 4]
DE:   #PIs = 1087  #Luts =   927  Max Lvl =  13  Avg Lvl =   4.73  [   3.36 sec. at Pass 5]
DE:   #PIs = 1087  #Luts =   927  Max Lvl =  13  Avg Lvl =   4.73  [   2.13 sec. at Pass 6]
DE:   #PIs = 1087  #Luts =   926  Max Lvl =  12  Avg Lvl =   4.65  [   2.52 sec. at Pass 7]
DE:   #PIs = 1087  #Luts =   925  Max Lvl =  12  Avg Lvl =   4.62  [   3.34 sec. at Pass 8]
DE:   #PIs = 1087  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.51  [   6.29 sec. at Pass 9]
DE:   #PIs = 1087  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.51  [   4.01 sec. at Pass 10]
DE:   #PIs = 1087  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.51  [   3.98 sec. at Pass 11]
DE:   #PIs = 1087  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.51  [   2.70 sec. at Pass 12]
DE:   #PIs = 1087  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.51  [   0.95 sec. at Pass 13]

yosys> opt_expr

3.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.199. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.200. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$41653$auto$blifparse.cc:362:parse_blif$41658 ($_DFFE_PP_) from module usbuart.

yosys> opt_clean

3.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 2 unused cells and 4523 unused wires.
<suppressed ~92 debug messages>

yosys> opt_expr

3.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.206. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.207. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 2

yosys> opt_ffinv

3.210. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.211. Printing statistics.

=== usbuart ===

   Number of wires:               3390
   Number of wire bits:           7341
   Number of public wires:        1773
   Number of public wire bits:    5714
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1929
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  299
     $_DFFE_PN1P_                    2
     $_DFFE_PP_                    610
     $_DFF_PN0_                     94
     $_DFF_PN1_                      2
     $lut                          918


yosys> shregmap -minlen 8 -maxlen 20

3.212. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.213. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.214. Printing statistics.

=== usbuart ===

   Number of wires:               3390
   Number of wire bits:           7341
   Number of public wires:        1773
   Number of public wire bits:    5714
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1929
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  299
     $_DFFE_PN1P_                    2
     $_DFFE_PP0P_                  610
     $_DFF_PN0_                     94
     $_DFF_PN1_                      2
     $lut                          918


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.215. Executing TECHMAP pass (map to technology primitives).

3.215.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.215.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.215.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~2679 debug messages>

yosys> opt_expr -mux_undef

3.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~23204 debug messages>

yosys> simplemap

3.217. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge

3.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~13074 debug messages>
Removed a total of 4358 cells.

yosys> opt_dff -nodffe -nosdff

3.220. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.221. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 1 unused cells and 7335 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~919 debug messages>

yosys> opt_merge -nomux

3.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.227. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.228. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_eQG467/abc_tmp_2.scr

3.231. Executing ABC pass (technology mapping using ABC).

3.231.1. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Extracted 4078 gates and 5162 wires to a netlist network with 1082 inputs and 516 outputs.

3.231.1.1. Executing ABC.
DE:   #PIs = 1082  #Luts =   921  Max Lvl =  12  Avg Lvl =   4.52  [   0.17 sec. at Pass 0]
DE:   #PIs = 1082  #Luts =   921  Max Lvl =  12  Avg Lvl =   4.52  [   3.83 sec. at Pass 1]
DE:   #PIs = 1082  #Luts =   921  Max Lvl =  12  Avg Lvl =   4.52  [   1.28 sec. at Pass 2]
DE:   #PIs = 1082  #Luts =   921  Max Lvl =  12  Avg Lvl =   4.52  [   2.46 sec. at Pass 3]
DE:   #PIs = 1082  #Luts =   920  Max Lvl =  12  Avg Lvl =   4.67  [   1.38 sec. at Pass 4]
DE:   #PIs = 1082  #Luts =   918  Max Lvl =  11  Avg Lvl =   4.62  [   3.55 sec. at Pass 5]
DE:   #PIs = 1082  #Luts =   918  Max Lvl =  11  Avg Lvl =   4.62  [   2.09 sec. at Pass 6]
DE:   #PIs = 1082  #Luts =   917  Max Lvl =  13  Avg Lvl =   4.80  [   3.58 sec. at Pass 7]
DE:   #PIs = 1082  #Luts =   917  Max Lvl =  13  Avg Lvl =   4.80  [   2.43 sec. at Pass 8]
DE:   #PIs = 1082  #Luts =   917  Max Lvl =  13  Avg Lvl =   4.80  [   3.88 sec. at Pass 9]
DE:   #PIs = 1082  #Luts =   917  Max Lvl =  13  Avg Lvl =   4.80  [   2.35 sec. at Pass 10]
DE:   #PIs = 1082  #Luts =   917  Max Lvl =  12  Avg Lvl =   4.71  [   0.92 sec. at Pass 11]

yosys> opt_expr

3.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.235. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.237. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.238. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 4361 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.241. Executing HIERARCHY pass (managing design hierarchy).

3.241.1. Analyzing design hierarchy..
Top module:  \usbuart

3.241.2. Analyzing design hierarchy..
Top module:  \usbuart
Removed 0 unused modules.

yosys> stat

3.242. Printing statistics.

=== usbuart ===

   Number of wires:               3386
   Number of wire bits:           7337
   Number of public wires:        1769
   Number of public wire bits:    5710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1928
     $lut                          917
     dffsre                       1011


yosys> opt_clean -purge

3.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 1648 unused wires.
<suppressed ~1648 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.244. Executing Verilog backend.
Dumping module `\usbuart'.

Warnings: 282 unique messages, 283 total
End of script. Logfile hash: 915d7f036a, CPU: user 25.94s system 0.96s, MEM: 106.21 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 92% 6x abc (242 sec), 2% 57x opt_expr (5 sec), ...
real 154.38
user 240.39
sys 22.44
