#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 25 15:22:50 2021
# Process ID: 26550
# Current directory: /home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1
# Command line: vivado -log rvfpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rvfpga.tcl -notrace
# Log file: /home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/rvfpga.vdi
# Journal file: /home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source rvfpga.tcl -notrace
Command: link_design -top rvfpga -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1839.629 ; gain = 0.000 ; free physical = 5314 ; free virtual = 12228
INFO: [Netlist 29-17] Analyzing 3760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pepitoigrillo/Documents/RVfpga/src/liteDRAM.xdc]
Finished Parsing XDC File [/home/pepitoigrillo/Documents/RVfpga/src/liteDRAM.xdc]
Parsing XDC File [/home/pepitoigrillo/Documents/RVfpga/src/rvfpga.xdc]
Finished Parsing XDC File [/home/pepitoigrillo/Documents/RVfpga/src/rvfpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2105.617 ; gain = 0.000 ; free physical = 4938 ; free virtual = 11852
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 694 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 608 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 51 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2105.617 ; gain = 661.480 ; free physical = 4938 ; free virtual = 11852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2179.391 ; gain = 73.773 ; free physical = 4933 ; free virtual = 11847

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 19f4acb50

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2676.242 ; gain = 496.852 ; free physical = 4413 ; free virtual = 11344

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b55ccab4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.023 ; gain = 0.000 ; free physical = 4312 ; free virtual = 11250
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 61 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1db7cfa1d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.023 ; gain = 0.000 ; free physical = 4311 ; free virtual = 11249
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16e09d748

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.023 ; gain = 0.000 ; free physical = 4309 ; free virtual = 11247
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 16e09d748

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2859.023 ; gain = 0.000 ; free physical = 4311 ; free virtual = 11249
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16e09d748

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2859.023 ; gain = 0.000 ; free physical = 4311 ; free virtual = 11249
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ee493ddd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2859.023 ; gain = 0.000 ; free physical = 4310 ; free virtual = 11248
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              61  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               4  |                                             24  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2859.023 ; gain = 0.000 ; free physical = 4316 ; free virtual = 11254
Ending Logic Optimization Task | Checksum: e7fca1a9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2859.023 ; gain = 0.000 ; free physical = 4316 ; free virtual = 11254

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.892 | TNS=-4559.394 |
INFO: [Power 33-23] Power model is not available for STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 79 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 158
Ending PowerOpt Patch Enables Task | Checksum: e7fca1a9

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3844.543 ; gain = 0.000 ; free physical = 4124 ; free virtual = 11061
Ending Power Optimization Task | Checksum: e7fca1a9

Time (s): cpu = 00:08:29 ; elapsed = 00:07:22 . Memory (MB): peak = 3844.543 ; gain = 985.520 ; free physical = 4194 ; free virtual = 11131

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e7fca1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3844.543 ; gain = 0.000 ; free physical = 4194 ; free virtual = 11131

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3844.543 ; gain = 0.000 ; free physical = 4194 ; free virtual = 11131
Ending Netlist Obfuscation Task | Checksum: e7fca1a9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3844.543 ; gain = 0.000 ; free physical = 4194 ; free virtual = 11131
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:09:10 ; elapsed = 00:07:45 . Memory (MB): peak = 3844.543 ; gain = 1738.926 ; free physical = 4194 ; free virtual = 11131
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3844.543 ; gain = 0.000 ; free physical = 4194 ; free virtual = 11131
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3844.543 ; gain = 0.000 ; free physical = 4192 ; free virtual = 11130
INFO: [Common 17-1381] The checkpoint '/home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/rvfpga_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3844.543 ; gain = 0.000 ; free physical = 4192 ; free virtual = 11150
INFO: [runtcl-4] Executing : report_drc -file rvfpga_drc_opted.rpt -pb rvfpga_drc_opted.pb -rpx rvfpga_drc_opted.rpx
Command: report_drc -file rvfpga_drc_opted.rpt -pb rvfpga_drc_opted.pb -rpx rvfpga_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/rvfpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC BIIVRC-1] Bank IO standard internal Vref conflict: Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, ddram_dq[0]   (SSTL18_II, Vref=0.900V) 
 at site IOB_X1Y54 conflict with constrained INTERNAL_VREF of 0.750V.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[4] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[4] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[5] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[5] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[6] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[6] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[7] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[7] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/wb_dout_way_sel_lp[0].dc_rw_adr_ff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 4181 ; free virtual = 11141
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6910fb90

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 4181 ; free virtual = 11141
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 4181 ; free virtual = 11141

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_1__4203' is driving clock pin of 18 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/bus_intf/ldst_dual_dc3ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[3] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/access_fault_dc3ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_1__4204' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc2_clkenff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_hit_rdc_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/hitable_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_1__31' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/exu/mul_e1/low_e2_ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_1__32' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/exu/mul_e1/low_e3_ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_1__4205' is driving clock pin of 13 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/dec_nonblock_load_freeze_dc3ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc3_clkenff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_hit_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/hitable_dc23_ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__1' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/exu/mul_e1/ld_rs1_byp_e1_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/exu/mul_e1/ld_rs2_byp_e1_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/exu/mul_e1/low_e1_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/exu/mul_e1/rs1_sign_e1_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/exu/mul_e1/rs2_sign_e1_ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__552' is driving clock pin of 256 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[6].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[6].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[6].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[6].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[6].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__553' is driving clock pin of 256 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__554' is driving clock pin of 256 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__555' is driving clock pin of 256 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__556' is driving clock pin of 256 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__557' is driving clock pin of 256 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__558' is driving clock pin of 256 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__559' is driving clock pin of 256 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__560' is driving clock pin of 256 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__580' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/bus_intf/ldst_dual_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/access_fault_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_external_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_dccm_dc2ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc2ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__581' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc1_clkenff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc1ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__582' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc4_clkenff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc4ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__583' is driving clock pin of 98 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_errorff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_timerff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_timerff/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_timerff/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__746' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/unc_miss_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__747' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__748' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__749' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__750' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__751' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__752' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__753' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__754' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__865' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__866' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__867' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__868' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__869' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__870' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__871' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__872' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__873' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__874' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__875' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__876' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__877' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__878' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__879' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__880' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__881' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__882' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__883' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__884' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__885' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__886' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__887' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__888' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__889' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__890' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__891' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__892' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__893' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__894' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__895' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[0]_i_2__896' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__143' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__144' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__145' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__146' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__147' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__148' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__149' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__150' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__17' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__214' is driving clock pin of 64 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__215' is driving clock pin of 64 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__216' is driving clock pin of 64 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[1]_i_2__217' is driving clock pin of 64 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__36' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__37' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__38' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__39' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__40' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__41' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__42' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[2]_i_2__43' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/dout[31]_i_2__40' is driving clock pin of 78 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_hi_ff/dout_reg[0] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_hi_ff/dout_reg[10] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_hi_ff/dout_reg[11] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_hi_ff/dout_reg[12] {FDCE}
	swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_hi_ff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_0_i_1' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_0_i_1__0' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_0_i_1__1' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_0_i_1__2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_0_i_1__3' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_0_i_1__4' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_0_i_1__5' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_0_i_1__6' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 {RAMB36E1}
	swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_i_1__29' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[0].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg {RAMB18E1}
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[0].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_i_1__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_i_1__30' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[1].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg {RAMB18E1}
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[1].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_i_1__31' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[2].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg {RAMB18E1}
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[2].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_i_1__32' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[3].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg {RAMB18E1}
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[3].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_i_1__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/ram_core_reg_i_1__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg {RAMB18E1}
WARNING: [Place 30-568] A LUT 'clk_gen/rptc_hrc[31]_i_3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/timer_ptc/rptc_hrc_reg[0] {FDCE}
	swervolf/timer_ptc/rptc_hrc_reg[10] {FDCE}
	swervolf/timer_ptc/rptc_hrc_reg[11] {FDCE}
	swervolf/timer_ptc/rptc_hrc_reg[12] {FDCE}
	swervolf/timer_ptc/rptc_hrc_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'swervolf/timer_ptc/rptc_cntr[31]_i_3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	swervolf/timer_ptc/rptc_cntr_reg[0] {FDCE}
	swervolf/timer_ptc/rptc_cntr_reg[10] {FDCE}
	swervolf/timer_ptc/rptc_cntr_reg[11] {FDCE}
	swervolf/timer_ptc/rptc_cntr_reg[12] {FDCE}
	swervolf/timer_ptc/rptc_cntr_reg[13] {FDCE}
INFO: [Common 17-14] Message 'Place 30-568' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8920e2c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 4059 ; free virtual = 11024

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19a473d19

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3386 ; free virtual = 10352

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19a473d19

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3386 ; free virtual = 10352
Phase 1 Placer Initialization | Checksum: 19a473d19

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3381 ; free virtual = 10347

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1562914d4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3342 ; free virtual = 10308

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 1861 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1292 nets or cells. Created 758 new cells, deleted 534 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[6] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_19 could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[8] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[4] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_8__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[10] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[6] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_6__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_24 could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_27 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[2] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_10__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_12__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[7] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[9] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_3__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[1] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_11__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_12__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[9] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[2] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_10__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[7] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_5__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[5] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_7__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[3] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_9__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[8] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_4__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[1] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_11__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[10] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_2__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[5] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ADR[4] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_8__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_18[3] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_9__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[10] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_17 could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[2] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_10__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[6] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[8] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_4__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[7] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[1] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_2 could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[1] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[4] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[5] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[3] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[7] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_16[9] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[4] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[2] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[3] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[5] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[2] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_10__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_23 could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[6] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[4] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_8__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_12__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[7] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_5__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[10] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[6] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_6__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[5] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_7__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[1] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_11__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[3] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_9__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[1] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_13 could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dc_rw_tag_addr[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/ram_core_reg_i_14 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/DIBDI[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dc_mem/dc_tag_inst/pargen/ram_core_reg_i_18 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[6] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[8] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[9] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[4] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[7] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[3] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[2] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/genblock.dff/dffs/dc_wr_data[30] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/genblock.dff/dffs/ram_core_reg_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[5] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[9] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/dc_rw_tag_addr[1] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/ram_core_reg_i_9 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dc_rw_tag_addr[7] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/ram_core_reg_i_17 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_0[8] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_12[10] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_20[9] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_21 could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/dc_rw_tag_addr[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/ram_core_reg_i_10 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dc_rw_tag_addr[4] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/ram_core_reg_i_5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dc_rw_tag_addr[1] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/ram_core_reg_i_13 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dc_rw_tag_addr[3] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/ram_core_reg_i_11 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_20[5] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_7__4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_20[1] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_11__4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_20[4] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_8__4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/dc_rw_tag_addr[6] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/ram_core_reg_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/genblock.dff/dffs/dc_wr_data[10] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc2ff/genblock.dff/dffs/ram_core_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_20[0] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_12__4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_20[7] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[10] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_2__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[62][36] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/ram_core_reg_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[8] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_4__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/dc_rw_tag_addr[4] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/ram_core_reg_i_6 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/dc_rw_tag_addr[5] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/ram_core_reg_i_4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dc_rw_tag_addr[9] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/ram_core_reg_i_15 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dc_rw_tag_addr[10] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/ram_core_reg_i_20 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_20[3] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_9__4 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_22[9] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_3__5 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/dc_rw_tag_addr[2] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_freeze_originff/dffsc/ram_core_reg_i_8 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_14[7] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout_reg[2]_15 could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dc_rw_tag_addr[2] could not be optimized because driver swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/ram_core_reg_i_12 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3341 ; free virtual = 10310

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          758  |            534  |                  1292  |           0  |           1  |  00:00:16  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          758  |            534  |                  1292  |           0  |           9  |  00:00:17  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 149169ac7

Time (s): cpu = 00:02:58 ; elapsed = 00:01:30 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3334 ; free virtual = 10303
Phase 2.2 Global Placement Core | Checksum: 15a5b4f7e

Time (s): cpu = 00:03:14 ; elapsed = 00:01:36 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3328 ; free virtual = 10298
Phase 2 Global Placement | Checksum: 15a5b4f7e

Time (s): cpu = 00:03:14 ; elapsed = 00:01:36 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3369 ; free virtual = 10338

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12a0b2ae3

Time (s): cpu = 00:03:24 ; elapsed = 00:01:41 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3358 ; free virtual = 10327

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1223880fd

Time (s): cpu = 00:03:41 ; elapsed = 00:01:49 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3355 ; free virtual = 10325

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 166c6c8fd

Time (s): cpu = 00:03:42 ; elapsed = 00:01:49 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3356 ; free virtual = 10325

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ca1ee00f

Time (s): cpu = 00:03:42 ; elapsed = 00:01:49 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3356 ; free virtual = 10325

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 11bffabec

Time (s): cpu = 00:04:08 ; elapsed = 00:02:04 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3361 ; free virtual = 10330

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15fc5df46

Time (s): cpu = 00:04:35 ; elapsed = 00:02:30 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3262 ; free virtual = 10236

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cb4bc0d4

Time (s): cpu = 00:04:38 ; elapsed = 00:02:32 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3266 ; free virtual = 10241

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c957d9de

Time (s): cpu = 00:04:39 ; elapsed = 00:02:33 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3266 ; free virtual = 10241

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: dd18a796

Time (s): cpu = 00:05:06 ; elapsed = 00:02:46 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3287 ; free virtual = 10257
Phase 3 Detail Placement | Checksum: dd18a796

Time (s): cpu = 00:05:06 ; elapsed = 00:02:47 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3287 ; free virtual = 10257

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7d80cd8e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net clk_gen/o_rst_core_reg_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net clk_gen/o_rst_core_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net clk_gen/rst_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net ddr2/ldc/FDPE_1_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 7d80cd8e

Time (s): cpu = 00:05:28 ; elapsed = 00:02:55 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3811 ; free virtual = 10781
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.581. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: be867a73

Time (s): cpu = 00:07:25 ; elapsed = 00:03:34 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3807 ; free virtual = 10777
Phase 4.1 Post Commit Optimization | Checksum: be867a73

Time (s): cpu = 00:07:25 ; elapsed = 00:03:34 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3807 ; free virtual = 10777

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: be867a73

Time (s): cpu = 00:07:26 ; elapsed = 00:03:35 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3808 ; free virtual = 10778

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: be867a73

Time (s): cpu = 00:07:26 ; elapsed = 00:03:35 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3814 ; free virtual = 10784

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3814 ; free virtual = 10784
Phase 4.4 Final Placement Cleanup | Checksum: b9e0671e

Time (s): cpu = 00:07:26 ; elapsed = 00:03:36 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3814 ; free virtual = 10784
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b9e0671e

Time (s): cpu = 00:07:27 ; elapsed = 00:03:36 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3814 ; free virtual = 10784
Ending Placer Task | Checksum: 24f1d66a

Time (s): cpu = 00:07:27 ; elapsed = 00:03:36 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3814 ; free virtual = 10784
INFO: [Common 17-83] Releasing license: Implementation
184 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:31 ; elapsed = 00:03:38 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3905 ; free virtual = 10875
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3905 ; free virtual = 10876
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3779 ; free virtual = 10844
INFO: [Common 17-1381] The checkpoint '/home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/rvfpga_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3868 ; free virtual = 10871
INFO: [runtcl-4] Executing : report_io -file rvfpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3860 ; free virtual = 10862
INFO: [runtcl-4] Executing : report_utilization -file rvfpga_utilization_placed.rpt -pb rvfpga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rvfpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3870 ; free virtual = 10872
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3769 ; free virtual = 10772

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.581 | TNS=-25022.455 |
Phase 1 Physical Synthesis Initialization | Checksum: ddd2da84

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3761 ; free virtual = 10766
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.581 | TNS=-25022.455 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: ddd2da84

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3754 ; free virtual = 10760

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.581 | TNS=-25022.455 |
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[30]_0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[2].DC_DEPTH_MUL[1].DC_SUBBANKS[0].dc_bank_sb_way_data/wb_dout[2][1]_746[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_4__28_n_0.  Re-placed instance swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_4__28
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_4__28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.272 | TNS=-25022.147 |
INFO: [Physopt 32-662] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_4__28_n_0.  Did not re-place instance swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_4__28
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_4__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_11__8_n_0.  Did not re-place instance swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_11__8
INFO: [Physopt 32-710] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_4__28_n_0. Critical path length was reduced through logic transformation on cell swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_4__28_comp.
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[30]_i_11__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.968 | TNS=-25021.554 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/p_34_out.  Re-placed instance swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/p_34_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-25021.354 |
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/p_21_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[3].DC_DEPTH_MUL[0].DC_SUBBANKS[2].dc_bank_sb_way_data/wb_dout[3][0]_747[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_2.  Re-placed instance swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__808
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.767 | TNS=-25021.014 |
INFO: [Physopt 32-662] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/p_34_out.  Did not re-place instance swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/p_34_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_1.  Re-placed instance swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__809
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-25020.730 |
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[30]_0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[29]_i_4__23_n_0.  Did not re-place instance swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[29]_i_4__23
INFO: [Physopt 32-710] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/D[25]. Critical path length was reduced through logic transformation on cell swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[29]_i_1__149_comp.
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[29]_i_4__23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.680 | TNS=-25020.227 |
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_3__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_7__29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_2__56_0[0].  Did not re-place instance swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_2__56
INFO: [Physopt 32-572] Net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_2__56_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_2__56_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_4__32_n_0.  Re-placed instance swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_4__32
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_4__32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.678 | TNS=-25017.933 |
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/p_8_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3.  Re-placed instance swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__807
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.606 | TNS=-25017.600 |
INFO: [Physopt 32-662] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_5__28_n_0.  Did not re-place instance swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_5__28
INFO: [Physopt 32-710] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_2__56_0[0]. Critical path length was reduced through logic transformation on cell swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_2__56_comp.
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_5__28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.576 | TNS=-25015.090 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[22].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[22]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.576 | TNS=-25015.373 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[27].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[27]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.553 | TNS=-25015.672 |
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/p_47_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_0.  Re-placed instance swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__810
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.539 | TNS=-25015.377 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[12].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[12]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.539 | TNS=-25015.668 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[16].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[16]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.539 | TNS=-25015.979 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[19].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[19]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.539 | TNS=-25016.274 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[9].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[9]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.525 | TNS=-25016.710 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[5].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[5]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.525 | TNS=-25016.980 |
INFO: [Physopt 32-662] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_4__32_n_0.  Did not re-place instance swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_4__32
INFO: [Physopt 32-710] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_2__56_0[0]. Critical path length was reduced through logic transformation on cell swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_2__56_comp_1.
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[7]_i_4__32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.517 | TNS=-25012.503 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[23].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[23]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.517 | TNS=-25012.831 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[25].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[25]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.517 | TNS=-25013.274 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[26].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[26]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.517 | TNS=-25013.735 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[27].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[27]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.507 | TNS=-25014.131 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[0].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[0]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.507 | TNS=-25014.559 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[1].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[1]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.507 | TNS=-25014.990 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[2].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[2]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.507 | TNS=-25015.395 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[9].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[9]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/p_3_out[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.482 | TNS=-25015.797 |
INFO: [Physopt 32-662] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_1.  Did not re-place instance swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__809
INFO: [Physopt 32-710] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/din_new_9. Critical path length was reduced through logic transformation on cell swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__4793_comp.
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.479 | TNS=-25015.415 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[23].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[23]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.479 | TNS=-25015.608 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[27].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[27]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.479 | TNS=-25015.830 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[28].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[28]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.478 | TNS=-25016.299 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[15].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[15]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.478 | TNS=-25016.685 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[18].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[18]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.478 | TNS=-25017.083 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[4].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[4]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/p_23_out[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25017.498 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[10].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[10]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25017.755 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[22].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[22]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25018.026 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[23].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[23]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25018.297 |
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_n_0.  Did not re-place instance ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
INFO: [Physopt 32-702] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ddr2/ldc/p_0_in2_in[0].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[8]
INFO: [Physopt 32-735] Processed net ddr2/ldc/p_0_in2_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25018.204 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/p_0_in0_in[1].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[9]
INFO: [Physopt 32-735] Processed net ddr2/ldc/p_0_in0_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25018.147 |
INFO: [Physopt 32-702] Processed net ddr2/ldc/ddram_ras_n_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23].  Re-placed instance ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[24]
INFO: [Physopt 32-735] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25013.131 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.994 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/p_0_in0_in[9].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[17]
INFO: [Physopt 32-735] Processed net ddr2/ldc/p_0_in0_in[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.840 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/p_0_in2_in[1].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[9]
INFO: [Physopt 32-735] Processed net ddr2/ldc/p_0_in2_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.831 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/p_0_in0_in[7].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[15]
INFO: [Physopt 32-735] Processed net ddr2/ldc/p_0_in0_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.821 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_sdram_bankmachine6_row_reg_n_0_[0].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine6_row_reg[0]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_sdram_bankmachine6_row_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.820 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_sdram_bankmachine6_row_reg_n_0_[7].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine6_row_reg[7]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_sdram_bankmachine6_row_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.798 |
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_grant_reg_rep_n_0.  Did not re-place instance ddr2/ldc/vns_grant_reg_rep
INFO: [Physopt 32-81] Processed net ddr2/ldc/vns_grant_reg_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ddr2/ldc/vns_grant_reg_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.621 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_sdram_bankmachine6_row_reg_n_0_[5].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine6_row_reg[5]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_sdram_bankmachine6_row_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.594 |
INFO: [Physopt 32-662] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23].  Did not re-place instance ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[24]
INFO: [Physopt 32-81] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.572 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg_n_0_[27].  Re-placed instance ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[27]
INFO: [Physopt 32-735] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg_n_0_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.121 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.114 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/p_0_in4_in[4].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[12]
INFO: [Physopt 32-735] Processed net ddr2/ldc/p_0_in4_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.108 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_sdram_bankmachine6_row_reg_n_0_[1].  Re-placed instance ddr2/ldc/soc_sdram_bankmachine6_row_reg[1]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_sdram_bankmachine6_row_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25012.101 |
INFO: [Physopt 32-662] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23]_repN.  Did not re-place instance ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[24]_replica
INFO: [Physopt 32-702] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ddr2/ldc/serv_rf_top/cpu/state/o_ibus_adr_reg[6]_1.  Re-placed instance ddr2/ldc/serv_rf_top/cpu/state/OSERDESE2_17_i_6
INFO: [Physopt 32-735] Processed net ddr2/ldc/serv_rf_top/cpu/state/o_ibus_adr_reg[6]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25011.885 |
INFO: [Physopt 32-662] Processed net ddr2/ldc/p_0_in0_in[5].  Did not re-place instance ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]
INFO: [Physopt 32-572] Net ddr2/ldc/p_0_in0_in[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ddr2/ldc/p_0_in0_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0.  Re-placed instance ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4
INFO: [Physopt 32-735] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25011.686 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[2].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[2]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25011.110 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[38].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25010.533 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[12].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[12]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25009.993 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[23].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[23]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25009.453 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_a7ddrphy_bitslip1_value[1].  Re-placed instance ddr2/ldc/soc_a7ddrphy_bitslip1_value_reg[1]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_a7ddrphy_bitslip1_value[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25008.923 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_a7ddrphy_bitslip1_value[2].  Re-placed instance ddr2/ldc/soc_a7ddrphy_bitslip1_value_reg[2]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_a7ddrphy_bitslip1_value[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25008.394 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[16].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[16]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25007.901 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[22].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25007.408 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[30].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25006.915 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[46].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25006.424 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[48].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[48]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25005.931 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[64].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[64]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25005.438 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[57].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25005.007 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_read_beat_offset_reg[4].  Re-placed instance ddr2/ldc/soc_read_beat_offset_reg[4]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_read_beat_offset_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25004.672 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_read_beat_offset_reg[5].  Re-placed instance ddr2/ldc/soc_read_beat_offset_reg[5]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_read_beat_offset_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25004.339 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_read_beat_offset_reg[6].  Re-placed instance ddr2/ldc/soc_read_beat_offset_reg[6]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_read_beat_offset_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25004.007 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_read_beat_offset_reg[7].  Re-placed instance ddr2/ldc/soc_read_beat_offset_reg[7]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_read_beat_offset_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25003.674 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[20].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[20]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25003.277 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[24].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[24]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25002.879 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[26].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25002.480 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[51].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25002.084 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[70].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[70]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25001.686 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[11].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[11]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-25001.293 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[27].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[27]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.467 | TNS=-25001.487 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/p_4_out[25].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/dout_reg[25]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/p_4_out[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.467 | TNS=-25001.735 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/p_4_out[29].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/dout_reg[29]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/p_4_out[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.463 | TNS=-25002.000 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[3].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[3]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.463 | TNS=-25002.282 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[6].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[6]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.461 | TNS=-25002.582 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/p_9_out[19].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/dout_reg[19]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/p_9_out[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.461 | TNS=-25002.953 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/p_9_out[1].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/dout_reg[1]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/p_9_out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.461 | TNS=-25003.343 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/p_9_out[2].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/dout_reg[2]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/p_9_out[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25003.714 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[17].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[17]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25004.043 |
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[26].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[26]
INFO: [Physopt 32-735] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25004.529 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[52].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[52]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25004.443 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[56].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25004.048 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[58].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[58]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25003.656 |
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[73].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[73]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[73]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25003.261 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_read_beat_offset_reg[0].  Re-placed instance ddr2/ldc/soc_read_beat_offset_reg[0]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_read_beat_offset_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25002.944 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_read_beat_offset_reg[1].  Re-placed instance ddr2/ldc/soc_read_beat_offset_reg[1]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_read_beat_offset_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25002.626 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_read_beat_offset_reg[2].  Re-placed instance ddr2/ldc/soc_read_beat_offset_reg[2]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_read_beat_offset_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25002.308 |
INFO: [Physopt 32-663] Processed net ddr2/ldc/soc_read_beat_offset_reg[3].  Re-placed instance ddr2/ldc/soc_read_beat_offset_reg[3]
INFO: [Physopt 32-735] Processed net ddr2/ldc/soc_read_beat_offset_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25001.989 |
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_n_0.  Did not re-place instance ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
INFO: [Physopt 32-702] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/p_0_in0_in[5].  Did not re-place instance ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]
INFO: [Physopt 32-702] Processed net ddr2/ldc/p_0_in0_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0.  Did not re-place instance ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4
INFO: [Physopt 32-702] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ddr2/ldc/vns_new_master_wdata_ready0_i_10_n_0.  Re-placed instance ddr2/ldc/vns_new_master_wdata_ready0_i_10
INFO: [Physopt 32-735] Processed net ddr2/ldc/vns_new_master_wdata_ready0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25001.687 |
INFO: [Physopt 32-662] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23]_repN.  Did not re-place instance ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[24]_replica
INFO: [Physopt 32-702] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/serv_rf_top/cpu/state/o_ibus_adr_reg[6]_1.  Did not re-place instance ddr2/ldc/serv_rf_top/cpu/state/OSERDESE2_17_i_6
INFO: [Physopt 32-735] Processed net ddr2/ldc/serv_rf_top/cpu/state/o_ibus_adr_reg[6]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-25001.089 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[35].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[35]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[35]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[36].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[36]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[40].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]
INFO: [Physopt 32-735] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[40]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[43].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[68].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[68]
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[71].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[72].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[7].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[7]
INFO: [Physopt 32-663] Processed net cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[10].  Re-placed instance cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]
Phase 3 Critical Path Optimization | Checksum: ddd2da84

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3773 ; free virtual = 10776

Phase 4 Critical Path Optimization
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[29].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[29]
INFO: [Physopt 32-663] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/p_20_out[30].  Re-placed instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[30]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/p_21_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[3].DC_DEPTH_MUL[0].DC_SUBBANKS[2].dc_bank_sb_way_data/wb_dout[3][0]_747[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/Q[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_n_0.  Did not re-place instance ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
INFO: [Physopt 32-702] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/p_0_in0_in[5].  Did not re-place instance ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]
INFO: [Physopt 32-572] Net ddr2/ldc/p_0_in0_in[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ddr2/ldc/p_0_in0_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr2/ldc/storage_14_reg_0_15_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr2/ldc/soc_a7ddrphy_dq_i_delayed0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23]_repN.  Did not re-place instance ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[24]_replica
INFO: [Physopt 32-702] Processed net ddr2/ldc/serv_rf_top/cpu/ctrl/Q[23]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/serv_rf_top/cpu/bufreg/IDELAYE2_2_i_4_n_0.  Did not re-place instance ddr2/ldc/serv_rf_top/cpu/bufreg/IDELAYE2_2_i_4
INFO: [Physopt 32-710] Processed net ddr2/ldc/serv_rf_top/cpu/bufreg/CE0. Critical path length was reduced through logic transformation on cell ddr2/ldc/serv_rf_top/cpu/bufreg/IDELAYE2_2_i_1_comp.
INFO: [Physopt 32-702] Processed net ddr2/ldc/ddram_ras_n_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0.  Did not re-place instance ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4
INFO: [Physopt 32-702] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/soc_sdram_bankmachine6_twtpcon_count[1]_i_3_n_0.  Did not re-place instance ddr2/ldc/soc_sdram_bankmachine6_twtpcon_count[1]_i_3
INFO: [Physopt 32-710] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0. Critical path length was reduced through logic transformation on cell ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_comp.
INFO: [Physopt 32-662] Processed net ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0.  Did not re-place instance ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3
INFO: [Physopt 32-710] Processed net ddr2/ldc/serv_rf_top/cpu/bufreg/soc_a7ddrphy_dfi_p1_ras_n. Critical path length was reduced through logic transformation on cell ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_2_comp.
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_n_0.  Did not re-place instance ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
INFO: [Physopt 32-702] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5_n_0.  Did not re-place instance ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5
INFO: [Physopt 32-702] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_bankmachine7_state[2]_i_5_n_0.  Did not re-place instance ddr2/ldc/vns_bankmachine7_state[2]_i_5
INFO: [Physopt 32-710] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5_n_0. Critical path length was reduced through logic transformation on cell ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5_comp.
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5_n_0.  Did not re-place instance ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5
INFO: [Physopt 32-702] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/soc_sdram_bankmachine4_twtpcon_count[1]_i_3_n_0.  Did not re-place instance ddr2/ldc/soc_sdram_bankmachine4_twtpcon_count[1]_i_3
INFO: [Physopt 32-710] Processed net ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5_n_0. Critical path length was reduced through logic transformation on cell ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_5_comp.
INFO: [Physopt 32-662] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_6_n_0.  Did not re-place instance ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_6
INFO: [Physopt 32-702] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr2/ldc/soc_sdram_bankmachine4_twtpcon_count[1]_i_3_n_0.  Did not re-place instance ddr2/ldc/soc_sdram_bankmachine4_twtpcon_count[1]_i_3
INFO: [Physopt 32-710] Processed net ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_6_n_0. Critical path length was reduced through logic transformation on cell ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_6_comp.
INFO: [Physopt 32-662] Processed net ddr2/ldc/serv_rf_top/cpu/state/o_ibus_adr_reg[6]_1.  Did not re-place instance ddr2/ldc/serv_rf_top/cpu/state/OSERDESE2_17_i_6
INFO: [Physopt 32-710] Processed net ddr2/ldc/serv_rf_top/cpu/bufreg/soc_a7ddrphy_dfi_p1_ras_n. Critical path length was reduced through logic transformation on cell ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_2_comp_1.
INFO: [Physopt 32-662] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[11].  Did not re-place instance swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/dout_reg[11]
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dffs/p_18_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[2].DC_DEPTH_MUL[1].DC_SUBBANKS[0].dc_bank_sb_way_data/wb_dout[2][1]_746[31]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: ddd2da84

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3772 ; free virtual = 10776
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3776 ; free virtual = 10779
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.435 | TNS=-24956.553 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.146  |         65.902  |            2  |              0  |                   173  |           0  |           2  |  00:00:21  |
|  Total          |          1.146  |         65.902  |            2  |              0  |                   173  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3776 ; free virtual = 10779
Ending Physical Synthesis Task | Checksum: ddd2da84

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3780 ; free virtual = 10783
INFO: [Common 17-83] Releasing license: Implementation
592 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3826 ; free virtual = 10830
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3826 ; free virtual = 10830
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3700 ; free virtual = 10798
INFO: [Common 17-1381] The checkpoint '/home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/rvfpga_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3783 ; free virtual = 10818
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC BIIVRC-1] Bank IO standard internal Vref conflict: Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, ddram_dq[0]   (SSTL18_II, Vref=0.900V) 
 at site IOB_X1Y54 conflict with constrained INTERNAL_VREF of 0.750V.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: d1e155bf ConstDB: 0 ShapeSum: 2541c77c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a231f3aa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3617 ; free virtual = 10652
Post Restoration Checksum: NetGraph: 6fe47686 NumContArr: 324d7d24 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a231f3aa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3617 ; free virtual = 10653

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a231f3aa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3586 ; free virtual = 10623

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a231f3aa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3586 ; free virtual = 10623
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d8f0eeed

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3529 ; free virtual = 10565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.337 | TNS=-22424.123| WHS=-2.929 | THS=-2227.289|

Phase 2 Router Initialization | Checksum: 152f7fdde

Time (s): cpu = 00:01:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3530 ; free virtual = 10567

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.540105 %
  Global Horizontal Routing Utilization  = 0.367079 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 64514
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 64510
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 105


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1894d6286

Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3507 ; free virtual = 10544
INFO: [Route 35-580] Design has 4176 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                 clk_core |                 clk_core |                            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/dout_reg[0]/D|
|                 clk_core |                 clk_core |                         swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[37]/D|
|                 clk_core |                 clk_core |                            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0]/D|
|                 clk_core |                 clk_core |                            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/D|
|                 clk_core |                 clk_core |                         swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[34]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25696
 Number of Nodes with overlaps = 4171
 Number of Nodes with overlaps = 1134
 Number of Nodes with overlaps = 411
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.735 | TNS=-30936.022| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bd064c8e

Time (s): cpu = 00:05:23 ; elapsed = 00:02:02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3474 ; free virtual = 10512

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2779
 Number of Nodes with overlaps = 1219
 Number of Nodes with overlaps = 582
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.694 | TNS=-29952.369| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 101a6cfd9

Time (s): cpu = 00:07:04 ; elapsed = 00:02:48 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3458 ; free virtual = 10500

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2286
 Number of Nodes with overlaps = 903
 Number of Nodes with overlaps = 387
 Number of Nodes with overlaps = 178
Phase 4.3 Global Iteration 2 | Checksum: 1fe85d9c4

Time (s): cpu = 00:07:45 ; elapsed = 00:03:06 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3480 ; free virtual = 10518
Phase 4 Rip-up And Reroute | Checksum: 1fe85d9c4

Time (s): cpu = 00:07:45 ; elapsed = 00:03:06 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3480 ; free virtual = 10518

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2043bb40d

Time (s): cpu = 00:08:02 ; elapsed = 00:03:12 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3492 ; free virtual = 10531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.694 | TNS=-29948.749| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 139c4e55a

Time (s): cpu = 00:08:03 ; elapsed = 00:03:12 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3489 ; free virtual = 10528

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 139c4e55a

Time (s): cpu = 00:08:03 ; elapsed = 00:03:12 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3489 ; free virtual = 10528
Phase 5 Delay and Skew Optimization | Checksum: 139c4e55a

Time (s): cpu = 00:08:03 ; elapsed = 00:03:13 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3489 ; free virtual = 10528

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17c3847bd

Time (s): cpu = 00:08:32 ; elapsed = 00:03:23 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3444 ; free virtual = 10482
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.682 | TNS=-29923.460| WHS=-2.033 | THS=-14.249|

Phase 6.1 Hold Fix Iter | Checksum: 172bc3422

Time (s): cpu = 00:08:39 ; elapsed = 00:03:29 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3408 ; free virtual = 10446
WARNING: [Route 35-468] The router encountered 31 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__819/I1
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[2].DC_DEPTH_TAG_MUL[0].dc_tag_c1_cgc/clkhdr/en_ff_reg/D
	swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[1].DC_DEPTH_TAG_MUL[0].dc_tag_c1_cgc/clkhdr/en_ff_reg/D
	swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[11]_i_5/I2
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4117/I1
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__715/I1
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__1112/I1
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__1633/I1
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__1750/I1
	swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__1651/I1
	.. and 21 more pins.

Phase 6 Post Hold Fix | Checksum: 187329218

Time (s): cpu = 00:08:40 ; elapsed = 00:03:29 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3410 ; free virtual = 10448

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 32.357 %
  Global Horizontal Routing Utilization  = 31.8118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 94.3694%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X6Y122 -> INT_R_X7Y123
   INT_L_X6Y116 -> INT_R_X7Y117
   INT_L_X8Y114 -> INT_R_X9Y115
   INT_L_X22Y98 -> INT_R_X23Y99
South Dir 4x4 Area, Max Cong = 87.0495%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y108 -> INT_R_X27Y111
   INT_L_X20Y104 -> INT_R_X23Y107
   INT_L_X24Y104 -> INT_R_X27Y107
East Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X3Y119 -> INT_R_X3Y119
   INT_L_X24Y113 -> INT_L_X24Y113
   INT_L_X24Y111 -> INT_L_X24Y111
   INT_L_X18Y109 -> INT_L_X18Y109
   INT_R_X25Y109 -> INT_R_X25Y109
West Dir 8x8 Area, Max Cong = 91.3603%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y104 -> INT_R_X31Y111
   INT_L_X24Y96 -> INT_R_X31Y103

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.857143 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.833333 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 1881628cd

Time (s): cpu = 00:08:40 ; elapsed = 00:03:30 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3410 ; free virtual = 10448

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1881628cd

Time (s): cpu = 00:08:40 ; elapsed = 00:03:30 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3409 ; free virtual = 10447

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e765e290

Time (s): cpu = 00:08:44 ; elapsed = 00:03:34 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3411 ; free virtual = 10450

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 131557f86

Time (s): cpu = 00:09:14 ; elapsed = 00:03:44 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3415 ; free virtual = 10453
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.682 | TNS=-29923.460| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 131557f86

Time (s): cpu = 00:09:14 ; elapsed = 00:03:44 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3415 ; free virtual = 10453
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:14 ; elapsed = 00:03:45 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3551 ; free virtual = 10590

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
611 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:20 ; elapsed = 00:03:48 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3551 ; free virtual = 10590
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3551 ; free virtual = 10590
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3391 ; free virtual = 10552
INFO: [Common 17-1381] The checkpoint '/home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/rvfpga_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3876.727 ; gain = 0.000 ; free physical = 3497 ; free virtual = 10574
INFO: [runtcl-4] Executing : report_drc -file rvfpga_drc_routed.rpt -pb rvfpga_drc_routed.pb -rpx rvfpga_drc_routed.rpx
Command: report_drc -file rvfpga_drc_routed.rpt -pb rvfpga_drc_routed.pb -rpx rvfpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/rvfpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file rvfpga_methodology_drc_routed.rpt -pb rvfpga_methodology_drc_routed.pb -rpx rvfpga_methodology_drc_routed.rpx
Command: report_methodology -file rvfpga_methodology_drc_routed.rpt -pb rvfpga_methodology_drc_routed.pb -rpx rvfpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/rvfpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:10 ; elapsed = 00:00:56 . Memory (MB): peak = 7888.570 ; gain = 4011.844 ; free physical = 4172 ; free virtual = 10197
INFO: [runtcl-4] Executing : report_power -file rvfpga_power_routed.rpt -pb rvfpga_power_summary_routed.pb -rpx rvfpga_power_routed.rpx
Command: report_power -file rvfpga_power_routed.rpt -pb rvfpga_power_summary_routed.pb -rpx rvfpga_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE2
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
625 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 7912.582 ; gain = 24.012 ; free physical = 4109 ; free virtual = 10147
INFO: [runtcl-4] Executing : report_route_status -file rvfpga_route_status.rpt -pb rvfpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:52 ; elapsed = 00:00:10 . Memory (MB): peak = 7912.582 ; gain = 0.000 ; free physical = 4089 ; free virtual = 10130
INFO: [runtcl-4] Executing : report_incremental_reuse -file rvfpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file rvfpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rvfpga_bus_skew_routed.rpt -pb rvfpga_bus_skew_routed.pb -rpx rvfpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force rvfpga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC BIIVRC-1] Bank IO standard internal Vref conflict: Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, ddram_dq[0]   (SSTL18_II, Vref=0.900V) 
 at site IOB_X1Y54 conflict with constrained INTERNAL_VREF of 0.750V.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ddr2/ldc/IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ddr2/ldc/IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 output swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 output swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 output swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 multiplier stage swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 multiplier stage swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 multiplier stage swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 multiplier stage swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/CLK is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_0_i_1/O, cell clk_gen/ram_core_reg_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_0_i_1__0/O, cell clk_gen/ram_core_reg_0_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_0 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_0_i_1__1/O, cell clk_gen/ram_core_reg_0_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_1 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_0_i_1__2/O, cell clk_gen/ram_core_reg_0_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_13 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__553/O, cell clk_gen/dout[0]_i_2__553. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_14 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__554/O, cell clk_gen/dout[0]_i_2__554. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_15 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__555/O, cell clk_gen/dout[0]_i_2__555. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_16 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__556/O, cell clk_gen/dout[0]_i_2__556. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_17 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__557/O, cell clk_gen/dout[0]_i_2__557. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_18 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__558/O, cell clk_gen/dout[0]_i_2__558. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_19 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__559/O, cell clk_gen/dout[0]_i_2__559. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_2 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_0_i_1__3/O, cell clk_gen/ram_core_reg_0_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_20 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__560/O, cell clk_gen/dout[0]_i_2__560. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_21 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_1__4203/O, cell clk_gen/dout[0]_i_1__4203. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_22 is a gated clock net sourced by a combinational pin clk_gen/dout[31]_i_2__40/O, cell clk_gen/dout[31]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_23 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__143/O, cell clk_gen/dout[1]_i_2__143. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_24 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__144/O, cell clk_gen/dout[1]_i_2__144. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_25 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__145/O, cell clk_gen/dout[1]_i_2__145. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_26 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__146/O, cell clk_gen/dout[1]_i_2__146. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_27 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__147/O, cell clk_gen/dout[1]_i_2__147. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_28 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__148/O, cell clk_gen/dout[1]_i_2__148. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_29 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__149/O, cell clk_gen/dout[1]_i_2__149. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_3 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_0_i_1__4/O, cell clk_gen/ram_core_reg_0_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_30 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__150/O, cell clk_gen/dout[1]_i_2__150. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_31 is a gated clock net sourced by a combinational pin clk_gen/dout[2]_i_2__36/O, cell clk_gen/dout[2]_i_2__36. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_32 is a gated clock net sourced by a combinational pin clk_gen/dout[2]_i_2__37/O, cell clk_gen/dout[2]_i_2__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_33 is a gated clock net sourced by a combinational pin clk_gen/dout[2]_i_2__38/O, cell clk_gen/dout[2]_i_2__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_34 is a gated clock net sourced by a combinational pin clk_gen/dout[2]_i_2__39/O, cell clk_gen/dout[2]_i_2__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_35 is a gated clock net sourced by a combinational pin clk_gen/dout[2]_i_2__40/O, cell clk_gen/dout[2]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_36 is a gated clock net sourced by a combinational pin clk_gen/dout[2]_i_2__41/O, cell clk_gen/dout[2]_i_2__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_37 is a gated clock net sourced by a combinational pin clk_gen/dout[2]_i_2__42/O, cell clk_gen/dout[2]_i_2__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_38 is a gated clock net sourced by a combinational pin clk_gen/dout[2]_i_2__43/O, cell clk_gen/dout[2]_i_2__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_39 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__865/O, cell clk_gen/dout[0]_i_2__865. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_4 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_0_i_1__5/O, cell clk_gen/ram_core_reg_0_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_40 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__866/O, cell clk_gen/dout[0]_i_2__866. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_41 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__867/O, cell clk_gen/dout[0]_i_2__867. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_42 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__868/O, cell clk_gen/dout[0]_i_2__868. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_43 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__869/O, cell clk_gen/dout[0]_i_2__869. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_44 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__870/O, cell clk_gen/dout[0]_i_2__870. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_45 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__871/O, cell clk_gen/dout[0]_i_2__871. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_46 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__872/O, cell clk_gen/dout[0]_i_2__872. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_47 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__881/O, cell clk_gen/dout[0]_i_2__881. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_48 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__882/O, cell clk_gen/dout[0]_i_2__882. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_49 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__883/O, cell clk_gen/dout[0]_i_2__883. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_5 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_0_i_1__6/O, cell clk_gen/ram_core_reg_0_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_50 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__884/O, cell clk_gen/dout[0]_i_2__884. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_51 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__885/O, cell clk_gen/dout[0]_i_2__885. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_52 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__886/O, cell clk_gen/dout[0]_i_2__886. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_53 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__887/O, cell clk_gen/dout[0]_i_2__887. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_54 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__888/O, cell clk_gen/dout[0]_i_2__888. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_55 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__890/O, cell clk_gen/dout[0]_i_2__890. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_56 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__891/O, cell clk_gen/dout[0]_i_2__891. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_57 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__892/O, cell clk_gen/dout[0]_i_2__892. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_58 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__214/O, cell clk_gen/dout[1]_i_2__214. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_59 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__215/O, cell clk_gen/dout[1]_i_2__215. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_60 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__216/O, cell clk_gen/dout[1]_i_2__216. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/FDPE_1_61 is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__217/O, cell clk_gen/dout[1]_i_2__217. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/bus_clk is a gated clock net sourced by a combinational pin clk_gen/dout[1]_i_2__17/O, cell clk_gen/dout[1]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/dc_tag_clk[0]_0 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_i_1__29/O, cell clk_gen/ram_core_reg_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/dc_tag_clk[1]_0 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_i_1__30/O, cell clk_gen/ram_core_reg_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/dc_tag_clk[2]_0 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_i_1__31/O, cell clk_gen/ram_core_reg_i_1__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/dc_tag_clk[3]_0 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_i_1__32/O, cell clk_gen/ram_core_reg_i_1__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/exu_mul_c1_e1_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__1/O, cell clk_gen/dout[0]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/exu_mul_c1_e2_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_1__31/O, cell clk_gen/dout[0]_i_1__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/exu_mul_c1_e3_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_1__32/O, cell clk_gen/dout[0]_i_1__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/fetch_f1_f2_c1_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__746/O, cell clk_gen/dout[0]_i_2__746. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/ic_tag_clk_0 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_i_1__2/O, cell clk_gen/ram_core_reg_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/ic_tag_clk_1 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_i_1__3/O, cell clk_gen/ram_core_reg_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/ic_tag_clk_2 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_i_1__4/O, cell clk_gen/ram_core_reg_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/ic_tag_clk_3 is a gated clock net sourced by a combinational pin clk_gen/ram_core_reg_i_1__5/O, cell clk_gen/ram_core_reg_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/lsu_free_c2_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__583/O, cell clk_gen/dout[0]_i_2__583. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/lsu_freeze_c1_dc2_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__580/O, cell clk_gen/dout[0]_i_2__580. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/lsu_freeze_c2_dc1_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__581/O, cell clk_gen/dout[0]_i_2__581. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/lsu_freeze_c2_dc2_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_1__4204/O, cell clk_gen/dout[0]_i_1__4204. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/lsu_freeze_c2_dc3_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_1__4205/O, cell clk_gen/dout[0]_i_1__4205. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/lsu_freeze_c2_dc4_clk is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__582/O, cell clk_gen/dout[0]_i_2__582. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_1268_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__552/O, cell clk_gen/dout[0]_i_2__552. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_138_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__750/O, cell clk_gen/dout[0]_i_2__750. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_139_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__749/O, cell clk_gen/dout[0]_i_2__749. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_140_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__748/O, cell clk_gen/dout[0]_i_2__748. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_141_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__747/O, cell clk_gen/dout[0]_i_2__747. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_288_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__889/O, cell clk_gen/dout[0]_i_2__889. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_289_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__893/O, cell clk_gen/dout[0]_i_2__893. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_290_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__894/O, cell clk_gen/dout[0]_i_2__894. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_291_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__895/O, cell clk_gen/dout[0]_i_2__895. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_292_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__896/O, cell clk_gen/dout[0]_i_2__896. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_2_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__752/O, cell clk_gen/dout[0]_i_2__752. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_384_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__873/O, cell clk_gen/dout[0]_i_2__873. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_385_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__874/O, cell clk_gen/dout[0]_i_2__874. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_386_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__875/O, cell clk_gen/dout[0]_i_2__875. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_387_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__876/O, cell clk_gen/dout[0]_i_2__876. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_415_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__877/O, cell clk_gen/dout[0]_i_2__877. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_416_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__878/O, cell clk_gen/dout[0]_i_2__878. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_417_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__879/O, cell clk_gen/dout[0]_i_2__879. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/p_418_in is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__880/O, cell clk_gen/dout[0]_i_2__880. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/rptc_ctrl_reg[8] is a gated clock net sourced by a combinational pin clk_gen/rptc_hrc[31]_i_3/O, cell clk_gen/rptc_hrc[31]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/tag_valid_w0_clk_1 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__751/O, cell clk_gen/dout[0]_i_2__751. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/tag_valid_w2_clk_1 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__753/O, cell clk_gen/dout[0]_i_2__753. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clk_gen/tag_valid_w3_clk_1 is a gated clock net sourced by a combinational pin clk_gen/dout[0]_i_2__754/O, cell clk_gen/dout[0]_i_2__754. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net swervolf/timer_ptc/cntr_clk is a gated clock net sourced by a combinational pin swervolf/timer_ptc/rptc_cntr[31]_i_3/O, cell swervolf/timer_ptc/rptc_cntr[31]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_1__31 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/exu/mul_e1/low_e2_ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_1__32 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/exu/mul_e1/low_e3_ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_1__4203 is driving clock pin of 18 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/bus_intf/ldst_dual_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/access_fault_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_external_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_dccm_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/misaligned_fault_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_hi_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_hi_dc3ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_hi_dc3ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_hi_dc3ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[0]... and (the first 15 of 18 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_1__4204 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc2_clkenff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_hit_rdc_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/hitable_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc2ff/dout_reg[0], and swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_1__4205 is driving clock pin of 13 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/dec_nonblock_load_freeze_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc3_clkenff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_hit_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/hitable_dc23_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wr_ptr_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wr_ptr_ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wr_ptr_ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/dc_ctl/was_externalff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc3ff/dout_reg[0], and swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc3ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__1 is driving clock pin of 5 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/exu/mul_e1/ld_rs1_byp_e1_ff/dout_reg[0], swervolf/swerv_eh1/swerv/exu/mul_e1/ld_rs2_byp_e1_ff/dout_reg[0], swervolf/swerv_eh1/swerv/exu/mul_e1/low_e1_ff/dout_reg[0], swervolf/swerv_eh1/swerv/exu/mul_e1/rs1_sign_e1_ff/dout_reg[0], and swervolf/swerv_eh1/swerv/exu/mul_e1/rs2_sign_e1_ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__552 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0]... and (the first 15 of 256 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__553 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0]... and (the first 15 of 256 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__554 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0]... and (the first 15 of 256 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__555 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0]... and (the first 15 of 256 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__556 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0]... and (the first 15 of 256 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__557 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0]... and (the first 15 of 256 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__558 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0]... and (the first 15 of 256 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__559 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0]... and (the first 15 of 256 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__560 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0]... and (the first 15 of 256 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__580 is driving clock pin of 7 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/bus_intf/ldst_dual_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/access_fault_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_external_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_dccm_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/misaligned_fault_dc2ff/dout_reg[0], and swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__581 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc1_clkenff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc1ff/dout_reg[0], and swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__582 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc4_clkenff/dout_reg[0], and swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc4ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__583 is driving clock pin of 98 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_timerff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_timerff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_timerff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19]... and (the first 15 of 98 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__746 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[3], and swervolf/swerv_eh1/swerv/ifu/mem_ctl/unc_miss_ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__747 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__748 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__749 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__750 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__751 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__752 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__753 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__754 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__865 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[14].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[15].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[16].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[17].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[18].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[19].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[1].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[20].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[21].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[22].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__866 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[14].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[15].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[16].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[17].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[18].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[19].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[1].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[20].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[21].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[22].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__867 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[14].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[15].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[16].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[17].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[18].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[19].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[1].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[20].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[21].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[22].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__868 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[14].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[15].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[16].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[17].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[18].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[19].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[1].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[20].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[21].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[22].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__869 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[14].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[15].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[16].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[17].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[18].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[19].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[1].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[20].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[21].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[22].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__870 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[14].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[15].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[16].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[17].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[18].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[19].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[1].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[20].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[21].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[22].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__871 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[14].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[15].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[16].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[17].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[18].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[19].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[1].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[20].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[21].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[22].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__872 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[14].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[15].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[16].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[17].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[18].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[19].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[1].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[20].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[21].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[22].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__873 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[14].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[15].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[16].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[17].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[18].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[19].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[1].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[20].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[21].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[22].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__874 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[14].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[15].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[16].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[17].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[18].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[19].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[1].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[20].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[21].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[22].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__875 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[14].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[15].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[16].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[17].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[18].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[19].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[1].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[20].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[21].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[22].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__876 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[14].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[15].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[16].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[17].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[18].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[19].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[1].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[20].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[21].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[22].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__877 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[14].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[15].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[16].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[17].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[18].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[19].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[1].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[20].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[21].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[22].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__878 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[14].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[15].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[16].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[17].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[18].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[19].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[1].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[20].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[21].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[22].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__879 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[14].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[15].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[16].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[17].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[18].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[19].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[1].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[20].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[21].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[22].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__880 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[14].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[15].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[16].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[17].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[18].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[19].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[1].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[20].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[21].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[22].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__881 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[14].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[15].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[16].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[17].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[18].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[19].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[1].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[20].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[21].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[22].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__882 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[14].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[15].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[16].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[17].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[18].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[19].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[1].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[20].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[21].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[22].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__883 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[14].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[15].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[16].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[17].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[18].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[19].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[1].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[20].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[21].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[22].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__884 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[14].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[15].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[16].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[17].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[18].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[19].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[1].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[20].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[21].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[22].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__885 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[14].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[15].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[16].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[17].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[18].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[19].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[1].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[20].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[21].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[22].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__886 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[14].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[15].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[16].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[17].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[18].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[19].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[1].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[20].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[21].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[22].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__887 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[14].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[15].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[16].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[17].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[18].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[19].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[1].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[20].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[21].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[22].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__888 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[14].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[15].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[16].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[17].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[18].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[19].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[1].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[20].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[21].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[22].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__889 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__890 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__891 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__892 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__893 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__894 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__895 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[0]_i_2__896 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__143 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__144 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__145 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__146 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__147 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__148 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__149 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__150 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__17 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/dout_reg[1], and swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/dout_reg[1]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__214 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[16].dc_way_count_dup/dffs/dout_reg[0]... and (the first 15 of 64 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__215 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[16].dc_way_count_dup/dffs/dout_reg[0]... and (the first 15 of 64 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__216 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[16].dc_way_count_dup/dffs/dout_reg[0]... and (the first 15 of 64 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[1]_i_2__217 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[16].dc_way_count_dup/dffs/dout_reg[0]... and (the first 15 of 64 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[2]_i_2__36 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[2]_i_2__37 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[2]_i_2__38 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[2]_i_2__39 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[2]_i_2__40 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[2]_i_2__41 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[2]_i_2__42 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[2]_i_2__43 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/dout[31]_i_2__40 is driving clock pin of 78 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[4], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[5], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[6], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[4], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[5], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[6], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_hi_ff/dout_reg[0]... and (the first 15 of 78 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_0_i_1 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1, and swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_0_i_1__0 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1, and swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_0_i_1__1 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1, and swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_0_i_1__2 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1, and swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_0_i_1__3 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1, and swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_0_i_1__4 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1, and swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_0_i_1__5 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1, and swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_0_i_1__6 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1, and swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_i_1__2 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_i_1__29 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[0].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg, and swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[0].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_i_1__3 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_i_1__30 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[1].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg, and swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[1].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_i_1__31 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[2].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg, and swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[2].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_i_1__32 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[3].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg, and swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[3].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_i_1__4 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/ram_core_reg_i_1__5 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk_gen/rptc_hrc[31]_i_3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/timer_ptc/rptc_hrc_reg[0], swervolf/timer_ptc/rptc_hrc_reg[10], swervolf/timer_ptc/rptc_hrc_reg[11], swervolf/timer_ptc/rptc_hrc_reg[12], swervolf/timer_ptc/rptc_hrc_reg[13], swervolf/timer_ptc/rptc_hrc_reg[14], swervolf/timer_ptc/rptc_hrc_reg[15], swervolf/timer_ptc/rptc_hrc_reg[16], swervolf/timer_ptc/rptc_hrc_reg[17], swervolf/timer_ptc/rptc_hrc_reg[18], swervolf/timer_ptc/rptc_hrc_reg[19], swervolf/timer_ptc/rptc_hrc_reg[1], swervolf/timer_ptc/rptc_hrc_reg[20], swervolf/timer_ptc/rptc_hrc_reg[21], swervolf/timer_ptc/rptc_hrc_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT swervolf/timer_ptc/rptc_cntr[31]_i_3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/timer_ptc/rptc_cntr_reg[0], swervolf/timer_ptc/rptc_cntr_reg[10], swervolf/timer_ptc/rptc_cntr_reg[11], swervolf/timer_ptc/rptc_cntr_reg[12], swervolf/timer_ptc/rptc_cntr_reg[13], swervolf/timer_ptc/rptc_cntr_reg[14], swervolf/timer_ptc/rptc_cntr_reg[15], swervolf/timer_ptc/rptc_cntr_reg[16], swervolf/timer_ptc/rptc_cntr_reg[17], swervolf/timer_ptc/rptc_cntr_reg[18], swervolf/timer_ptc/rptc_cntr_reg[19], swervolf/timer_ptc/rptc_cntr_reg[1], swervolf/timer_ptc/rptc_cntr_reg[20], swervolf/timer_ptc/rptc_cntr_reg[21], swervolf/timer_ptc/rptc_cntr_reg[22]... and (the first 15 of 32 listed)
INFO: [Common 17-14] Message 'DRC PLHOLDVIO-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[4] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[4] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[5] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[5] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[6] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[6] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[7] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[7] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/wb_dout_way_sel_lp[0].dc_rw_adr_ff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 280 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rvfpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/pepitoigrillo/Documents/RVfpga/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Apr 25 15:42:07 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
647 Infos, 425 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 7912.582 ; gain = 0.000 ; free physical = 4026 ; free virtual = 10079
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 15:42:07 2021...
