[11/01 14:57:33      0s] 
[11/01 14:57:33      0s] Cadence Innovus(TM) Implementation System.
[11/01 14:57:33      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/01 14:57:33      0s] 
[11/01 14:57:33      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[11/01 14:57:33      0s] Options:	
[11/01 14:57:33      0s] Date:		Sat Nov  1 14:57:33 2025
[11/01 14:57:33      0s] Host:		cad19 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
[11/01 14:57:33      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[11/01 14:57:33      0s] 
[11/01 14:57:33      0s] License:
[11/01 14:57:33      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/01 14:57:33      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/01 14:57:43      9s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/01 14:57:43      9s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[11/01 14:57:43      9s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/01 14:57:43      9s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[11/01 14:57:43      9s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[11/01 14:57:43      9s] @(#)CDS: CPE v20.14-s080
[11/01 14:57:43      9s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/01 14:57:43      9s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[11/01 14:57:43      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/01 14:57:43      9s] @(#)CDS: RCDB 11.15.0
[11/01 14:57:43      9s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[11/01 14:57:43      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP.

[11/01 14:57:43      9s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[11/01 14:57:44     10s] 
[11/01 14:57:44     10s] **INFO:  MMMC transition support version v31-84 
[11/01 14:57:44     10s] 
[11/01 14:57:44     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/01 14:57:44     10s] <CMD> suppressMessage ENCEXT-2799
[11/01 14:57:44     10s] <CMD> getVersion
[11/01 14:57:44     10s] <CMD> getVersion
[11/01 14:57:44     10s] <CMD> getVersion
[11/01 14:57:44     10s] [INFO] Loading PVS 20.11 fill procedures
[11/01 14:57:45     11s] <CMD> win
[11/01 15:02:38     47s] <CMD> set init_gnd_net VSS
[11/01 15:02:38     47s] <CMD> set init_lef_file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef
[11/01 15:02:38     47s] <CMD> set init_design_settop 0
[11/01 15:02:38     47s] <CMD> set init_verilog dedee_90nm_netlist.v
[11/01 15:02:38     47s] <CMD> set init_mmmc_file Default.view
[11/01 15:02:38     47s] <CMD> set init_pwr_net VDD
[11/01 15:02:38     47s] <CMD> init_design
[11/01 15:02:38     47s] #% Begin Load MMMC data ... (date=11/01 15:02:38, mem=683.5M)
[11/01 15:02:38     47s] #% End Load MMMC data ... (date=11/01 15:02:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=684.0M, current mem=684.0M)
[11/01 15:02:38     47s] 
[11/01 15:02:38     47s] Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[11/01 15:02:38     47s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
[11/01 15:02:38     47s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[11/01 15:02:38     47s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[11/01 15:02:38     47s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[11/01 15:02:38     47s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[11/01 15:02:38     47s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[11/01 15:02:38     47s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[11/01 15:02:38     47s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
[11/01 15:02:38     47s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
[11/01 15:02:38     47s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[11/01 15:02:38     47s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/01 15:02:38     47s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[11/01 15:02:38     47s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/01 15:02:38     47s] Set DBUPerIGU to M2 pitch 580.
[11/01 15:02:38     48s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/01 15:02:38     48s] Type 'man IMPLF-200' for more detail.
[11/01 15:02:38     48s] 
[11/01 15:02:38     48s] viaInitial starts at Sat Nov  1 15:02:38 2025
viaInitial ends at Sat Nov  1 15:02:38 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/01 15:02:38     48s] Loading view definition file from Default.view
[11/01 15:02:38     48s] Reading fast timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[11/01 15:02:39     48s] Read 479 cells in library 'fast' 
[11/01 15:02:39     48s] Reading slow timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[11/01 15:02:39     48s] Read 479 cells in library 'slow' 
[11/01 15:02:39     48s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=760.2M, current mem=703.2M)
[11/01 15:02:39     48s] *** End library_loading (cpu=0.01min, real=0.02min, mem=11.0M, fe_cpu=0.81min, fe_real=5.10min, fe_mem=814.4M) ***
[11/01 15:02:39     48s] #% Begin Load netlist data ... (date=11/01 15:02:39, mem=703.2M)
[11/01 15:02:39     48s] *** Begin netlist parsing (mem=814.4M) ***
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/01 15:02:39     48s] Type 'man IMPVL-159' for more detail.
[11/01 15:02:39     48s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/01 15:02:39     48s] To increase the message display limit, refer to the product command reference manual.
[11/01 15:02:39     48s] Created 479 new cells from 2 timing libraries.
[11/01 15:02:39     48s] Reading netlist ...
[11/01 15:02:39     48s] Backslashed names will retain backslash and a trailing blank character.
[11/01 15:02:39     48s] Reading verilog netlist 'dedee_90nm_netlist.v'
[11/01 15:02:39     48s] 
[11/01 15:02:39     48s] *** Memory Usage v#1 (Current mem = 814.430M, initial mem = 284.301M) ***
[11/01 15:02:39     48s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=814.4M) ***
[11/01 15:02:39     48s] #% End Load netlist data ... (date=11/01 15:02:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=712.3M, current mem=712.3M)
[11/01 15:02:39     48s] Top level cell is dedee.
[11/01 15:02:39     48s] Hooked 958 DB cells to tlib cells.
[11/01 15:02:39     48s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=725.7M, current mem=725.7M)
[11/01 15:02:39     48s] Starting recursive module instantiation check.
[11/01 15:02:39     48s] No recursion found.
[11/01 15:02:39     48s] Building hierarchical netlist for Cell dedee ...
[11/01 15:02:39     48s] *** Netlist is unique.
[11/01 15:02:39     48s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[11/01 15:02:39     48s] ** info: there are 968 modules.
[11/01 15:02:39     48s] ** info: there are 15 stdCell insts.
[11/01 15:02:39     48s] 
[11/01 15:02:39     48s] *** Memory Usage v#1 (Current mem = 860.855M, initial mem = 284.301M) ***
[11/01 15:02:39     48s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/01 15:02:39     48s] Type 'man IMPFP-3961' for more detail.
[11/01 15:02:39     48s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/01 15:02:39     48s] Type 'man IMPFP-3961' for more detail.
[11/01 15:02:39     48s] Horizontal Layer M1 offset = 290 (derived)
[11/01 15:02:39     48s] Vertical Layer M2 offset = 290 (derived)
[11/01 15:02:39     48s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/01 15:02:39     48s] Set Default Net Delay as 1000 ps.
[11/01 15:02:39     48s] Set Default Net Load as 0.5 pF. 
[11/01 15:02:39     48s] Set Default Input Pin Transition as 0.1 ps.
[11/01 15:02:39     49s] Extraction setup Started 
[11/01 15:02:39     49s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/01 15:02:39     49s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/01 15:02:39     49s] __QRC_SADV_USE_LE__ is set 0
[11/01 15:02:40     49s] Metal Layer Id 1 is Metal1 
[11/01 15:02:40     49s] Metal Layer Id 2 is Metal2 
[11/01 15:02:40     49s] Metal Layer Id 3 is Metal3 
[11/01 15:02:40     49s] Metal Layer Id 4 is Metal4 
[11/01 15:02:40     49s] Metal Layer Id 5 is Metal5 
[11/01 15:02:40     49s] Metal Layer Id 6 is Metal6 
[11/01 15:02:40     49s] Metal Layer Id 7 is Metal7 
[11/01 15:02:40     49s] Metal Layer Id 8 is Metal8 
[11/01 15:02:40     49s] Metal Layer Id 9 is Metal9 
[11/01 15:02:40     49s] Via Layer Id 33 is Cont 
[11/01 15:02:40     49s] Via Layer Id 34 is Via1 
[11/01 15:02:40     49s] Via Layer Id 35 is Via2 
[11/01 15:02:40     49s] Via Layer Id 36 is Via3 
[11/01 15:02:40     49s] Via Layer Id 37 is Via4 
[11/01 15:02:40     49s] Via Layer Id 38 is Via5 
[11/01 15:02:40     49s] Via Layer Id 39 is Via6 
[11/01 15:02:40     49s] Via Layer Id 40 is Via7 
[11/01 15:02:40     49s] Via Layer Id 41 is Via8 
[11/01 15:02:40     49s] Generating auto layer map file.
[11/01 15:02:40     49s]  lef metal Layer Id 1 mapped to tech Id 4 of Layer metal_1 
[11/01 15:02:40     49s]  lef via Layer Id 1 mapped to tech Id 5 of Layer via_1 
[11/01 15:02:40     49s]  lef metal Layer Id 2 mapped to tech Id 6 of Layer metal_2 
[11/01 15:02:40     49s]  lef via Layer Id 2 mapped to tech Id 7 of Layer via_2 
[11/01 15:02:40     49s]  lef metal Layer Id 3 mapped to tech Id 8 of Layer metal_3 
[11/01 15:02:40     49s]  lef via Layer Id 3 mapped to tech Id 9 of Layer via_3 
[11/01 15:02:40     49s]  lef metal Layer Id 4 mapped to tech Id 10 of Layer metal_4 
[11/01 15:02:40     49s]  lef via Layer Id 4 mapped to tech Id 11 of Layer via_4 
[11/01 15:02:40     49s]  lef metal Layer Id 5 mapped to tech Id 12 of Layer metal_5 
[11/01 15:02:40     49s]  lef via Layer Id 5 mapped to tech Id 13 of Layer via_5 
[11/01 15:02:40     49s]  lef metal Layer Id 6 mapped to tech Id 14 of Layer metal_6 
[11/01 15:02:40     49s]  lef via Layer Id 6 mapped to tech Id 15 of Layer via_6 
[11/01 15:02:40     49s]  lef metal Layer Id 7 mapped to tech Id 16 of Layer metal_7 
[11/01 15:02:40     49s]  lef via Layer Id 7 mapped to tech Id 17 of Layer via_7 
[11/01 15:02:40     49s]  lef metal Layer Id 8 mapped to tech Id 18 of Layer metal_8 
[11/01 15:02:40     49s]  lef via Layer Id 8 mapped to tech Id 19 of Layer via_8 
[11/01 15:02:40     49s]  lef metal Layer Id 9 mapped to tech Id 20 of Layer metal_9 
[11/01 15:02:40     49s] Metal Layer Id 1 mapped to 4 
[11/01 15:02:40     49s] Via Layer Id 1 mapped to 5 
[11/01 15:02:40     49s] Metal Layer Id 2 mapped to 6 
[11/01 15:02:40     49s] Via Layer Id 2 mapped to 7 
[11/01 15:02:40     49s] Metal Layer Id 3 mapped to 8 
[11/01 15:02:40     49s] Via Layer Id 3 mapped to 9 
[11/01 15:02:40     49s] Metal Layer Id 4 mapped to 10 
[11/01 15:02:40     49s] Via Layer Id 4 mapped to 11 
[11/01 15:02:40     49s] Metal Layer Id 5 mapped to 12 
[11/01 15:02:40     49s] Via Layer Id 5 mapped to 13 
[11/01 15:02:40     49s] Metal Layer Id 6 mapped to 14 
[11/01 15:02:40     49s] Via Layer Id 6 mapped to 15 
[11/01 15:02:40     49s] Metal Layer Id 7 mapped to 16 
[11/01 15:02:40     49s] Via Layer Id 7 mapped to 17 
[11/01 15:02:40     49s] Metal Layer Id 8 mapped to 18 
[11/01 15:02:40     49s] Via Layer Id 8 mapped to 19 
[11/01 15:02:40     49s] Metal Layer Id 9 mapped to 20 
[11/01 15:02:40     49s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[11/01 15:02:40     49s] eee: Reading patterns meta data.
[11/01 15:02:40     49s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[11/01 15:02:40     49s] Restore PreRoute Pattern Extraction data failed.
[11/01 15:02:40     49s] Importing multi-corner technology file(s) for preRoute extraction...
[11/01 15:02:40     49s] ../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch
[11/01 15:02:40     49s] Metal Layer Id 1 is Metal1 
[11/01 15:02:40     49s] Metal Layer Id 2 is Metal2 
[11/01 15:02:40     49s] Metal Layer Id 3 is Metal3 
[11/01 15:02:40     49s] Metal Layer Id 4 is Metal4 
[11/01 15:02:40     49s] Metal Layer Id 5 is Metal5 
[11/01 15:02:40     49s] Metal Layer Id 6 is Metal6 
[11/01 15:02:40     49s] Metal Layer Id 7 is Metal7 
[11/01 15:02:40     49s] Metal Layer Id 8 is Metal8 
[11/01 15:02:40     49s] Metal Layer Id 9 is Metal9 
[11/01 15:02:40     49s] Via Layer Id 33 is Cont 
[11/01 15:02:40     49s] Via Layer Id 34 is Via1 
[11/01 15:02:40     49s] Via Layer Id 35 is Via2 
[11/01 15:02:40     49s] Via Layer Id 36 is Via3 
[11/01 15:02:40     49s] Via Layer Id 37 is Via4 
[11/01 15:02:40     49s] Via Layer Id 38 is Via5 
[11/01 15:02:40     49s] Via Layer Id 39 is Via6 
[11/01 15:02:40     49s] Via Layer Id 40 is Via7 
[11/01 15:02:40     49s] Via Layer Id 41 is Via8 
[11/01 15:02:40     49s] Generating auto layer map file.
[11/01 15:02:40     49s]  lef metal Layer Id 1 mapped to tech Id 4 of Layer metal_1 
[11/01 15:02:40     49s]  lef via Layer Id 1 mapped to tech Id 5 of Layer via_1 
[11/01 15:02:40     49s]  lef metal Layer Id 2 mapped to tech Id 6 of Layer metal_2 
[11/01 15:02:40     49s]  lef via Layer Id 2 mapped to tech Id 7 of Layer via_2 
[11/01 15:02:40     49s]  lef metal Layer Id 3 mapped to tech Id 8 of Layer metal_3 
[11/01 15:02:40     49s]  lef via Layer Id 3 mapped to tech Id 9 of Layer via_3 
[11/01 15:02:40     49s]  lef metal Layer Id 4 mapped to tech Id 10 of Layer metal_4 
[11/01 15:02:40     49s]  lef via Layer Id 4 mapped to tech Id 11 of Layer via_4 
[11/01 15:02:40     49s]  lef metal Layer Id 5 mapped to tech Id 12 of Layer metal_5 
[11/01 15:02:40     49s]  lef via Layer Id 5 mapped to tech Id 13 of Layer via_5 
[11/01 15:02:40     49s]  lef metal Layer Id 6 mapped to tech Id 14 of Layer metal_6 
[11/01 15:02:40     49s]  lef via Layer Id 6 mapped to tech Id 15 of Layer via_6 
[11/01 15:02:40     49s]  lef metal Layer Id 7 mapped to tech Id 16 of Layer metal_7 
[11/01 15:02:40     49s]  lef via Layer Id 7 mapped to tech Id 17 of Layer via_7 
[11/01 15:02:40     49s]  lef metal Layer Id 8 mapped to tech Id 18 of Layer metal_8 
[11/01 15:02:40     49s]  lef via Layer Id 8 mapped to tech Id 19 of Layer via_8 
[11/01 15:02:40     49s]  lef metal Layer Id 9 mapped to tech Id 20 of Layer metal_9 
[11/01 15:02:40     49s] Metal Layer Id 1 mapped to 4 
[11/01 15:02:40     49s] Via Layer Id 1 mapped to 5 
[11/01 15:02:40     49s] Metal Layer Id 2 mapped to 6 
[11/01 15:02:40     49s] Via Layer Id 2 mapped to 7 
[11/01 15:02:40     49s] Metal Layer Id 3 mapped to 8 
[11/01 15:02:40     49s] Via Layer Id 3 mapped to 9 
[11/01 15:02:40     49s] Metal Layer Id 4 mapped to 10 
[11/01 15:02:40     49s] Via Layer Id 4 mapped to 11 
[11/01 15:02:40     49s] Metal Layer Id 5 mapped to 12 
[11/01 15:02:40     49s] Via Layer Id 5 mapped to 13 
[11/01 15:02:40     49s] Metal Layer Id 6 mapped to 14 
[11/01 15:02:40     49s] Via Layer Id 6 mapped to 15 
[11/01 15:02:40     49s] Metal Layer Id 7 mapped to 16 
[11/01 15:02:40     49s] Via Layer Id 7 mapped to 17 
[11/01 15:02:40     49s] Metal Layer Id 8 mapped to 18 
[11/01 15:02:40     49s] Via Layer Id 8 mapped to 19 
[11/01 15:02:40     49s] Metal Layer Id 9 mapped to 20 
[11/01 15:02:42     51s] Completed (cpu: 0:00:02.4 real: 0:00:03.0)
[11/01 15:02:42     51s] Set Shrink Factor to 1.00000
[11/01 15:02:42     51s] Summary of Active RC-Corners : 
[11/01 15:02:42     51s]  
[11/01 15:02:42     51s]  Analysis View: bc
[11/01 15:02:42     51s]     RC-Corner Name        : Rc
[11/01 15:02:42     51s]     RC-Corner Index       : 0
[11/01 15:02:42     51s]     RC-Corner Temperature : 25 Celsius
[11/01 15:02:42     51s]     RC-Corner Cap Table   : ''
[11/01 15:02:42     51s]     RC-Corner PreRoute Res Factor         : 1
[11/01 15:02:42     51s]     RC-Corner PreRoute Cap Factor         : 1
[11/01 15:02:42     51s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/01 15:02:42     51s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/01 15:02:42     51s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/01 15:02:42     51s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/01 15:02:42     51s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/01 15:02:42     51s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/01 15:02:42     51s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/01 15:02:42     51s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[11/01 15:02:42     51s]  
[11/01 15:02:42     51s]  Analysis View: wc
[11/01 15:02:42     51s]     RC-Corner Name        : Rc
[11/01 15:02:42     51s]     RC-Corner Index       : 0
[11/01 15:02:42     51s]     RC-Corner Temperature : 25 Celsius
[11/01 15:02:42     51s]     RC-Corner Cap Table   : ''
[11/01 15:02:42     51s]     RC-Corner PreRoute Res Factor         : 1
[11/01 15:02:42     51s]     RC-Corner PreRoute Cap Factor         : 1
[11/01 15:02:42     51s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/01 15:02:42     51s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/01 15:02:42     51s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/01 15:02:42     51s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/01 15:02:42     51s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/01 15:02:42     51s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/01 15:02:42     51s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/01 15:02:42     51s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[11/01 15:02:42     51s] LayerId::1 widthSet size::1
[11/01 15:02:42     51s] LayerId::2 widthSet size::1
[11/01 15:02:42     51s] LayerId::3 widthSet size::1
[11/01 15:02:42     51s] LayerId::4 widthSet size::1
[11/01 15:02:42     51s] LayerId::5 widthSet size::1
[11/01 15:02:42     51s] LayerId::6 widthSet size::1
[11/01 15:02:42     51s] LayerId::7 widthSet size::1
[11/01 15:02:42     51s] LayerId::8 widthSet size::1
[11/01 15:02:42     51s] LayerId::9 widthSet size::1
[11/01 15:02:42     51s] Updating RC grid for preRoute extraction ...
[11/01 15:02:42     51s] eee: pegSigSF::1.070000
[11/01 15:02:42     51s] Initializing multi-corner resistance tables ...
[11/01 15:02:42     51s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:02:42     51s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:02:42     51s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:02:42     51s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:02:42     51s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:02:42     51s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:02:42     51s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:02:42     51s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:02:42     51s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:02:42     51s] **Info: Trial Route has Max Route Layer 15/9.
[11/01 15:02:42     51s] {RT Rc 0 9 9 {8 0} 1}
[11/01 15:02:42     51s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/01 15:02:42     51s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/01 15:02:42     51s] *Info: initialize multi-corner CTS.
[11/01 15:02:42     51s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=959.6M, current mem=778.8M)
[11/01 15:02:42     51s] Reading timing constraints file 'constraints_dedee_90nm.sdc' ...
[11/01 15:02:42     51s] Current (total cpu=0:00:51.6, real=0:05:09, peak res=1011.6M, current mem=1011.6M)
[11/01 15:02:42     51s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File constraints_dedee_90nm.sdc, Line 9).
[11/01 15:02:42     51s] 
[11/01 15:02:42     51s] AAE DB initialization (MEM=1190.71 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/01 15:02:42     51s] #################################################################################
[11/01 15:02:42     51s] # Design Stage: PreRoute
[11/01 15:02:42     51s] # Design Name: dedee
[11/01 15:02:42     51s] # Design Mode: 90nm
[11/01 15:02:42     51s] # Analysis Mode: MMMC Non-OCV 
[11/01 15:02:42     51s] # Parasitics Mode: No SPEF/RCDB 
[11/01 15:02:42     51s] # Signoff Settings: SI Off 
[11/01 15:02:42     51s] #################################################################################
[11/01 15:02:42     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 1215.1M, InitMEM = 1215.1M)
[11/01 15:02:42     51s] Start delay calculation (fullDC) (1 T). (MEM=1215.1)
[11/01 15:02:42     51s] Start AAE Lib Loading. (MEM=1226.89)
[11/01 15:02:42     51s] End AAE Lib Loading. (MEM=1236.43 CPU=0:00:00.0 Real=0:00:00.0)
[11/01 15:02:42     51s] End AAE Lib Interpolated Model. (MEM=1236.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:02:42     51s] First Iteration Infinite Tw... 
[11/01 15:02:42     51s] Total number of fetched objects 20
[11/01 15:02:42     51s] Total number of fetched objects 20
[11/01 15:02:42     51s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:02:42     51s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:02:42     51s] End delay calculation. (MEM=1231.5 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:02:42     51s] End delay calculation (fullDC). (MEM=1204.42 CPU=0:00:00.1 REAL=0:00:00.0)
[11/01 15:02:42     51s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1204.4M) ***
[11/01 15:02:42     51s] INFO (CTE): Reading of timing constraints file constraints_dedee_90nm.sdc completed, with 1 WARNING
[11/01 15:02:42     51s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1086.9M, current mem=1013.5M)
[11/01 15:02:42     51s] Current (total cpu=0:00:51.9, real=0:05:09, peak res=1086.9M, current mem=1013.5M)
[11/01 15:02:42     51s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/01 15:02:42     51s] 
[11/01 15:02:42     51s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/01 15:02:42     51s] Summary for sequential cells identification: 
[11/01 15:02:42     51s]   Identified SBFF number: 112
[11/01 15:02:42     51s]   Identified MBFF number: 0
[11/01 15:02:42     51s]   Identified SB Latch number: 0
[11/01 15:02:42     51s]   Identified MB Latch number: 0
[11/01 15:02:42     51s]   Not identified SBFF number: 8
[11/01 15:02:42     51s]   Not identified MBFF number: 0
[11/01 15:02:42     51s]   Not identified SB Latch number: 0
[11/01 15:02:42     51s]   Not identified MB Latch number: 0
[11/01 15:02:42     51s]   Number of sequential cells which are not FFs: 32
[11/01 15:02:42     51s] Total number of combinational cells: 317
[11/01 15:02:42     51s] Total number of sequential cells: 152
[11/01 15:02:42     51s] Total number of tristate cells: 10
[11/01 15:02:42     51s] Total number of level shifter cells: 0
[11/01 15:02:42     51s] Total number of power gating cells: 0
[11/01 15:02:42     51s] Total number of isolation cells: 0
[11/01 15:02:42     51s] Total number of power switch cells: 0
[11/01 15:02:42     51s] Total number of pulse generator cells: 0
[11/01 15:02:42     51s] Total number of always on buffers: 0
[11/01 15:02:42     51s] Total number of retention cells: 0
[11/01 15:02:42     51s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/01 15:02:42     51s] Total number of usable buffers: 16
[11/01 15:02:42     51s] List of unusable buffers:
[11/01 15:02:42     51s] Total number of unusable buffers: 0
[11/01 15:02:42     51s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/01 15:02:42     51s] Total number of usable inverters: 19
[11/01 15:02:42     51s] List of unusable inverters:
[11/01 15:02:42     51s] Total number of unusable inverters: 0
[11/01 15:02:42     51s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/01 15:02:42     51s] Total number of identified usable delay cells: 8
[11/01 15:02:42     51s] List of identified unusable delay cells:
[11/01 15:02:42     51s] Total number of identified unusable delay cells: 0
[11/01 15:02:42     51s] 
[11/01 15:02:42     51s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/01 15:02:42     51s] 
[11/01 15:02:42     51s] TimeStamp Deleting Cell Server Begin ...
[11/01 15:02:42     51s] 
[11/01 15:02:42     51s] TimeStamp Deleting Cell Server End ...
[11/01 15:02:42     51s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1013.5M, current mem=996.4M)
[11/01 15:02:42     51s] 
[11/01 15:02:42     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/01 15:02:42     52s] Summary for sequential cells identification: 
[11/01 15:02:42     52s]   Identified SBFF number: 112
[11/01 15:02:42     52s]   Identified MBFF number: 0
[11/01 15:02:42     52s]   Identified SB Latch number: 0
[11/01 15:02:42     52s]   Identified MB Latch number: 0
[11/01 15:02:42     52s]   Not identified SBFF number: 8
[11/01 15:02:42     52s]   Not identified MBFF number: 0
[11/01 15:02:42     52s]   Not identified SB Latch number: 0
[11/01 15:02:42     52s]   Not identified MB Latch number: 0
[11/01 15:02:42     52s]   Number of sequential cells which are not FFs: 32
[11/01 15:02:42     52s]  Visiting view : bc
[11/01 15:02:42     52s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[11/01 15:02:42     52s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[11/01 15:02:42     52s]  Visiting view : wc
[11/01 15:02:42     52s]    : PowerDomain = none : Weighted F : unweighted  = 36.20 (1.000) with rcCorner = 0
[11/01 15:02:42     52s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/01 15:02:42     52s] TLC MultiMap info (StdDelay):
[11/01 15:02:42     52s]   : max + slow + 1 + no RcCorner := 30.3ps
[11/01 15:02:42     52s]   : max + slow + 1 + Rc := 36.2ps
[11/01 15:02:42     52s]   : min + fast + 1 + no RcCorner := 9.9ps
[11/01 15:02:42     52s]   : min + fast + 1 + Rc := 12ps
[11/01 15:02:42     52s]  Setting StdDelay to: 12ps
[11/01 15:02:42     52s] 
[11/01 15:02:42     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/01 15:02:42     52s] 
[11/01 15:02:42     52s] *** Summary of all messages that are not suppressed in this session:
[11/01 15:02:42     52s] Severity  ID               Count  Summary                                  
[11/01 15:02:42     52s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[11/01 15:02:42     52s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/01 15:02:42     52s] WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
[11/01 15:02:42     52s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/01 15:02:42     52s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[11/01 15:02:42     52s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[11/01 15:02:42     52s] *** Message Summary: 973 warning(s), 0 error(s)
[11/01 15:02:42     52s] 
[11/01 15:02:45     52s] <CMD> getIoFlowFlag
[11/01 15:03:20     55s] <CMD> setIoFlowFlag 0
[11/01 15:03:20     55s] <CMD> floorPlan -site gsclib090site -r 1 0.8 4 4 4 4
[11/01 15:03:20     55s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/01 15:03:20     55s] Type 'man IMPFP-3961' for more detail.
[11/01 15:03:20     55s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/01 15:03:20     55s] Type 'man IMPFP-3961' for more detail.
[11/01 15:03:20     55s] Horizontal Layer M1 offset = 290 (derived)
[11/01 15:03:20     55s] Vertical Layer M2 offset = 290 (derived)
[11/01 15:03:20     55s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/01 15:03:20     55s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/01 15:03:20     55s] <CMD> uiSetTool select
[11/01 15:03:20     55s] <CMD> getIoFlowFlag
[11/01 15:03:20     55s] <CMD> fit
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingOffset 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingThreshold 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingLayers {}
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingOffset 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingThreshold 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingLayers {}
[11/01 15:04:04     59s] <CMD> set sprCreateIeStripeWidth 10.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeStripeWidth 10.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingOffset 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingThreshold 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeRingLayers {}
[11/01 15:04:04     59s] <CMD> set sprCreateIeStripeWidth 10.0
[11/01 15:04:04     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/01 15:04:16     60s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/01 15:04:16     60s] The ring targets are set to core/block ring wires.
[11/01 15:04:16     60s] addRing command will consider rows while creating rings.
[11/01 15:04:16     60s] addRing command will disallow rings to go over rows.
[11/01 15:04:16     60s] addRing command will ignore shorts while creating rings.
[11/01 15:04:16     60s] <CMD> addRing -nets {} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/01 15:04:16     60s] 
[11/01 15:04:16     60s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1142.0M)
[11/01 15:04:16     60s] **ERROR: Error: Invalid net names specified. 
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingOffset 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingThreshold 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingLayers {}
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingOffset 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingThreshold 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingLayers {}
[11/01 15:04:25     60s] <CMD> set sprCreateIeStripeWidth 10.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeStripeWidth 10.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingOffset 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingThreshold 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeRingLayers {}
[11/01 15:04:25     60s] <CMD> set sprCreateIeStripeWidth 10.0
[11/01 15:04:25     60s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/01 15:04:53     63s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:04:53     63s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:04:53     63s] 
[11/01 15:04:53     63s] Stripes will stop at the boundary of the specified area.
[11/01 15:04:53     63s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:04:53     63s] Stripes will not extend to closest target.
[11/01 15:04:53     63s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:04:53     63s] Stripes will not be created over regions without power planning wires.
[11/01 15:04:53     63s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:04:53     63s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:04:53     63s] Offset for stripe breaking is set to 0.
[11/01 15:04:53     63s] <CMD> addStripe -nets {} -layer Metal9 -direction horizontal -width 1.8 -spacing 1.8 -number_of_sets 5 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:04:53     63s] 
[11/01 15:04:53     63s] Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:04:53     63s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:04:53     63s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:04:53     63s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:05:09     64s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:05:09     64s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:05:09     64s] 
[11/01 15:05:09     64s] Stripes will stop at the boundary of the specified area.
[11/01 15:05:09     64s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:05:09     64s] Stripes will not extend to closest target.
[11/01 15:05:09     64s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:05:09     64s] Stripes will not be created over regions without power planning wires.
[11/01 15:05:09     64s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:05:09     64s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:05:09     64s] Offset for stripe breaking is set to 0.
[11/01 15:05:09     64s] <CMD> addStripe -nets {} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:05:09     64s] 
[11/01 15:05:09     64s] Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:05:09     64s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:05:09     64s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:05:09     64s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:03     69s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:06:03     69s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:06:03     69s] 
[11/01 15:06:03     69s] Stripes will stop at the boundary of the specified area.
[11/01 15:06:03     69s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:06:03     69s] Stripes will not extend to closest target.
[11/01 15:06:03     69s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:06:03     69s] Stripes will not be created over regions without power planning wires.
[11/01 15:06:03     69s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:06:03     69s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:06:03     69s] Offset for stripe breaking is set to 0.
[11/01 15:06:03     69s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:06:03     69s] 
[11/01 15:06:03     69s] Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:03     69s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:03     69s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:03     69s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:03     69s] Starting stripe generation ...
[11/01 15:06:03     69s] Non-Default Mode Option Settings :
[11/01 15:06:03     69s]   NONE
[11/01 15:06:03     69s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:03     69s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:03     69s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.235000 4.060000 7.235000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:03     69s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:03     69s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 9.510000 4.060000 9.510000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:03     69s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:03     69s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 11.785000 4.060000 11.785000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:03     69s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:03     69s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 14.060000 4.060000 14.060000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:03     69s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:03     69s] Stripe generation is complete.
[11/01 15:06:03     69s] vias are now being generated.
[11/01 15:06:03     69s] addStripe created 6 wires.
[11/01 15:06:03     69s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/01 15:06:03     69s] +--------+----------------+----------------+
[11/01 15:06:03     69s] |  Layer |     Created    |     Deleted    |
[11/01 15:06:03     69s] +--------+----------------+----------------+
[11/01 15:06:03     69s] | Metal8 |        6       |       NA       |
[11/01 15:06:03     69s] +--------+----------------+----------------+
[11/01 15:06:03     69s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:06:03     69s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:06:03     69s] 
[11/01 15:06:03     69s] Stripes will stop at the boundary of the specified area.
[11/01 15:06:03     69s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:06:03     69s] Stripes will not extend to closest target.
[11/01 15:06:03     69s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:06:03     69s] Stripes will not be created over regions without power planning wires.
[11/01 15:06:03     69s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:06:03     69s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:06:03     69s] Offset for stripe breaking is set to 0.
[11/01 15:06:03     69s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:06:03     69s] 
[11/01 15:06:03     69s] Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:03     69s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:03     69s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:03     69s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:03     69s] Starting stripe generation ...
[11/01 15:06:03     69s] Non-Default Mode Option Settings :
[11/01 15:06:03     69s]   NONE
[11/01 15:06:03     69s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:03     69s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:03     69s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.235000 4.060000 7.235000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:03     69s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:03     69s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 9.510000 4.060000 9.510000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:03     69s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:03     69s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 11.785000 4.060000 11.785000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:03     69s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:03     69s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 14.060000 4.060000 14.060000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:03     69s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:03     69s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
[11/01 15:06:03     69s] Stripe generation is complete.
[11/01 15:06:15     70s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:06:15     70s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:06:15     70s] 
[11/01 15:06:15     70s] Stripes will stop at the boundary of the specified area.
[11/01 15:06:15     70s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:06:15     70s] Stripes will not extend to closest target.
[11/01 15:06:15     70s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:06:15     70s] Stripes will not be created over regions without power planning wires.
[11/01 15:06:15     70s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:06:15     70s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:06:15     70s] Offset for stripe breaking is set to 0.
[11/01 15:06:15     70s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:06:15     70s] 
[11/01 15:06:15     70s] Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:15     70s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:15     70s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:15     70s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:15     70s] Starting stripe generation ...
[11/01 15:06:15     70s] Non-Default Mode Option Settings :
[11/01 15:06:15     70s]   NONE
[11/01 15:06:15     70s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:15     70s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:15     70s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 14.060000 4.060000 14.060000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:15     70s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:15     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
[11/01 15:06:15     70s] Stripe generation is complete.
[11/01 15:06:15     70s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:06:15     70s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:06:15     70s] 
[11/01 15:06:15     70s] Stripes will stop at the boundary of the specified area.
[11/01 15:06:15     70s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:06:15     70s] Stripes will not extend to closest target.
[11/01 15:06:15     70s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:06:15     70s] Stripes will not be created over regions without power planning wires.
[11/01 15:06:15     70s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:06:15     70s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:06:15     70s] Offset for stripe breaking is set to 0.
[11/01 15:06:15     70s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:06:15     70s] 
[11/01 15:06:15     70s] Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:15     70s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:15     70s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:15     70s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:15     70s] Starting stripe generation ...
[11/01 15:06:15     70s] Non-Default Mode Option Settings :
[11/01 15:06:15     70s]   NONE
[11/01 15:06:15     70s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:15     70s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:15     70s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 14.060000 4.060000 14.060000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:15     70s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:15     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
[11/01 15:06:15     70s] Stripe generation is complete.
[11/01 15:06:41     72s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:06:41     72s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:06:41     72s] 
[11/01 15:06:41     72s] Stripes will stop at the boundary of the specified area.
[11/01 15:06:41     72s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:06:41     72s] Stripes will not extend to closest target.
[11/01 15:06:41     72s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:06:41     72s] Stripes will not be created over regions without power planning wires.
[11/01 15:06:41     72s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:06:41     72s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:06:41     72s] Offset for stripe breaking is set to 0.
[11/01 15:06:41     72s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:06:41     72s] 
[11/01 15:06:41     72s] Initialize fgc environment(mem: 1147.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:41     72s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:41     72s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:41     72s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1147.1M)
[11/01 15:06:41     72s] Starting stripe generation ...
[11/01 15:06:41     72s] Non-Default Mode Option Settings :
[11/01 15:06:41     72s]   NONE
[11/01 15:06:41     72s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:41     72s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:41     72s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.260000 4.060000 7.260000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:41     72s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:41     72s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 15.360000 4.060000 15.360000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:41     72s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:41     72s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
[11/01 15:06:41     72s] Stripe generation is complete.
[11/01 15:06:49     73s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:06:49     73s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:06:49     73s] 
[11/01 15:06:49     73s] Stripes will stop at the boundary of the specified area.
[11/01 15:06:49     73s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:06:49     73s] Stripes will not extend to closest target.
[11/01 15:06:49     73s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:06:49     73s] Stripes will not be created over regions without power planning wires.
[11/01 15:06:49     73s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:06:49     73s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:06:49     73s] Offset for stripe breaking is set to 0.
[11/01 15:06:49     73s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:06:49     73s] 
[11/01 15:06:49     73s] Initialize fgc environment(mem: 1145.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:06:49     73s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:06:49     73s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:06:49     73s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:06:49     73s] Starting stripe generation ...
[11/01 15:06:49     73s] Non-Default Mode Option Settings :
[11/01 15:06:49     73s]   NONE
[11/01 15:06:49     73s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:49     73s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:49     73s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.260000 4.060000 7.260000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:49     73s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:49     73s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 15.360000 4.060000 15.360000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:49     73s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:49     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
[11/01 15:06:49     73s] Stripe generation is complete.
[11/01 15:06:51     73s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:06:51     73s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:06:51     73s] 
[11/01 15:06:51     73s] Stripes will stop at the boundary of the specified area.
[11/01 15:06:51     73s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:06:51     73s] Stripes will not extend to closest target.
[11/01 15:06:51     73s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:06:51     73s] Stripes will not be created over regions without power planning wires.
[11/01 15:06:51     73s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:06:51     73s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:06:51     73s] Offset for stripe breaking is set to 0.
[11/01 15:06:51     73s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:06:51     73s] 
[11/01 15:06:51     73s] Initialize fgc environment(mem: 1145.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:06:51     73s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:06:51     73s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:06:51     73s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:06:51     73s] Starting stripe generation ...
[11/01 15:06:51     73s] Non-Default Mode Option Settings :
[11/01 15:06:51     73s]   NONE
[11/01 15:06:51     73s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:51     73s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:06:51     73s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.260000 4.060000 7.260000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:51     73s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:51     73s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 15.360000 4.060000 15.360000 17.110001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:06:51     73s] Type 'man IMPPP-354' for more detail.
[11/01 15:06:51     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.960000, 4.060000) (4.960000, 17.110001) because same wire already exists.
[11/01 15:06:51     73s] Stripe generation is complete.
[11/01 15:07:03     74s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:07:03     74s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:07:03     74s] 
[11/01 15:07:03     74s] Stripes will stop at the boundary of the specified area.
[11/01 15:07:03     74s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:07:03     74s] Stripes will not extend to closest target.
[11/01 15:07:03     74s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:07:03     74s] Stripes will not be created over regions without power planning wires.
[11/01 15:07:03     74s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:07:03     74s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:07:03     74s] Offset for stripe breaking is set to 0.
[11/01 15:07:03     74s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:07:03     74s] 
[11/01 15:07:03     74s] Initialize fgc environment(mem: 1145.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:07:03     74s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:07:03     74s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:07:03     74s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:07:03     74s] Starting stripe generation ...
[11/01 15:07:03     74s] Non-Default Mode Option Settings :
[11/01 15:07:03     74s]   NONE
[11/01 15:07:03     74s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:07:03     74s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:07:03     74s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 7.195000 18.559999 7.195000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:07:03     74s] Type 'man IMPPP-354' for more detail.
[11/01 15:07:03     74s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 9.430000 18.559999 9.430000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:07:03     74s] Type 'man IMPPP-354' for more detail.
[11/01 15:07:03     74s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 11.665000 18.559999 11.665000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:07:03     74s] Type 'man IMPPP-354' for more detail.
[11/01 15:07:03     74s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 13.900000 18.559999 13.900000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:07:03     74s] Type 'man IMPPP-354' for more detail.
[11/01 15:07:03     74s] Stripe generation is complete.
[11/01 15:07:03     74s] vias are now being generated.
[11/01 15:07:03     74s] addStripe created 6 wires.
[11/01 15:07:03     74s] ViaGen created 26 vias, deleted 0 via to avoid violation.
[11/01 15:07:03     74s] +--------+----------------+----------------+
[11/01 15:07:03     74s] |  Layer |     Created    |     Deleted    |
[11/01 15:07:03     74s] +--------+----------------+----------------+
[11/01 15:07:03     74s] |  Via8  |       26       |        0       |
[11/01 15:07:03     74s] | Metal9 |        6       |       NA       |
[11/01 15:07:03     74s] +--------+----------------+----------------+
[11/01 15:07:04     74s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/01 15:07:04     74s] addStripe will allow jog to connect padcore ring and block ring.
[11/01 15:07:04     74s] 
[11/01 15:07:04     74s] Stripes will stop at the boundary of the specified area.
[11/01 15:07:04     74s] When breaking rings, the power planner will consider the existence of blocks.
[11/01 15:07:04     74s] Stripes will not extend to closest target.
[11/01 15:07:04     74s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/01 15:07:04     74s] Stripes will not be created over regions without power planning wires.
[11/01 15:07:04     74s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/01 15:07:04     74s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/01 15:07:04     74s] Offset for stripe breaking is set to 0.
[11/01 15:07:04     74s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/01 15:07:04     74s] 
[11/01 15:07:04     74s] Initialize fgc environment(mem: 1145.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:07:04     74s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:07:04     74s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:07:04     74s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.1M)
[11/01 15:07:04     74s] Starting stripe generation ...
[11/01 15:07:04     74s] Non-Default Mode Option Settings :
[11/01 15:07:04     74s]   NONE
[11/01 15:07:04     74s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:07:04     74s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/01 15:07:04     74s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 7.195000 18.559999 7.195000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:07:04     74s] Type 'man IMPPP-354' for more detail.
[11/01 15:07:04     74s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 9.430000 18.559999 9.430000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:07:04     74s] Type 'man IMPPP-354' for more detail.
[11/01 15:07:04     74s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 11.665000 18.559999 11.665000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:07:04     74s] Type 'man IMPPP-354' for more detail.
[11/01 15:07:04     74s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 13.900000 18.559999 13.900000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/01 15:07:04     74s] Type 'man IMPPP-354' for more detail.
[11/01 15:07:04     74s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.060000, 4.960000) (18.559999, 4.960000) because same wire already exists.
[11/01 15:07:04     74s] Stripe generation is complete.
[11/01 15:07:17     75s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/01 15:07:17     75s] <CMD> setEndCapMode -reset
[11/01 15:07:17     75s] <CMD> setEndCapMode -boundary_tap false
[11/01 15:07:17     75s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/01 15:07:17     75s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[11/01 15:07:17     75s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/01 15:07:17     75s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[11/01 15:07:17     75s] <CMD> setPlaceMode -reset
[11/01 15:07:17     75s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/01 15:07:18     75s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/01 15:07:18     75s] <CMD> setEndCapMode -reset
[11/01 15:07:18     75s] <CMD> setEndCapMode -boundary_tap false
[11/01 15:07:18     75s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[11/01 15:07:20     76s] <CMD> setPlaceMode -fp false
[11/01 15:07:20     76s] <CMD> place_design
[11/01 15:07:20     76s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 7, percentage of missing scan cell = 0.00% (0 / 7)
[11/01 15:07:20     76s] ### Time Record (colorize_geometry) is installed.
[11/01 15:07:20     76s] #Start colorize_geometry on Sat Nov  1 15:07:20 2025
[11/01 15:07:20     76s] #
[11/01 15:07:20     76s] ### Time Record (Pre Callback) is installed.
[11/01 15:07:20     76s] ### Time Record (Pre Callback) is uninstalled.
[11/01 15:07:20     76s] ### Time Record (DB Import) is installed.
[11/01 15:07:20     76s] #create default rule from bind_ndr_rule rule=0x7efeefede690 0x7efef33bafc0
[11/01 15:07:20     76s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/01 15:07:20     76s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/01 15:07:20     76s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/01 15:07:20     76s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/01 15:07:20     76s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/01 15:07:20     76s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/01 15:07:20     76s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/01 15:07:20     76s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/01 15:07:20     76s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=946491252 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[11/01 15:07:20     76s] ### Time Record (DB Import) is uninstalled.
[11/01 15:07:20     76s] ### Time Record (DB Export) is installed.
[11/01 15:07:20     76s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=946491252 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[11/01 15:07:20     76s] ### Time Record (DB Export) is uninstalled.
[11/01 15:07:20     76s] ### Time Record (Post Callback) is installed.
[11/01 15:07:20     76s] ### Time Record (Post Callback) is uninstalled.
[11/01 15:07:20     76s] #
[11/01 15:07:20     76s] #colorize_geometry statistics:
[11/01 15:07:20     76s] #Cpu time = 00:00:00
[11/01 15:07:20     76s] #Elapsed time = 00:00:00
[11/01 15:07:20     76s] #Increased memory = 11.99 (MB)
[11/01 15:07:20     76s] #Total memory = 1056.38 (MB)
[11/01 15:07:20     76s] #Peak memory = 1086.95 (MB)
[11/01 15:07:20     76s] #Number of warnings = 8
[11/01 15:07:20     76s] #Total number of warnings = 8
[11/01 15:07:20     76s] #Number of fails = 0
[11/01 15:07:20     76s] #Total number of fails = 0
[11/01 15:07:20     76s] #Complete colorize_geometry on Sat Nov  1 15:07:20 2025
[11/01 15:07:20     76s] #
[11/01 15:07:20     76s] ### Time Record (colorize_geometry) is uninstalled.
[11/01 15:07:20     76s] ### 
[11/01 15:07:20     76s] ###   Scalability Statistics
[11/01 15:07:20     76s] ### 
[11/01 15:07:20     76s] ### ------------------------+----------------+----------------+----------------+
[11/01 15:07:20     76s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/01 15:07:20     76s] ### ------------------------+----------------+----------------+----------------+
[11/01 15:07:20     76s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:20     76s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:20     76s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:20     76s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:20     76s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[11/01 15:07:20     76s] ### ------------------------+----------------+----------------+----------------+
[11/01 15:07:20     76s] ### 
[11/01 15:07:20     76s] *** Starting placeDesign default flow ***
[11/01 15:07:20     76s] **Info: Trial Route has Max Route Layer 15/9.
[11/01 15:07:20     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=1160.1M
[11/01 15:07:20     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=1160.1M
[11/01 15:07:20     76s] *** Start deleteBufferTree ***
[11/01 15:07:20     76s] Info: Detect buffers to remove automatically.
[11/01 15:07:20     76s] Analyzing netlist ...
[11/01 15:07:20     76s] Updating netlist
[11/01 15:07:20     76s] 
[11/01 15:07:20     76s] *summary: 0 instances (buffers/inverters) removed
[11/01 15:07:20     76s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/01 15:07:20     76s] 
[11/01 15:07:20     76s] TimeStamp Deleting Cell Server Begin ...
[11/01 15:07:20     76s] 
[11/01 15:07:20     76s] TimeStamp Deleting Cell Server End ...
[11/01 15:07:20     76s] **INFO: Enable pre-place timing setting for timing analysis
[11/01 15:07:20     76s] Set Using Default Delay Limit as 101.
[11/01 15:07:20     76s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/01 15:07:20     76s] Set Default Net Delay as 0 ps.
[11/01 15:07:20     76s] Set Default Net Load as 0 pF. 
[11/01 15:07:20     76s] **INFO: Analyzing IO path groups for slack adjustment
[11/01 15:07:20     76s] Effort level <high> specified for reg2reg_tmp.19896 path_group
[11/01 15:07:20     76s] #################################################################################
[11/01 15:07:20     76s] # Design Stage: PreRoute
[11/01 15:07:20     76s] # Design Name: dedee
[11/01 15:07:20     76s] # Design Mode: 90nm
[11/01 15:07:20     76s] # Analysis Mode: MMMC Non-OCV 
[11/01 15:07:20     76s] # Parasitics Mode: No SPEF/RCDB 
[11/01 15:07:20     76s] # Signoff Settings: SI Off 
[11/01 15:07:20     76s] #################################################################################
[11/01 15:07:20     76s] Calculate delays in BcWc mode...
[11/01 15:07:20     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 1179.2M, InitMEM = 1179.2M)
[11/01 15:07:20     76s] Start delay calculation (fullDC) (1 T). (MEM=1179.25)
[11/01 15:07:20     76s] End AAE Lib Interpolated Model. (MEM=1190.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:20     76s] Total number of fetched objects 20
[11/01 15:07:20     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:20     76s] End delay calculation. (MEM=1230.45 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:20     76s] End delay calculation (fullDC). (MEM=1230.45 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:20     76s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1230.5M) ***
[11/01 15:07:20     76s] **INFO: Disable pre-place timing setting for timing analysis
[11/01 15:07:20     76s] Set Using Default Delay Limit as 1000.
[11/01 15:07:20     76s] Set Default Net Delay as 1000 ps.
[11/01 15:07:20     76s] Set Default Net Load as 0.5 pF. 
[11/01 15:07:20     76s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/01 15:07:20     76s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1220.9M
[11/01 15:07:20     76s] Deleted 0 physical inst  (cell - / prefix -).
[11/01 15:07:20     76s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1220.9M
[11/01 15:07:20     76s] INFO: #ExclusiveGroups=0
[11/01 15:07:20     76s] INFO: There are no Exclusive Groups.
[11/01 15:07:20     76s] Extracting standard cell pins and blockage ...... 
[11/01 15:07:20     76s] Pin and blockage extraction finished
[11/01 15:07:20     76s] Extracting macro/IO cell pins and blockage ...... 
[11/01 15:07:20     76s] Pin and blockage extraction finished
[11/01 15:07:20     76s] *** Starting "NanoPlace(TM) placement v#9 (mem=1220.9M)" ...
[11/01 15:07:20     76s] Wait...
[11/01 15:07:22     78s] *** Build Buffered Sizing Timing Model
[11/01 15:07:22     78s] (cpu=0:00:01.5 mem=1228.9M) ***
[11/01 15:07:22     78s] *** Build Virtual Sizing Timing Model
[11/01 15:07:22     78s] (cpu=0:00:01.7 mem=1228.9M) ***
[11/01 15:07:22     78s] No user-set net weight.
[11/01 15:07:22     78s] Net fanout histogram:
[11/01 15:07:22     78s] 2		: 9 (45.0%) nets
[11/01 15:07:22     78s] 3		: 6 (30.0%) nets
[11/01 15:07:22     78s] 4     -	14	: 5 (25.0%) nets
[11/01 15:07:22     78s] 15    -	39	: 0 (0.0%) nets
[11/01 15:07:22     78s] 40    -	79	: 0 (0.0%) nets
[11/01 15:07:22     78s] 80    -	159	: 0 (0.0%) nets
[11/01 15:07:22     78s] 160   -	319	: 0 (0.0%) nets
[11/01 15:07:22     78s] 320   -	639	: 0 (0.0%) nets
[11/01 15:07:22     78s] 640   -	1279	: 0 (0.0%) nets
[11/01 15:07:22     78s] 1280  -	2559	: 0 (0.0%) nets
[11/01 15:07:22     78s] 2560  -	5119	: 0 (0.0%) nets
[11/01 15:07:22     78s] 5120+		: 0 (0.0%) nets
[11/01 15:07:22     78s] no activity file in design. spp won't run.
[11/01 15:07:22     78s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/01 15:07:22     78s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/01 15:07:22     78s] Define the scan chains before using this option.
[11/01 15:07:22     78s] Type 'man IMPSP-9042' for more detail.
[11/01 15:07:22     78s] z: 2, totalTracks: 1
[11/01 15:07:22     78s] z: 4, totalTracks: 1
[11/01 15:07:22     78s] z: 6, totalTracks: 1
[11/01 15:07:22     78s] z: 8, totalTracks: 1
[11/01 15:07:22     78s] # Building dedee llgBox search-tree.
[11/01 15:07:22     78s] #std cell=15 (0 fixed + 15 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[11/01 15:07:22     78s] #ioInst=0 #net=20 #term=64 #term/net=3.20, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
[11/01 15:07:22     78s] stdCell: 15 single + 0 double + 0 multi
[11/01 15:07:22     78s] Total standard cell length = 0.0577 (mm), area = 0.0002 (mm^2)
[11/01 15:07:22     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1228.9M
[11/01 15:07:22     78s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1228.9M
[11/01 15:07:22     78s] Core basic site is gsclib090site
[11/01 15:07:22     78s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1228.9M
[11/01 15:07:22     78s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1260.9M
[11/01 15:07:22     78s] Use non-trimmed site array because memory saving is not enough.
[11/01 15:07:22     78s] SiteArray: non-trimmed site array dimensions = 5 x 50
[11/01 15:07:22     78s] SiteArray: use 8,192 bytes
[11/01 15:07:22     78s] SiteArray: current memory after site array memory allocation 1261.0M
[11/01 15:07:22     78s] SiteArray: FP blocked sites are writable
[11/01 15:07:22     78s] Estimated cell power/ground rail width = 0.326 um
[11/01 15:07:22     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/01 15:07:22     78s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF: Starting pre-place ADS at level 1, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1261.0M
[11/01 15:07:22     78s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1261.0M
[11/01 15:07:22     78s] ADSU 0.796 -> 0.796. GS 20.880
[11/01 15:07:22     78s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1261.0M
[11/01 15:07:22     78s] Average module density = 0.796.
[11/01 15:07:22     78s] Density for the design = 0.796.
[11/01 15:07:22     78s]        = stdcell_area 199 sites (151 um^2) / alloc_area 250 sites (189 um^2).
[11/01 15:07:22     78s] Pin Density = 0.2560.
[11/01 15:07:22     78s]             = total # of pins 64 / total area 250.
[11/01 15:07:22     78s] OPERPROF: Starting spMPad at level 1, MEM:1235.0M
[11/01 15:07:22     78s] OPERPROF:   Starting spContextMPad at level 2, MEM:1235.0M
[11/01 15:07:22     78s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1235.0M
[11/01 15:07:22     78s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1235.0M
[11/01 15:07:22     78s] Initial padding reaches pin density 0.444 for top
[11/01 15:07:22     78s] InitPadU 0.796 -> 0.872 for top
[11/01 15:07:22     78s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1235.0M
[11/01 15:07:22     78s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1235.0M
[11/01 15:07:22     78s] === lastAutoLevel = 4 
[11/01 15:07:22     78s] OPERPROF: Starting spInitNetWt at level 1, MEM:1235.0M
[11/01 15:07:22     78s] no activity file in design. spp won't run.
[11/01 15:07:22     78s] [spp] 0
[11/01 15:07:22     78s] [adp] 0:1:1:3
[11/01 15:07:22     78s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.017, MEM:1263.3M
[11/01 15:07:22     78s] Clock gating cells determined by native netlist tracing.
[11/01 15:07:22     78s] no activity file in design. spp won't run.
[11/01 15:07:22     78s] no activity file in design. spp won't run.
[11/01 15:07:22     78s] Effort level <high> specified for reg2reg path_group
[11/01 15:07:22     78s] OPERPROF: Starting npMain at level 1, MEM:1266.3M
[11/01 15:07:23     78s] OPERPROF:   Starting npPlace at level 2, MEM:1266.3M
[11/01 15:07:23     78s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/01 15:07:23     78s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/01 15:07:23     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1266.3M
[11/01 15:07:23     78s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/01 15:07:23     78s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/01 15:07:23     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1266.3M
[11/01 15:07:23     78s] exp_mt_sequential is set from setPlaceMode option to 1
[11/01 15:07:23     78s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[11/01 15:07:23     78s] place_exp_mt_interval set to default 32
[11/01 15:07:23     78s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/01 15:07:23     78s] Iteration  3: Total net bbox = 4.042e-02 (3.07e-02 9.75e-03)
[11/01 15:07:23     78s]               Est.  stn bbox = 4.325e-02 (3.28e-02 1.05e-02)
[11/01 15:07:23     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1267.7M
[11/01 15:07:23     78s] Total number of setup views is 1.
[11/01 15:07:23     78s] Total number of active setup views is 1.
[11/01 15:07:23     78s] Active setup views:
[11/01 15:07:23     78s]     bc
[11/01 15:07:23     78s] Iteration  4: Total net bbox = 6.186e+01 (3.21e+01 2.98e+01)
[11/01 15:07:23     78s]               Est.  stn bbox = 6.723e+01 (3.48e+01 3.25e+01)
[11/01 15:07:23     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1267.7M
[11/01 15:07:23     78s] Iteration  5: Total net bbox = 9.728e+01 (5.79e+01 3.94e+01)
[11/01 15:07:23     78s]               Est.  stn bbox = 1.043e+02 (6.17e+01 4.26e+01)
[11/01 15:07:23     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1267.7M
[11/01 15:07:23     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.006, MEM:1267.7M
[11/01 15:07:23     78s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:1.007, MEM:1267.7M
[11/01 15:07:23     78s] [adp] clock
[11/01 15:07:23     78s] [adp] weight, nr nets, wire length
[11/01 15:07:23     78s] [adp]      0        1  29.139000
[11/01 15:07:23     78s] [adp] data
[11/01 15:07:23     78s] [adp] weight, nr nets, wire length
[11/01 15:07:23     78s] [adp]      0       19  273.894500
[11/01 15:07:23     78s] [adp] 0.000000|0.000000|0.000000
[11/01 15:07:23     78s] Iteration  6: Total net bbox = 1.654e+02 (7.80e+01 8.74e+01)
[11/01 15:07:23     78s]               Est.  stn bbox = 1.776e+02 (8.41e+01 9.35e+01)
[11/01 15:07:23     78s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1267.7M
[11/01 15:07:23     78s] *** cost = 1.654e+02 (7.80e+01 8.74e+01) (cpu for global=0:00:00.0) real=0:00:01.0***
[11/01 15:07:23     78s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/01 15:07:23     78s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1267.7M
[11/01 15:07:23     78s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1267.7M
[11/01 15:07:23     78s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/01 15:07:23     78s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[11/01 15:07:23     78s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/01 15:07:23     78s] Type 'man IMPSP-9025' for more detail.
[11/01 15:07:23     78s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1267.7M
[11/01 15:07:23     78s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1267.7M
[11/01 15:07:23     78s] z: 2, totalTracks: 1
[11/01 15:07:23     78s] z: 4, totalTracks: 1
[11/01 15:07:23     78s] z: 6, totalTracks: 1
[11/01 15:07:23     78s] z: 8, totalTracks: 1
[11/01 15:07:23     78s] #spOpts: mergeVia=F 
[11/01 15:07:23     78s] All LLGs are deleted
[11/01 15:07:23     78s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1267.7M
[11/01 15:07:23     78s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1267.7M
[11/01 15:07:23     78s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1267.7M
[11/01 15:07:23     78s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1267.7M
[11/01 15:07:23     78s] Core basic site is gsclib090site
[11/01 15:07:23     78s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1267.7M
[11/01 15:07:23     78s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1283.7M
[11/01 15:07:23     78s] Fast DP-INIT is on for default
[11/01 15:07:23     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/01 15:07:23     78s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF:       Starting CMU at level 4, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1283.7M
[11/01 15:07:23     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1283.7MB).
[11/01 15:07:23     78s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1283.7M
[11/01 15:07:23     78s] TDRefine: refinePlace mode is spiral
[11/01 15:07:23     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19896.1
[11/01 15:07:23     78s] OPERPROF: Starting RefinePlace at level 1, MEM:1283.7M
[11/01 15:07:23     78s] *** Starting refinePlace (0:01:18 mem=1283.7M) ***
[11/01 15:07:23     78s] Total net bbox length = 1.703e+02 (7.996e+01 9.035e+01) (ext = 7.308e+01)
[11/01 15:07:23     78s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/01 15:07:23     78s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1283.7M
[11/01 15:07:23     78s] Starting refinePlace ...
[11/01 15:07:23     78s] ** Cut row section cpu time 0:00:00.0.
[11/01 15:07:23     78s]    Spread Effort: high, standalone mode, useDDP on.
[11/01 15:07:23     78s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1283.7MB) @(0:01:18 - 0:01:18).
[11/01 15:07:23     78s] Move report: preRPlace moves 15 insts, mean move: 0.76 um, max move: 2.94 um 
[11/01 15:07:23     78s] 	Max move on inst (u1/g84__3680): (9.40, 4.48) --> (10.15, 6.67)
[11/01 15:07:23     78s] 	Length: 11 sites, height: 1 rows, site name: gsclib090site, cell type: XNOR2X1
[11/01 15:07:23     78s] wireLenOptFixPriorityInst 0 inst fixed
[11/01 15:07:23     78s] Placement tweakage begins.
[11/01 15:07:23     78s] wire length = 1.879e+02
[11/01 15:07:23     78s] wire length = 1.801e+02
[11/01 15:07:23     78s] Placement tweakage ends.
[11/01 15:07:23     78s] Move report: tweak moves 2 insts, mean move: 2.32 um, max move: 2.61 um 
[11/01 15:07:23     78s] 	Max move on inst (u1/g82__5526): (17.11, 11.89) --> (14.50, 11.89)
[11/01 15:07:23     78s] 
[11/01 15:07:23     78s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/01 15:07:23     78s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/01 15:07:23     78s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1283.7MB) @(0:01:18 - 0:01:18).
[11/01 15:07:23     78s] Move report: Detail placement moves 15 insts, mean move: 1.05 um, max move: 2.94 um 
[11/01 15:07:23     78s] 	Max move on inst (u1/g84__3680): (9.40, 4.48) --> (10.15, 6.67)
[11/01 15:07:23     78s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1283.7MB
[11/01 15:07:23     78s] Statistics of distance of Instance movement in refine placement:
[11/01 15:07:23     78s]   maximum (X+Y) =         2.94 um
[11/01 15:07:23     78s]   inst (u1/g84__3680) with max move: (9.3985, 4.481) -> (10.15, 6.67)
[11/01 15:07:23     78s]   mean    (X+Y) =         1.05 um
[11/01 15:07:23     78s] Summary Report:
[11/01 15:07:23     78s] Instances move: 15 (out of 15 movable)
[11/01 15:07:23     78s] Instances flipped: 0
[11/01 15:07:23     78s] Mean displacement: 1.05 um
[11/01 15:07:23     78s] Max displacement: 2.94 um (Instance: u1/g84__3680) (9.3985, 4.481) -> (10.15, 6.67)
[11/01 15:07:23     78s] 	Length: 11 sites, height: 1 rows, site name: gsclib090site, cell type: XNOR2X1
[11/01 15:07:23     78s] Total instances moved : 15
[11/01 15:07:23     78s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:1283.7M
[11/01 15:07:23     78s] Total net bbox length = 1.614e+02 (7.017e+01 9.119e+01) (ext = 7.914e+01)
[11/01 15:07:23     78s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1283.7MB
[11/01 15:07:23     78s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1283.7MB) @(0:01:18 - 0:01:18).
[11/01 15:07:23     78s] *** Finished refinePlace (0:01:18 mem=1283.7M) ***
[11/01 15:07:23     78s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19896.1
[11/01 15:07:23     78s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1283.7M
[11/01 15:07:23     78s] All LLGs are deleted
[11/01 15:07:23     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1283.7M
[11/01 15:07:23     78s] *** End of Placement (cpu=0:00:01.8, real=0:00:03.0, mem=1283.7M) ***
[11/01 15:07:23     78s] z: 2, totalTracks: 1
[11/01 15:07:23     78s] z: 4, totalTracks: 1
[11/01 15:07:23     78s] z: 6, totalTracks: 1
[11/01 15:07:23     78s] z: 8, totalTracks: 1
[11/01 15:07:23     78s] #spOpts: mergeVia=F 
[11/01 15:07:23     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1283.7M
[11/01 15:07:23     78s] Core basic site is gsclib090site
[11/01 15:07:23     78s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1283.7M
[11/01 15:07:23     78s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1284.7M
[11/01 15:07:23     78s] Fast DP-INIT is on for default
[11/01 15:07:23     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/01 15:07:23     78s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1284.7M
[11/01 15:07:23     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1284.7M
[11/01 15:07:23     78s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1284.7M
[11/01 15:07:23     78s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1284.7M
[11/01 15:07:23     78s] default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
[11/01 15:07:23     78s] Density distribution unevenness ratio = 0.000%
[11/01 15:07:23     78s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1284.7M
[11/01 15:07:23     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1284.7M
[11/01 15:07:23     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1284.7M
[11/01 15:07:23     78s] All LLGs are deleted
[11/01 15:07:23     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1284.7M
[11/01 15:07:23     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1284.7M
[11/01 15:07:23     78s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1284.7M
[11/01 15:07:23     78s] *** Free Virtual Timing Model ...(mem=1284.7M)
[11/01 15:07:23     78s] Starting IO pin assignment...
[11/01 15:07:23     78s] The design is not routed. Using placement based method for pin assignment.
[11/01 15:07:23     78s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[11/01 15:07:23     78s] Completed IO pin assignment.
[11/01 15:07:23     78s] **INFO: Enable pre-place timing setting for timing analysis
[11/01 15:07:23     78s] Set Using Default Delay Limit as 101.
[11/01 15:07:23     78s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/01 15:07:23     78s] Set Default Net Delay as 0 ps.
[11/01 15:07:23     78s] Set Default Net Load as 0 pF. 
[11/01 15:07:23     78s] **INFO: Analyzing IO path groups for slack adjustment
[11/01 15:07:23     78s] Effort level <high> specified for reg2reg_tmp.19896 path_group
[11/01 15:07:23     78s] #################################################################################
[11/01 15:07:23     78s] # Design Stage: PreRoute
[11/01 15:07:23     78s] # Design Name: dedee
[11/01 15:07:23     78s] # Design Mode: 90nm
[11/01 15:07:23     78s] # Analysis Mode: MMMC Non-OCV 
[11/01 15:07:23     78s] # Parasitics Mode: No SPEF/RCDB 
[11/01 15:07:23     78s] # Signoff Settings: SI Off 
[11/01 15:07:23     78s] #################################################################################
[11/01 15:07:23     78s] Calculate delays in BcWc mode...
[11/01 15:07:23     78s] Topological Sorting (REAL = 0:00:00.0, MEM = 1268.2M, InitMEM = 1268.2M)
[11/01 15:07:23     78s] Start delay calculation (fullDC) (1 T). (MEM=1268.2)
[11/01 15:07:23     78s] End AAE Lib Interpolated Model. (MEM=1279.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:23     78s] Total number of fetched objects 20
[11/01 15:07:23     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:23     78s] End delay calculation. (MEM=1311.41 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:23     78s] End delay calculation (fullDC). (MEM=1311.41 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:23     78s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1311.4M) ***
[11/01 15:07:23     78s] **INFO: Disable pre-place timing setting for timing analysis
[11/01 15:07:23     78s] Set Using Default Delay Limit as 1000.
[11/01 15:07:23     78s] Set Default Net Delay as 1000 ps.
[11/01 15:07:23     78s] Set Default Net Load as 0.5 pF. 
[11/01 15:07:23     78s] Info: Disable timing driven in postCTS congRepair.
[11/01 15:07:23     78s] 
[11/01 15:07:23     78s] Starting congRepair ...
[11/01 15:07:23     78s] User Input Parameters:
[11/01 15:07:23     78s] - Congestion Driven    : On
[11/01 15:07:23     78s] - Timing Driven        : Off
[11/01 15:07:23     78s] - Area-Violation Based : On
[11/01 15:07:23     78s] - Start Rollback Level : -5
[11/01 15:07:23     78s] - Legalized            : On
[11/01 15:07:23     78s] - Window Based         : Off
[11/01 15:07:23     78s] - eDen incr mode       : Off
[11/01 15:07:23     78s] - Small incr mode      : Off
[11/01 15:07:23     78s] 
[11/01 15:07:23     78s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1301.9M
[11/01 15:07:23     78s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:1301.9M
[11/01 15:07:23     78s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1301.9M
[11/01 15:07:23     78s] Starting Early Global Route congestion estimation: mem = 1301.9M
[11/01 15:07:23     78s] (I)       Started Import and model ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Create place DB ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Import place data ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read instances and placement ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read nets ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Create route DB ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       == Non-default Options ==
[11/01 15:07:23     78s] (I)       Maximum routing layer                              : 9
[11/01 15:07:23     78s] (I)       Number of threads                                  : 1
[11/01 15:07:23     78s] (I)       Use non-blocking free Dbs wires                    : false
[11/01 15:07:23     78s] (I)       Method to set GCell size                           : row
[11/01 15:07:23     78s] (I)       Counted 38 PG shapes. We will not process PG shapes layer by layer.
[11/01 15:07:23     78s] (I)       Started Import route data (1T) ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Use row-based GCell size
[11/01 15:07:23     78s] (I)       Use row-based GCell align
[11/01 15:07:23     78s] (I)       GCell unit size   : 5220
[11/01 15:07:23     78s] (I)       GCell multiplier  : 1
[11/01 15:07:23     78s] (I)       GCell row height  : 5220
[11/01 15:07:23     78s] (I)       Actual row height : 5220
[11/01 15:07:23     78s] (I)       GCell align ref   : 8120 8120
[11/01 15:07:23     78s] [NR-eGR] Track table information for default rule: 
[11/01 15:07:23     78s] [NR-eGR] Metal1 has no routable track
[11/01 15:07:23     78s] [NR-eGR] Metal2 has single uniform track structure
[11/01 15:07:23     78s] [NR-eGR] Metal3 has single uniform track structure
[11/01 15:07:23     78s] [NR-eGR] Metal4 has single uniform track structure
[11/01 15:07:23     78s] [NR-eGR] Metal5 has single uniform track structure
[11/01 15:07:23     78s] [NR-eGR] Metal6 has single uniform track structure
[11/01 15:07:23     78s] [NR-eGR] Metal7 has single uniform track structure
[11/01 15:07:23     78s] [NR-eGR] Metal8 has single uniform track structure
[11/01 15:07:23     78s] [NR-eGR] Metal9 has single uniform track structure
[11/01 15:07:23     78s] (I)       =============== Default via ================
[11/01 15:07:23     78s] (I)       +---+------------------+-------------------+
[11/01 15:07:23     78s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/01 15:07:23     78s] (I)       +---+------------------+-------------------+
[11/01 15:07:23     78s] (I)       | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/01 15:07:23     78s] (I)       | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/01 15:07:23     78s] (I)       | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/01 15:07:23     78s] (I)       | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/01 15:07:23     78s] (I)       | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/01 15:07:23     78s] (I)       | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/01 15:07:23     78s] (I)       | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/01 15:07:23     78s] (I)       | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/01 15:07:23     78s] (I)       +---+------------------+-------------------+
[11/01 15:07:23     78s] (I)       Started Read blockages ( Layer 2-9 ) ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read routing blockages ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read instance blockages ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read PG blockages ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] [NR-eGR] Read 64 PG shapes
[11/01 15:07:23     78s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read boundary cut boxes ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] [NR-eGR] #Routing Blockages  : 0
[11/01 15:07:23     78s] [NR-eGR] #Instance Blockages : 0
[11/01 15:07:23     78s] [NR-eGR] #PG Blockages       : 64
[11/01 15:07:23     78s] [NR-eGR] #Halo Blockages     : 0
[11/01 15:07:23     78s] [NR-eGR] #Boundary Blockages : 0
[11/01 15:07:23     78s] (I)       Finished Read blockages ( Layer 2-9 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read blackboxes ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/01 15:07:23     78s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read prerouted ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/01 15:07:23     78s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read unlegalized nets ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read nets ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] [NR-eGR] Read numTotalNets=20  numIgnoredNets=0
[11/01 15:07:23     78s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Set up via pillars ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       early_global_route_priority property id does not exist.
[11/01 15:07:23     78s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Model blockages into capacity
[11/01 15:07:23     78s] (I)       Read Num Blocks=64  Num Prerouted Wires=0  Num CS=0
[11/01 15:07:23     78s] (I)       Started Initialize 3D capacity ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[11/01 15:07:23     78s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/01 15:07:23     78s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/01 15:07:23     78s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/01 15:07:23     78s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/01 15:07:23     78s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/01 15:07:23     78s] (I)       Layer 7 (V) : #blockages 32 : #preroutes 0
[11/01 15:07:23     78s] (I)       Layer 8 (H) : #blockages 32 : #preroutes 0
[11/01 15:07:23     78s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       -- layer congestion ratio --
[11/01 15:07:23     78s] (I)       Layer 1 : 0.100000
[11/01 15:07:23     78s] (I)       Layer 2 : 0.700000
[11/01 15:07:23     78s] (I)       Layer 3 : 0.700000
[11/01 15:07:23     78s] (I)       Layer 4 : 0.700000
[11/01 15:07:23     78s] (I)       Layer 5 : 0.700000
[11/01 15:07:23     78s] (I)       Layer 6 : 0.700000
[11/01 15:07:23     78s] (I)       Layer 7 : 0.700000
[11/01 15:07:23     78s] (I)       Layer 8 : 0.700000
[11/01 15:07:23     78s] (I)       Layer 9 : 0.700000
[11/01 15:07:23     78s] (I)       ----------------------------
[11/01 15:07:23     78s] (I)       Number of ignored nets                =      0
[11/01 15:07:23     78s] (I)       Number of connected nets              =      0
[11/01 15:07:23     78s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/01 15:07:23     78s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/01 15:07:23     78s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/01 15:07:23     78s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/01 15:07:23     78s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/01 15:07:23     78s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/01 15:07:23     78s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/01 15:07:23     78s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/01 15:07:23     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/01 15:07:23     78s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Read aux data ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Others data preparation ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/01 15:07:23     78s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Create route kernel ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Ndr track 0 does not exist
[11/01 15:07:23     78s] (I)       ---------------------Grid Graph Info--------------------
[11/01 15:07:23     78s] (I)       Routing area        : (0, 0) - (45240, 42340)
[11/01 15:07:23     78s] (I)       Core area           : (8120, 8120) - (37120, 34220)
[11/01 15:07:23     78s] (I)       Site width          :   580  (dbu)
[11/01 15:07:23     78s] (I)       Row height          :  5220  (dbu)
[11/01 15:07:23     78s] (I)       GCell row height    :  5220  (dbu)
[11/01 15:07:23     78s] (I)       GCell width         :  5220  (dbu)
[11/01 15:07:23     78s] (I)       GCell height        :  5220  (dbu)
[11/01 15:07:23     78s] (I)       Grid                :     9     8     9
[11/01 15:07:23     78s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/01 15:07:23     78s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/01 15:07:23     78s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/01 15:07:23     78s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/01 15:07:23     78s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/01 15:07:23     78s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/01 15:07:23     78s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/01 15:07:23     78s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/01 15:07:23     78s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/01 15:07:23     78s] (I)       Total num of tracks :     0    78    73    78    73    78    73    25    23
[11/01 15:07:23     78s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/01 15:07:23     78s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/01 15:07:23     78s] (I)       --------------------------------------------------------
[11/01 15:07:23     78s] 
[11/01 15:07:23     78s] [NR-eGR] ============ Routing rule table ============
[11/01 15:07:23     78s] [NR-eGR] Rule id: 0  Nets: 20 
[11/01 15:07:23     78s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/01 15:07:23     78s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/01 15:07:23     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/01 15:07:23     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/01 15:07:23     78s] [NR-eGR] ========================================
[11/01 15:07:23     78s] [NR-eGR] 
[11/01 15:07:23     78s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/01 15:07:23     78s] (I)       blocked tracks on layer2 : = 0 / 624 (0.00%)
[11/01 15:07:23     78s] (I)       blocked tracks on layer3 : = 0 / 657 (0.00%)
[11/01 15:07:23     78s] (I)       blocked tracks on layer4 : = 0 / 624 (0.00%)
[11/01 15:07:23     78s] (I)       blocked tracks on layer5 : = 0 / 657 (0.00%)
[11/01 15:07:23     78s] (I)       blocked tracks on layer6 : = 0 / 624 (0.00%)
[11/01 15:07:23     78s] (I)       blocked tracks on layer7 : = 0 / 657 (0.00%)
[11/01 15:07:23     78s] (I)       blocked tracks on layer8 : = 126 / 200 (63.00%)
[11/01 15:07:23     78s] (I)       blocked tracks on layer9 : = 119 / 207 (57.49%)
[11/01 15:07:23     78s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Reset routing kernel
[11/01 15:07:23     78s] (I)       Started Global Routing ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Initialization ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       totalPins=64  totalGlobalPin=58 (90.62%)
[11/01 15:07:23     78s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Net group 1 ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Generate topology ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       total 2D Cap : 4033 = (2068 H, 1965 V)
[11/01 15:07:23     78s] [NR-eGR] Layer group 1: route 20 net(s) in layer range [2, 9]
[11/01 15:07:23     78s] (I)       
[11/01 15:07:23     78s] (I)       ============  Phase 1a Route ============
[11/01 15:07:23     78s] (I)       Started Phase 1a ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Pattern routing (1T) ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Usage: 56 = (24 H, 32 V) = (1.16% H, 1.63% V) = (6.264e+01um H, 8.352e+01um V)
[11/01 15:07:23     78s] (I)       Started Add via demand to 2D ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       
[11/01 15:07:23     78s] (I)       ============  Phase 1b Route ============
[11/01 15:07:23     78s] (I)       Started Phase 1b ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Usage: 56 = (24 H, 32 V) = (1.16% H, 1.63% V) = (6.264e+01um H, 8.352e+01um V)
[11/01 15:07:23     78s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.461600e+02um
[11/01 15:07:23     78s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/01 15:07:23     78s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/01 15:07:23     78s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       
[11/01 15:07:23     78s] (I)       ============  Phase 1c Route ============
[11/01 15:07:23     78s] (I)       Started Phase 1c ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Usage: 56 = (24 H, 32 V) = (1.16% H, 1.63% V) = (6.264e+01um H, 8.352e+01um V)
[11/01 15:07:23     78s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       
[11/01 15:07:23     78s] (I)       ============  Phase 1d Route ============
[11/01 15:07:23     78s] (I)       Started Phase 1d ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Usage: 56 = (24 H, 32 V) = (1.16% H, 1.63% V) = (6.264e+01um H, 8.352e+01um V)
[11/01 15:07:23     78s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       
[11/01 15:07:23     78s] (I)       ============  Phase 1e Route ============
[11/01 15:07:23     78s] (I)       Started Phase 1e ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Route legalization ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Usage: 56 = (24 H, 32 V) = (1.16% H, 1.63% V) = (6.264e+01um H, 8.352e+01um V)
[11/01 15:07:23     78s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.461600e+02um
[11/01 15:07:23     78s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       
[11/01 15:07:23     78s] (I)       ============  Phase 1l Route ============
[11/01 15:07:23     78s] (I)       Started Phase 1l ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Started Layer assignment (1T) ( Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.89 MB )
[11/01 15:07:23     78s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Started Clean cong LA ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/01 15:07:23     78s] (I)       Layer  2:        546        46         0           0         567    ( 0.00%) 
[11/01 15:07:23     78s] (I)       Layer  3:        584        26         0           0         576    ( 0.00%) 
[11/01 15:07:23     78s] (I)       Layer  4:        546         5         0           0         567    ( 0.00%) 
[11/01 15:07:23     78s] (I)       Layer  5:        584         1         0           0         576    ( 0.00%) 
[11/01 15:07:23     78s] (I)       Layer  6:        546         2         0           0         567    ( 0.00%) 
[11/01 15:07:23     78s] (I)       Layer  7:        584         0         0           0         576    ( 0.00%) 
[11/01 15:07:23     78s] (I)       Layer  8:         72         0         0          96          93    (50.79%) 
[11/01 15:07:23     78s] (I)       Layer  9:         77         0         0          87         105    (45.31%) 
[11/01 15:07:23     78s] (I)       Total:          3539        80         0         183        3627    ( 4.80%) 
[11/01 15:07:23     78s] (I)       
[11/01 15:07:23     78s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/01 15:07:23     78s] [NR-eGR]                        OverCon            
[11/01 15:07:23     78s] [NR-eGR]                         #Gcell     %Gcell
[11/01 15:07:23     78s] [NR-eGR]       Layer                (0)    OverCon 
[11/01 15:07:23     78s] [NR-eGR] ----------------------------------------------
[11/01 15:07:23     78s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR] ----------------------------------------------
[11/01 15:07:23     78s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/01 15:07:23     78s] [NR-eGR] 
[11/01 15:07:23     78s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Started Export 3D cong map ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       total 2D Cap : 4041 = (2072 H, 1969 V)
[11/01 15:07:23     78s] (I)       Started Export 2D cong map ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/01 15:07:23     78s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/01 15:07:23     78s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1309.9M
[11/01 15:07:23     78s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.011, MEM:1309.9M
[11/01 15:07:23     78s] OPERPROF: Starting HotSpotCal at level 1, MEM:1309.9M
[11/01 15:07:23     78s] [hotspot] +------------+---------------+---------------+
[11/01 15:07:23     78s] [hotspot] |            |   max hotspot | total hotspot |
[11/01 15:07:23     78s] [hotspot] +------------+---------------+---------------+
[11/01 15:07:23     78s] [hotspot] | normalized |          0.00 |          0.00 |
[11/01 15:07:23     78s] [hotspot] +------------+---------------+---------------+
[11/01 15:07:23     78s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/01 15:07:23     78s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/01 15:07:23     78s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1309.9M
[11/01 15:07:23     78s] Skipped repairing congestion.
[11/01 15:07:23     78s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1309.9M
[11/01 15:07:23     78s] Starting Early Global Route wiring: mem = 1309.9M
[11/01 15:07:23     78s] (I)       Started Free existing wires ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       ============= Track Assignment ============
[11/01 15:07:23     78s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Started Track Assignment (1T) ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/01 15:07:23     78s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Run Multi-thread track assignment
[11/01 15:07:23     78s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Started Export ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] [NR-eGR] Started Export DB wires ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] [NR-eGR] Started Export all nets ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] [NR-eGR] Started Set wire vias ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] [NR-eGR] --------------------------------------------------------------------------
[11/01 15:07:23     78s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 48
[11/01 15:07:23     78s] [NR-eGR] Metal2  (2V) length: 8.671000e+01um, number of vias: 67
[11/01 15:07:23     78s] [NR-eGR] Metal3  (3H) length: 7.047000e+01um, number of vias: 9
[11/01 15:07:23     78s] [NR-eGR] Metal4  (4V) length: 1.174500e+01um, number of vias: 1
[11/01 15:07:23     78s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 1
[11/01 15:07:23     78s] [NR-eGR] Metal6  (6V) length: 4.785000e+00um, number of vias: 0
[11/01 15:07:23     78s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/01 15:07:23     78s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/01 15:07:23     78s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/01 15:07:23     78s] [NR-eGR] Total length: 1.737100e+02um, number of vias: 126
[11/01 15:07:23     78s] [NR-eGR] --------------------------------------------------------------------------
[11/01 15:07:23     78s] [NR-eGR] Total eGR-routed clock nets wire length: 3.465500e+01um 
[11/01 15:07:23     78s] [NR-eGR] --------------------------------------------------------------------------
[11/01 15:07:23     78s] (I)       Started Update net boxes ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Started Update timing ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Started Postprocess design ( Curr Mem: 1309.90 MB )
[11/01 15:07:23     78s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1249.90 MB )
[11/01 15:07:23     78s] Early Global Route wiring runtime: 0.00 seconds, mem = 1249.9M
[11/01 15:07:23     78s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.003, MEM:1249.9M
[11/01 15:07:23     78s] Tdgp not successfully inited but do clear! skip clearing
[11/01 15:07:23     78s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/01 15:07:23     78s] *** Finishing placeDesign default flow ***
[11/01 15:07:23     78s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1249.9M **
[11/01 15:07:23     78s] Tdgp not successfully inited but do clear! skip clearing
[11/01 15:07:23     78s] 
[11/01 15:07:23     78s] *** Summary of all messages that are not suppressed in this session:
[11/01 15:07:23     78s] Severity  ID               Count  Summary                                  
[11/01 15:07:23     78s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/01 15:07:23     78s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/01 15:07:23     78s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/01 15:07:23     78s] *** Message Summary: 4 warning(s), 0 error(s)
[11/01 15:07:23     78s] 
[11/01 15:07:25     78s] <CMD> setPlaceMode -fp false
[11/01 15:07:25     78s] <CMD> place_design
[11/01 15:07:25     78s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 7, percentage of missing scan cell = 0.00% (0 / 7)
[11/01 15:07:25     78s] ### Time Record (colorize_geometry) is installed.
[11/01 15:07:25     78s] #Start colorize_geometry on Sat Nov  1 15:07:25 2025
[11/01 15:07:25     78s] #
[11/01 15:07:25     78s] ### Time Record (Pre Callback) is installed.
[11/01 15:07:25     78s] ### Time Record (Pre Callback) is uninstalled.
[11/01 15:07:25     78s] ### Time Record (DB Import) is installed.
[11/01 15:07:25     78s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=981849443 placement=1485414027 pin_access=1 inst_pattern=1 halo=0
[11/01 15:07:25     78s] ### Time Record (DB Import) is uninstalled.
[11/01 15:07:25     78s] ### Time Record (DB Export) is installed.
[11/01 15:07:25     78s] ### export design design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=981849443 placement=1485414027 pin_access=1 inst_pattern=1 halo=0
[11/01 15:07:25     78s] ### Time Record (DB Export) is uninstalled.
[11/01 15:07:25     78s] ### Time Record (Post Callback) is installed.
[11/01 15:07:25     78s] ### Time Record (Post Callback) is uninstalled.
[11/01 15:07:25     78s] #
[11/01 15:07:25     78s] #colorize_geometry statistics:
[11/01 15:07:25     78s] #Cpu time = 00:00:00
[11/01 15:07:25     78s] #Elapsed time = 00:00:00
[11/01 15:07:25     78s] #Increased memory = -10.47 (MB)
[11/01 15:07:25     78s] #Total memory = 1093.80 (MB)
[11/01 15:07:25     78s] #Peak memory = 1155.02 (MB)
[11/01 15:07:25     78s] #Number of warnings = 0
[11/01 15:07:25     78s] #Total number of warnings = 8
[11/01 15:07:25     78s] #Number of fails = 0
[11/01 15:07:25     78s] #Total number of fails = 0
[11/01 15:07:25     78s] #Complete colorize_geometry on Sat Nov  1 15:07:25 2025
[11/01 15:07:25     78s] #
[11/01 15:07:25     78s] ### import design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[11/01 15:07:25     78s] ### Time Record (colorize_geometry) is uninstalled.
[11/01 15:07:25     78s] ### 
[11/01 15:07:25     78s] ###   Scalability Statistics
[11/01 15:07:25     78s] ### 
[11/01 15:07:25     78s] ### ------------------------+----------------+----------------+----------------+
[11/01 15:07:25     78s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/01 15:07:25     78s] ### ------------------------+----------------+----------------+----------------+
[11/01 15:07:25     78s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:25     78s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:25     78s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:25     78s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:25     78s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:25     78s] ### ------------------------+----------------+----------------+----------------+
[11/01 15:07:25     78s] ### 
[11/01 15:07:25     78s] *** Starting placeDesign default flow ***
[11/01 15:07:25     78s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=1250.1M
[11/01 15:07:25     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=1250.1M
[11/01 15:07:25     78s] *** Start deleteBufferTree ***
[11/01 15:07:25     78s] Info: Detect buffers to remove automatically.
[11/01 15:07:25     78s] Analyzing netlist ...
[11/01 15:07:25     78s] Updating netlist
[11/01 15:07:25     78s] 
[11/01 15:07:25     78s] *summary: 0 instances (buffers/inverters) removed
[11/01 15:07:25     78s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/01 15:07:25     78s] **INFO: Enable pre-place timing setting for timing analysis
[11/01 15:07:25     78s] Set Using Default Delay Limit as 101.
[11/01 15:07:25     78s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/01 15:07:25     78s] Set Default Net Delay as 0 ps.
[11/01 15:07:25     78s] Set Default Net Load as 0 pF. 
[11/01 15:07:25     78s] **INFO: Analyzing IO path groups for slack adjustment
[11/01 15:07:25     78s] Effort level <high> specified for reg2reg_tmp.19896 path_group
[11/01 15:07:25     78s] #################################################################################
[11/01 15:07:25     78s] # Design Stage: PreRoute
[11/01 15:07:25     78s] # Design Name: dedee
[11/01 15:07:25     78s] # Design Mode: 90nm
[11/01 15:07:25     78s] # Analysis Mode: MMMC Non-OCV 
[11/01 15:07:25     78s] # Parasitics Mode: No SPEF/RCDB 
[11/01 15:07:25     78s] # Signoff Settings: SI Off 
[11/01 15:07:25     78s] #################################################################################
[11/01 15:07:25     78s] Calculate delays in BcWc mode...
[11/01 15:07:25     78s] Topological Sorting (REAL = 0:00:00.0, MEM = 1260.9M, InitMEM = 1260.9M)
[11/01 15:07:25     78s] Start delay calculation (fullDC) (1 T). (MEM=1260.92)
[11/01 15:07:25     78s] LayerId::1 widthSet size::1
[11/01 15:07:25     78s] LayerId::2 widthSet size::1
[11/01 15:07:25     78s] LayerId::3 widthSet size::1
[11/01 15:07:25     78s] LayerId::4 widthSet size::1
[11/01 15:07:25     78s] LayerId::5 widthSet size::1
[11/01 15:07:25     78s] LayerId::6 widthSet size::1
[11/01 15:07:25     78s] LayerId::7 widthSet size::1
[11/01 15:07:25     78s] LayerId::8 widthSet size::1
[11/01 15:07:25     78s] LayerId::9 widthSet size::1
[11/01 15:07:25     78s] Updating RC grid for preRoute extraction ...
[11/01 15:07:25     78s] eee: pegSigSF::1.070000
[11/01 15:07:25     78s] Initializing multi-corner resistance tables ...
[11/01 15:07:25     78s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:07:25     78s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:07:25     78s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:07:25     78s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:07:25     78s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:07:25     78s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:07:25     78s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:07:25     78s] eee: l::8 avDens::0.100000 usedTrk::3.000000 availTrk::30.000000 sigTrk::3.000000
[11/01 15:07:25     78s] eee: l::9 avDens::0.111111 usedTrk::3.333333 availTrk::30.000000 sigTrk::3.333333
[11/01 15:07:25     78s] **Info: Trial Route has Max Route Layer 15/9.
[11/01 15:07:25     78s] {RT Rc 0 9 9 {8 0} 1}
[11/01 15:07:25     78s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/01 15:07:25     78s] End AAE Lib Interpolated Model. (MEM=1272.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:25     78s] Total number of fetched objects 20
[11/01 15:07:25     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:25     78s] End delay calculation. (MEM=1296.12 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:25     78s] End delay calculation (fullDC). (MEM=1296.12 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:25     78s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1296.1M) ***
[11/01 15:07:25     78s] **INFO: Disable pre-place timing setting for timing analysis
[11/01 15:07:25     78s] Set Using Default Delay Limit as 1000.
[11/01 15:07:25     78s] Set Default Net Delay as 1000 ps.
[11/01 15:07:25     78s] Set Default Net Load as 0.5 pF. 
[11/01 15:07:25     78s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/01 15:07:25     78s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1286.6M
[11/01 15:07:25     78s] Deleted 0 physical inst  (cell - / prefix -).
[11/01 15:07:25     78s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1286.6M
[11/01 15:07:25     78s] INFO: #ExclusiveGroups=0
[11/01 15:07:25     78s] INFO: There are no Exclusive Groups.
[11/01 15:07:25     78s] *** Starting "NanoPlace(TM) placement v#9 (mem=1286.6M)" ...
[11/01 15:07:27     80s] *** Build Buffered Sizing Timing Model
[11/01 15:07:27     80s] (cpu=0:00:01.6 mem=1286.6M) ***
[11/01 15:07:27     80s] *** Build Virtual Sizing Timing Model
[11/01 15:07:27     80s] (cpu=0:00:01.7 mem=1286.6M) ***
[11/01 15:07:27     80s] No user-set net weight.
[11/01 15:07:27     80s] Net fanout histogram:
[11/01 15:07:27     80s] 2		: 9 (45.0%) nets
[11/01 15:07:27     80s] 3		: 6 (30.0%) nets
[11/01 15:07:27     80s] 4     -	14	: 5 (25.0%) nets
[11/01 15:07:27     80s] 15    -	39	: 0 (0.0%) nets
[11/01 15:07:27     80s] 40    -	79	: 0 (0.0%) nets
[11/01 15:07:27     80s] 80    -	159	: 0 (0.0%) nets
[11/01 15:07:27     80s] 160   -	319	: 0 (0.0%) nets
[11/01 15:07:27     80s] 320   -	639	: 0 (0.0%) nets
[11/01 15:07:27     80s] 640   -	1279	: 0 (0.0%) nets
[11/01 15:07:27     80s] 1280  -	2559	: 0 (0.0%) nets
[11/01 15:07:27     80s] 2560  -	5119	: 0 (0.0%) nets
[11/01 15:07:27     80s] 5120+		: 0 (0.0%) nets
[11/01 15:07:27     80s] no activity file in design. spp won't run.
[11/01 15:07:27     80s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/01 15:07:27     80s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/01 15:07:27     80s] Define the scan chains before using this option.
[11/01 15:07:27     80s] Type 'man IMPSP-9042' for more detail.
[11/01 15:07:27     80s] z: 2, totalTracks: 1
[11/01 15:07:27     80s] z: 4, totalTracks: 1
[11/01 15:07:27     80s] z: 6, totalTracks: 1
[11/01 15:07:27     80s] z: 8, totalTracks: 1
[11/01 15:07:27     80s] #std cell=15 (0 fixed + 15 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[11/01 15:07:27     80s] #ioInst=0 #net=20 #term=64 #term/net=3.20, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
[11/01 15:07:27     80s] stdCell: 15 single + 0 double + 0 multi
[11/01 15:07:27     80s] Total standard cell length = 0.0577 (mm), area = 0.0002 (mm^2)
[11/01 15:07:27     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1286.6M
[11/01 15:07:27     80s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1286.6M
[11/01 15:07:27     80s] Core basic site is gsclib090site
[11/01 15:07:27     80s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1286.6M
[11/01 15:07:27     80s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1318.6M
[11/01 15:07:27     80s] SiteArray: non-trimmed site array dimensions = 5 x 50
[11/01 15:07:27     80s] SiteArray: use 8,192 bytes
[11/01 15:07:27     80s] SiteArray: current memory after site array memory allocation 1318.6M
[11/01 15:07:27     80s] SiteArray: FP blocked sites are writable
[11/01 15:07:27     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/01 15:07:27     80s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF: Starting pre-place ADS at level 1, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1318.6M
[11/01 15:07:27     80s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1318.6M
[11/01 15:07:27     80s] ADSU 0.796 -> 0.796. GS 20.880
[11/01 15:07:27     80s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1318.6M
[11/01 15:07:27     80s] Average module density = 0.796.
[11/01 15:07:27     80s] Density for the design = 0.796.
[11/01 15:07:27     80s]        = stdcell_area 199 sites (151 um^2) / alloc_area 250 sites (189 um^2).
[11/01 15:07:27     80s] Pin Density = 0.2560.
[11/01 15:07:27     80s]             = total # of pins 64 / total area 250.
[11/01 15:07:27     80s] OPERPROF: Starting spMPad at level 1, MEM:1259.6M
[11/01 15:07:27     80s] OPERPROF:   Starting spContextMPad at level 2, MEM:1259.6M
[11/01 15:07:27     80s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1259.6M
[11/01 15:07:27     80s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1259.6M
[11/01 15:07:27     80s] Initial padding reaches pin density 0.444 for top
[11/01 15:07:27     80s] InitPadU 0.796 -> 0.872 for top
[11/01 15:07:27     80s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1259.6M
[11/01 15:07:27     80s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1259.6M
[11/01 15:07:27     80s] === lastAutoLevel = 4 
[11/01 15:07:27     80s] OPERPROF: Starting spInitNetWt at level 1, MEM:1259.6M
[11/01 15:07:27     80s] no activity file in design. spp won't run.
[11/01 15:07:27     80s] [spp] 0
[11/01 15:07:27     80s] [adp] 0:1:1:3
[11/01 15:07:27     80s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.016, MEM:1284.2M
[11/01 15:07:27     80s] Clock gating cells determined by native netlist tracing.
[11/01 15:07:27     80s] no activity file in design. spp won't run.
[11/01 15:07:27     80s] no activity file in design. spp won't run.
[11/01 15:07:27     80s] Effort level <high> specified for reg2reg path_group
[11/01 15:07:27     80s] OPERPROF: Starting npMain at level 1, MEM:1287.2M
[11/01 15:07:27     80s] OPERPROF:   Starting npPlace at level 2, MEM:1287.2M
[11/01 15:07:27     80s] Iteration  1: Total net bbox = 1.754e+02 (8.55e+01 8.98e+01)
[11/01 15:07:27     80s]               Est.  stn bbox = 1.846e+02 (9.01e+01 9.45e+01)
[11/01 15:07:27     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1287.2M
[11/01 15:07:27     80s] Iteration  2: Total net bbox = 1.754e+02 (8.55e+01 8.98e+01)
[11/01 15:07:27     80s]               Est.  stn bbox = 1.846e+02 (9.01e+01 9.45e+01)
[11/01 15:07:27     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1287.2M
[11/01 15:07:27     80s] Iteration  3: Total net bbox = 1.511e+02 (6.65e+01 8.46e+01)
[11/01 15:07:27     80s]               Est.  stn bbox = 1.607e+02 (7.06e+01 9.00e+01)
[11/01 15:07:27     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.6M
[11/01 15:07:27     80s] Total number of setup views is 1.
[11/01 15:07:27     80s] Total number of active setup views is 1.
[11/01 15:07:27     80s] Active setup views:
[11/01 15:07:27     80s]     bc
[11/01 15:07:27     80s] Iteration  4: Total net bbox = 1.616e+02 (7.85e+01 8.31e+01)
[11/01 15:07:27     80s]               Est.  stn bbox = 1.733e+02 (8.46e+01 8.87e+01)
[11/01 15:07:27     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.6M
[11/01 15:07:27     80s] Iteration  5: Total net bbox = 1.887e+02 (1.01e+02 8.78e+01)
[11/01 15:07:27     80s]               Est.  stn bbox = 2.023e+02 (1.08e+02 9.40e+01)
[11/01 15:07:27     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.6M
[11/01 15:07:27     80s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.005, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:0.005, MEM:1288.6M
[11/01 15:07:27     80s] [adp] clock
[11/01 15:07:27     80s] [adp] weight, nr nets, wire length
[11/01 15:07:27     80s] [adp]      0        1  23.083500
[11/01 15:07:27     80s] [adp] data
[11/01 15:07:27     80s] [adp] weight, nr nets, wire length
[11/01 15:07:27     80s] [adp]      0       19  150.658000
[11/01 15:07:27     80s] [adp] 0.000000|0.000000|0.000000
[11/01 15:07:27     80s] Iteration  6: Total net bbox = 1.652e+02 (7.69e+01 8.83e+01)
[11/01 15:07:27     80s]               Est.  stn bbox = 1.777e+02 (8.32e+01 9.45e+01)
[11/01 15:07:27     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.6M
[11/01 15:07:27     80s] *** cost = 1.652e+02 (7.69e+01 8.83e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/01 15:07:27     80s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/01 15:07:27     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1288.6M
[11/01 15:07:27     80s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/01 15:07:27     80s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/01 15:07:27     80s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/01 15:07:27     80s] Type 'man IMPSP-9025' for more detail.
[11/01 15:07:27     80s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1288.6M
[11/01 15:07:27     80s] z: 2, totalTracks: 1
[11/01 15:07:27     80s] z: 4, totalTracks: 1
[11/01 15:07:27     80s] z: 6, totalTracks: 1
[11/01 15:07:27     80s] z: 8, totalTracks: 1
[11/01 15:07:27     80s] #spOpts: mergeVia=F 
[11/01 15:07:27     80s] All LLGs are deleted
[11/01 15:07:27     80s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1288.6M
[11/01 15:07:27     80s] Core basic site is gsclib090site
[11/01 15:07:27     80s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1288.6M
[11/01 15:07:27     80s] Fast DP-INIT is on for default
[11/01 15:07:27     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/01 15:07:27     80s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:       Starting CMU at level 4, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1288.6M
[11/01 15:07:27     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1288.6MB).
[11/01 15:07:27     80s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:1288.6M
[11/01 15:07:27     80s] TDRefine: refinePlace mode is spiral
[11/01 15:07:27     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19896.2
[11/01 15:07:27     80s] OPERPROF: Starting RefinePlace at level 1, MEM:1288.6M
[11/01 15:07:27     80s] *** Starting refinePlace (0:01:21 mem=1288.6M) ***
[11/01 15:07:27     80s] Total net bbox length = 1.695e+02 (7.834e+01 9.117e+01) (ext = 7.432e+01)
[11/01 15:07:27     80s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/01 15:07:27     80s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1288.6M
[11/01 15:07:27     80s] Starting refinePlace ...
[11/01 15:07:27     80s] ** Cut row section cpu time 0:00:00.0.
[11/01 15:07:27     80s]    Spread Effort: high, standalone mode, useDDP on.
[11/01 15:07:27     80s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1288.6MB) @(0:01:21 - 0:01:21).
[11/01 15:07:27     80s] Move report: preRPlace moves 15 insts, mean move: 1.14 um, max move: 3.46 um 
[11/01 15:07:27     80s] 	Max move on inst (u1/g84__3680): (9.71, 4.50) --> (8.41, 6.67)
[11/01 15:07:27     80s] 	Length: 11 sites, height: 1 rows, site name: gsclib090site, cell type: XNOR2X1
[11/01 15:07:27     80s] wireLenOptFixPriorityInst 0 inst fixed
[11/01 15:07:27     80s] Placement tweakage begins.
[11/01 15:07:27     80s] wire length = 2.033e+02
[11/01 15:07:27     80s] wire length = 1.906e+02
[11/01 15:07:27     80s] Placement tweakage ends.
[11/01 15:07:27     80s] Move report: tweak moves 4 insts, mean move: 2.46 um, max move: 3.19 um 
[11/01 15:07:27     80s] 	Max move on inst (u1/g83__6783): (11.60, 6.67) --> (8.41, 6.67)
[11/01 15:07:27     80s] 
[11/01 15:07:27     80s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/01 15:07:27     80s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/01 15:07:27     80s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1288.6MB) @(0:01:21 - 0:01:21).
[11/01 15:07:27     80s] Move report: Detail placement moves 15 insts, mean move: 1.50 um, max move: 4.06 um 
[11/01 15:07:27     80s] 	Max move on inst (u1/g84__3680): (9.71, 4.50) --> (11.60, 6.67)
[11/01 15:07:27     80s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1288.6MB
[11/01 15:07:27     80s] Statistics of distance of Instance movement in refine placement:
[11/01 15:07:27     80s]   maximum (X+Y) =         4.06 um
[11/01 15:07:27     80s]   inst (u1/g84__3680) with max move: (9.7085, 4.505) -> (11.6, 6.67)
[11/01 15:07:27     80s]   mean    (X+Y) =         1.50 um
[11/01 15:07:27     80s] Summary Report:
[11/01 15:07:27     80s] Instances move: 15 (out of 15 movable)
[11/01 15:07:27     80s] Instances flipped: 0
[11/01 15:07:27     80s] Mean displacement: 1.50 um
[11/01 15:07:27     80s] Max displacement: 4.06 um (Instance: u1/g84__3680) (9.7085, 4.505) -> (11.6, 6.67)
[11/01 15:07:27     80s] 	Length: 11 sites, height: 1 rows, site name: gsclib090site, cell type: XNOR2X1
[11/01 15:07:27     80s] Total instances moved : 15
[11/01 15:07:27     80s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.006, MEM:1288.6M
[11/01 15:07:27     80s] Total net bbox length = 1.717e+02 (6.859e+01 1.031e+02) (ext = 8.268e+01)
[11/01 15:07:27     80s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1288.6MB
[11/01 15:07:27     80s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1288.6MB) @(0:01:21 - 0:01:21).
[11/01 15:07:27     80s] *** Finished refinePlace (0:01:21 mem=1288.6M) ***
[11/01 15:07:27     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19896.2
[11/01 15:07:27     80s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1288.6M
[11/01 15:07:27     80s] All LLGs are deleted
[11/01 15:07:27     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1288.6M
[11/01 15:07:27     80s] *** End of Placement (cpu=0:00:01.8, real=0:00:02.0, mem=1288.6M) ***
[11/01 15:07:27     80s] z: 2, totalTracks: 1
[11/01 15:07:27     80s] z: 4, totalTracks: 1
[11/01 15:07:27     80s] z: 6, totalTracks: 1
[11/01 15:07:27     80s] z: 8, totalTracks: 1
[11/01 15:07:27     80s] #spOpts: mergeVia=F 
[11/01 15:07:27     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1288.6M
[11/01 15:07:27     80s] Core basic site is gsclib090site
[11/01 15:07:27     80s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1288.6M
[11/01 15:07:27     80s] Fast DP-INIT is on for default
[11/01 15:07:27     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/01 15:07:27     80s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1288.6M
[11/01 15:07:27     80s] default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
[11/01 15:07:27     80s] Density distribution unevenness ratio = 0.000%
[11/01 15:07:27     80s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1288.6M
[11/01 15:07:27     80s] All LLGs are deleted
[11/01 15:07:27     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1288.6M
[11/01 15:07:27     80s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1288.6M
[11/01 15:07:27     80s] *** Free Virtual Timing Model ...(mem=1288.6M)
[11/01 15:07:27     80s] Starting IO pin assignment...
[11/01 15:07:27     80s] The design is not routed. Using placement based method for pin assignment.
[11/01 15:07:27     80s] Completed IO pin assignment.
[11/01 15:07:27     80s] **INFO: Enable pre-place timing setting for timing analysis
[11/01 15:07:27     80s] Set Using Default Delay Limit as 101.
[11/01 15:07:27     80s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/01 15:07:27     80s] Set Default Net Delay as 0 ps.
[11/01 15:07:27     80s] Set Default Net Load as 0 pF. 
[11/01 15:07:27     80s] **INFO: Analyzing IO path groups for slack adjustment
[11/01 15:07:27     80s] Effort level <high> specified for reg2reg_tmp.19896 path_group
[11/01 15:07:27     80s] #################################################################################
[11/01 15:07:27     80s] # Design Stage: PreRoute
[11/01 15:07:27     80s] # Design Name: dedee
[11/01 15:07:27     80s] # Design Mode: 90nm
[11/01 15:07:27     80s] # Analysis Mode: MMMC Non-OCV 
[11/01 15:07:27     80s] # Parasitics Mode: No SPEF/RCDB 
[11/01 15:07:27     80s] # Signoff Settings: SI Off 
[11/01 15:07:27     80s] #################################################################################
[11/01 15:07:27     80s] Calculate delays in BcWc mode...
[11/01 15:07:27     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 1277.1M, InitMEM = 1277.1M)
[11/01 15:07:27     80s] Start delay calculation (fullDC) (1 T). (MEM=1277.1)
[11/01 15:07:27     80s] End AAE Lib Interpolated Model. (MEM=1288.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:27     80s] Total number of fetched objects 20
[11/01 15:07:27     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:27     80s] End delay calculation. (MEM=1320.31 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:27     80s] End delay calculation (fullDC). (MEM=1320.31 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:27     80s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1320.3M) ***
[11/01 15:07:27     80s] **INFO: Disable pre-place timing setting for timing analysis
[11/01 15:07:27     80s] Set Using Default Delay Limit as 1000.
[11/01 15:07:27     80s] Set Default Net Delay as 1000 ps.
[11/01 15:07:27     80s] Set Default Net Load as 0.5 pF. 
[11/01 15:07:27     80s] Info: Disable timing driven in postCTS congRepair.
[11/01 15:07:27     80s] 
[11/01 15:07:27     80s] Starting congRepair ...
[11/01 15:07:27     80s] User Input Parameters:
[11/01 15:07:27     80s] - Congestion Driven    : On
[11/01 15:07:27     80s] - Timing Driven        : Off
[11/01 15:07:27     80s] - Area-Violation Based : On
[11/01 15:07:27     80s] - Start Rollback Level : -5
[11/01 15:07:27     80s] - Legalized            : On
[11/01 15:07:27     80s] - Window Based         : Off
[11/01 15:07:27     80s] - eDen incr mode       : Off
[11/01 15:07:27     80s] - Small incr mode      : Off
[11/01 15:07:27     80s] 
[11/01 15:07:27     80s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1310.8M
[11/01 15:07:27     80s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.002, MEM:1310.8M
[11/01 15:07:27     80s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1310.8M
[11/01 15:07:27     80s] Starting Early Global Route congestion estimation: mem = 1310.8M
[11/01 15:07:27     80s] (I)       Started Import and model ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Create place DB ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Import place data ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read instances and placement ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read nets ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Create route DB ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       == Non-default Options ==
[11/01 15:07:27     80s] (I)       Maximum routing layer                              : 9
[11/01 15:07:27     80s] (I)       Number of threads                                  : 1
[11/01 15:07:27     80s] (I)       Use non-blocking free Dbs wires                    : false
[11/01 15:07:27     80s] (I)       Method to set GCell size                           : row
[11/01 15:07:27     80s] (I)       Counted 38 PG shapes. We will not process PG shapes layer by layer.
[11/01 15:07:27     80s] (I)       Started Import route data (1T) ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Use row-based GCell size
[11/01 15:07:27     80s] (I)       Use row-based GCell align
[11/01 15:07:27     80s] (I)       GCell unit size   : 5220
[11/01 15:07:27     80s] (I)       GCell multiplier  : 1
[11/01 15:07:27     80s] (I)       GCell row height  : 5220
[11/01 15:07:27     80s] (I)       Actual row height : 5220
[11/01 15:07:27     80s] (I)       GCell align ref   : 8120 8120
[11/01 15:07:27     80s] [NR-eGR] Track table information for default rule: 
[11/01 15:07:27     80s] [NR-eGR] Metal1 has no routable track
[11/01 15:07:27     80s] [NR-eGR] Metal2 has single uniform track structure
[11/01 15:07:27     80s] [NR-eGR] Metal3 has single uniform track structure
[11/01 15:07:27     80s] [NR-eGR] Metal4 has single uniform track structure
[11/01 15:07:27     80s] [NR-eGR] Metal5 has single uniform track structure
[11/01 15:07:27     80s] [NR-eGR] Metal6 has single uniform track structure
[11/01 15:07:27     80s] [NR-eGR] Metal7 has single uniform track structure
[11/01 15:07:27     80s] [NR-eGR] Metal8 has single uniform track structure
[11/01 15:07:27     80s] [NR-eGR] Metal9 has single uniform track structure
[11/01 15:07:27     80s] (I)       =============== Default via ================
[11/01 15:07:27     80s] (I)       +---+------------------+-------------------+
[11/01 15:07:27     80s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/01 15:07:27     80s] (I)       +---+------------------+-------------------+
[11/01 15:07:27     80s] (I)       | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/01 15:07:27     80s] (I)       | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/01 15:07:27     80s] (I)       | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/01 15:07:27     80s] (I)       | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/01 15:07:27     80s] (I)       | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/01 15:07:27     80s] (I)       | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/01 15:07:27     80s] (I)       | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/01 15:07:27     80s] (I)       | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/01 15:07:27     80s] (I)       +---+------------------+-------------------+
[11/01 15:07:27     80s] (I)       Started Read blockages ( Layer 2-9 ) ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read routing blockages ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read instance blockages ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read PG blockages ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] [NR-eGR] Read 64 PG shapes
[11/01 15:07:27     80s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read boundary cut boxes ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] [NR-eGR] #Routing Blockages  : 0
[11/01 15:07:27     80s] [NR-eGR] #Instance Blockages : 0
[11/01 15:07:27     80s] [NR-eGR] #PG Blockages       : 64
[11/01 15:07:27     80s] [NR-eGR] #Halo Blockages     : 0
[11/01 15:07:27     80s] [NR-eGR] #Boundary Blockages : 0
[11/01 15:07:27     80s] (I)       Finished Read blockages ( Layer 2-9 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read blackboxes ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/01 15:07:27     80s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read prerouted ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/01 15:07:27     80s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read unlegalized nets ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read nets ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] [NR-eGR] Read numTotalNets=20  numIgnoredNets=0
[11/01 15:07:27     80s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Set up via pillars ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       early_global_route_priority property id does not exist.
[11/01 15:07:27     80s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Model blockages into capacity
[11/01 15:07:27     80s] (I)       Read Num Blocks=64  Num Prerouted Wires=0  Num CS=0
[11/01 15:07:27     80s] (I)       Started Initialize 3D capacity ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[11/01 15:07:27     80s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/01 15:07:27     80s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/01 15:07:27     80s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/01 15:07:27     80s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/01 15:07:27     80s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/01 15:07:27     80s] (I)       Layer 7 (V) : #blockages 32 : #preroutes 0
[11/01 15:07:27     80s] (I)       Layer 8 (H) : #blockages 32 : #preroutes 0
[11/01 15:07:27     80s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       -- layer congestion ratio --
[11/01 15:07:27     80s] (I)       Layer 1 : 0.100000
[11/01 15:07:27     80s] (I)       Layer 2 : 0.700000
[11/01 15:07:27     80s] (I)       Layer 3 : 0.700000
[11/01 15:07:27     80s] (I)       Layer 4 : 0.700000
[11/01 15:07:27     80s] (I)       Layer 5 : 0.700000
[11/01 15:07:27     80s] (I)       Layer 6 : 0.700000
[11/01 15:07:27     80s] (I)       Layer 7 : 0.700000
[11/01 15:07:27     80s] (I)       Layer 8 : 0.700000
[11/01 15:07:27     80s] (I)       Layer 9 : 0.700000
[11/01 15:07:27     80s] (I)       ----------------------------
[11/01 15:07:27     80s] (I)       Number of ignored nets                =      0
[11/01 15:07:27     80s] (I)       Number of connected nets              =      0
[11/01 15:07:27     80s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/01 15:07:27     80s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/01 15:07:27     80s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/01 15:07:27     80s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/01 15:07:27     80s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/01 15:07:27     80s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/01 15:07:27     80s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/01 15:07:27     80s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/01 15:07:27     80s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/01 15:07:27     80s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Read aux data ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Others data preparation ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/01 15:07:27     80s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Create route kernel ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Ndr track 0 does not exist
[11/01 15:07:27     80s] (I)       ---------------------Grid Graph Info--------------------
[11/01 15:07:27     80s] (I)       Routing area        : (0, 0) - (45240, 42340)
[11/01 15:07:27     80s] (I)       Core area           : (8120, 8120) - (37120, 34220)
[11/01 15:07:27     80s] (I)       Site width          :   580  (dbu)
[11/01 15:07:27     80s] (I)       Row height          :  5220  (dbu)
[11/01 15:07:27     80s] (I)       GCell row height    :  5220  (dbu)
[11/01 15:07:27     80s] (I)       GCell width         :  5220  (dbu)
[11/01 15:07:27     80s] (I)       GCell height        :  5220  (dbu)
[11/01 15:07:27     80s] (I)       Grid                :     9     8     9
[11/01 15:07:27     80s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/01 15:07:27     80s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/01 15:07:27     80s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/01 15:07:27     80s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[11/01 15:07:27     80s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[11/01 15:07:27     80s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/01 15:07:27     80s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/01 15:07:27     80s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[11/01 15:07:27     80s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/01 15:07:27     80s] (I)       Total num of tracks :     0    78    73    78    73    78    73    25    23
[11/01 15:07:27     80s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/01 15:07:27     80s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/01 15:07:27     80s] (I)       --------------------------------------------------------
[11/01 15:07:27     80s] 
[11/01 15:07:27     80s] [NR-eGR] ============ Routing rule table ============
[11/01 15:07:27     80s] [NR-eGR] Rule id: 0  Nets: 20 
[11/01 15:07:27     80s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/01 15:07:27     80s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[11/01 15:07:27     80s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/01 15:07:27     80s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/01 15:07:27     80s] [NR-eGR] ========================================
[11/01 15:07:27     80s] [NR-eGR] 
[11/01 15:07:27     80s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/01 15:07:27     80s] (I)       blocked tracks on layer2 : = 0 / 624 (0.00%)
[11/01 15:07:27     80s] (I)       blocked tracks on layer3 : = 0 / 657 (0.00%)
[11/01 15:07:27     80s] (I)       blocked tracks on layer4 : = 0 / 624 (0.00%)
[11/01 15:07:27     80s] (I)       blocked tracks on layer5 : = 0 / 657 (0.00%)
[11/01 15:07:27     80s] (I)       blocked tracks on layer6 : = 0 / 624 (0.00%)
[11/01 15:07:27     80s] (I)       blocked tracks on layer7 : = 0 / 657 (0.00%)
[11/01 15:07:27     80s] (I)       blocked tracks on layer8 : = 126 / 200 (63.00%)
[11/01 15:07:27     80s] (I)       blocked tracks on layer9 : = 119 / 207 (57.49%)
[11/01 15:07:27     80s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Reset routing kernel
[11/01 15:07:27     80s] (I)       Started Global Routing ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Initialization ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       totalPins=64  totalGlobalPin=55 (85.94%)
[11/01 15:07:27     80s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Net group 1 ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Generate topology ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       total 2D Cap : 4033 = (2068 H, 1965 V)
[11/01 15:07:27     80s] [NR-eGR] Layer group 1: route 20 net(s) in layer range [2, 9]
[11/01 15:07:27     80s] (I)       
[11/01 15:07:27     80s] (I)       ============  Phase 1a Route ============
[11/01 15:07:27     80s] (I)       Started Phase 1a ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Pattern routing (1T) ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Usage: 62 = (27 H, 35 V) = (1.31% H, 1.78% V) = (7.047e+01um H, 9.135e+01um V)
[11/01 15:07:27     80s] (I)       Started Add via demand to 2D ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       
[11/01 15:07:27     80s] (I)       ============  Phase 1b Route ============
[11/01 15:07:27     80s] (I)       Started Phase 1b ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Usage: 62 = (27 H, 35 V) = (1.31% H, 1.78% V) = (7.047e+01um H, 9.135e+01um V)
[11/01 15:07:27     80s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.618200e+02um
[11/01 15:07:27     80s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/01 15:07:27     80s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/01 15:07:27     80s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       
[11/01 15:07:27     80s] (I)       ============  Phase 1c Route ============
[11/01 15:07:27     80s] (I)       Started Phase 1c ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Usage: 62 = (27 H, 35 V) = (1.31% H, 1.78% V) = (7.047e+01um H, 9.135e+01um V)
[11/01 15:07:27     80s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       
[11/01 15:07:27     80s] (I)       ============  Phase 1d Route ============
[11/01 15:07:27     80s] (I)       Started Phase 1d ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Usage: 62 = (27 H, 35 V) = (1.31% H, 1.78% V) = (7.047e+01um H, 9.135e+01um V)
[11/01 15:07:27     80s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       
[11/01 15:07:27     80s] (I)       ============  Phase 1e Route ============
[11/01 15:07:27     80s] (I)       Started Phase 1e ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Route legalization ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Usage: 62 = (27 H, 35 V) = (1.31% H, 1.78% V) = (7.047e+01um H, 9.135e+01um V)
[11/01 15:07:27     80s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.618200e+02um
[11/01 15:07:27     80s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       
[11/01 15:07:27     80s] (I)       ============  Phase 1l Route ============
[11/01 15:07:27     80s] (I)       Started Phase 1l ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Started Layer assignment (1T) ( Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.79 MB )
[11/01 15:07:27     80s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Started Clean cong LA ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/01 15:07:27     80s] (I)       Layer  2:        546        52         0           0         567    ( 0.00%) 
[11/01 15:07:27     80s] (I)       Layer  3:        584        26         0           0         576    ( 0.00%) 
[11/01 15:07:27     80s] (I)       Layer  4:        546         2         0           0         567    ( 0.00%) 
[11/01 15:07:27     80s] (I)       Layer  5:        584         1         0           0         576    ( 0.00%) 
[11/01 15:07:27     80s] (I)       Layer  6:        546         0         0           0         567    ( 0.00%) 
[11/01 15:07:27     80s] (I)       Layer  7:        584         0         0           0         576    ( 0.00%) 
[11/01 15:07:27     80s] (I)       Layer  8:         72         0         0          96          93    (50.79%) 
[11/01 15:07:27     80s] (I)       Layer  9:         77         0         0          87         105    (45.31%) 
[11/01 15:07:27     80s] (I)       Total:          3539        81         0         183        3627    ( 4.80%) 
[11/01 15:07:27     80s] (I)       
[11/01 15:07:27     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/01 15:07:27     80s] [NR-eGR]                        OverCon            
[11/01 15:07:27     80s] [NR-eGR]                         #Gcell     %Gcell
[11/01 15:07:27     80s] [NR-eGR]       Layer                (0)    OverCon 
[11/01 15:07:27     80s] [NR-eGR] ----------------------------------------------
[11/01 15:07:27     80s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR] ----------------------------------------------
[11/01 15:07:27     80s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/01 15:07:27     80s] [NR-eGR] 
[11/01 15:07:27     80s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Started Export 3D cong map ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       total 2D Cap : 4041 = (2072 H, 1969 V)
[11/01 15:07:27     80s] (I)       Started Export 2D cong map ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/01 15:07:27     80s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/01 15:07:27     80s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1318.8M
[11/01 15:07:27     80s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.011, MEM:1318.8M
[11/01 15:07:27     80s] OPERPROF: Starting HotSpotCal at level 1, MEM:1318.8M
[11/01 15:07:27     80s] [hotspot] +------------+---------------+---------------+
[11/01 15:07:27     80s] [hotspot] |            |   max hotspot | total hotspot |
[11/01 15:07:27     80s] [hotspot] +------------+---------------+---------------+
[11/01 15:07:27     80s] [hotspot] | normalized |          0.00 |          0.00 |
[11/01 15:07:27     80s] [hotspot] +------------+---------------+---------------+
[11/01 15:07:27     80s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/01 15:07:27     80s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/01 15:07:27     80s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1318.8M
[11/01 15:07:27     80s] Skipped repairing congestion.
[11/01 15:07:27     80s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1318.8M
[11/01 15:07:27     80s] Starting Early Global Route wiring: mem = 1318.8M
[11/01 15:07:27     80s] (I)       Started Free existing wires ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       ============= Track Assignment ============
[11/01 15:07:27     80s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Started Track Assignment (1T) ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/01 15:07:27     80s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Run Multi-thread track assignment
[11/01 15:07:27     80s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Started Export ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] [NR-eGR] Started Export DB wires ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] [NR-eGR] Started Export all nets ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] [NR-eGR] Started Set wire vias ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] [NR-eGR] --------------------------------------------------------------------------
[11/01 15:07:27     80s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 48
[11/01 15:07:27     80s] [NR-eGR] Metal2  (2V) length: 1.016450e+02um, number of vias: 60
[11/01 15:07:27     80s] [NR-eGR] Metal3  (3H) length: 6.757000e+01um, number of vias: 9
[11/01 15:07:27     80s] [NR-eGR] Metal4  (4V) length: 9.715000e+00um, number of vias: 1
[11/01 15:07:27     80s] [NR-eGR] Metal5  (5H) length: 4.350000e+00um, number of vias: 2
[11/01 15:07:27     80s] [NR-eGR] Metal6  (6V) length: 5.800000e-01um, number of vias: 0
[11/01 15:07:27     80s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/01 15:07:27     80s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/01 15:07:27     80s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/01 15:07:27     80s] [NR-eGR] Total length: 1.838600e+02um, number of vias: 120
[11/01 15:07:27     80s] [NR-eGR] --------------------------------------------------------------------------
[11/01 15:07:27     80s] [NR-eGR] Total eGR-routed clock nets wire length: 3.755500e+01um 
[11/01 15:07:27     80s] [NR-eGR] --------------------------------------------------------------------------
[11/01 15:07:27     80s] (I)       Started Update net boxes ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Started Update timing ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Started Postprocess design ( Curr Mem: 1318.80 MB )
[11/01 15:07:27     80s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.80 MB )
[11/01 15:07:27     80s] Early Global Route wiring runtime: 0.00 seconds, mem = 1259.8M
[11/01 15:07:27     80s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.004, MEM:1259.8M
[11/01 15:07:27     80s] Tdgp not successfully inited but do clear! skip clearing
[11/01 15:07:27     80s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/01 15:07:27     80s] *** Finishing placeDesign default flow ***
[11/01 15:07:27     80s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1259.8M **
[11/01 15:07:27     80s] Tdgp not successfully inited but do clear! skip clearing
[11/01 15:07:27     80s] 
[11/01 15:07:27     80s] *** Summary of all messages that are not suppressed in this session:
[11/01 15:07:27     80s] Severity  ID               Count  Summary                                  
[11/01 15:07:27     80s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/01 15:07:27     80s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/01 15:07:27     80s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/01 15:07:27     80s] *** Message Summary: 4 warning(s), 0 error(s)
[11/01 15:07:27     80s] 
[11/01 15:07:39     81s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/01 15:07:39     81s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/01 15:07:39     81s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[11/01 15:07:39     81s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/01 15:07:39     81s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/01 15:07:39     81s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/01 15:07:39     81s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/01 15:07:39     81s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/01 15:07:39     81s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/01 15:07:39     81s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/01 15:07:39     81s] Running Native NanoRoute ...
[11/01 15:07:39     81s] <CMD> routeDesign -globalDetail
[11/01 15:07:39     81s] ### Time Record (routeDesign) is installed.
[11/01 15:07:39     81s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.19 (MB), peak = 1162.98 (MB)
[11/01 15:07:39     81s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/01 15:07:39     81s] **INFO: User settings:
[11/01 15:07:39     81s] setNanoRouteMode -drouteEndIteration                            1
[11/01 15:07:39     81s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[11/01 15:07:39     81s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
[11/01 15:07:39     81s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/01 15:07:39     81s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/01 15:07:39     81s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/01 15:07:39     81s] setNanoRouteMode -routeTopRoutingLayer                          9
[11/01 15:07:39     81s] setNanoRouteMode -routeWithSiDriven                             true
[11/01 15:07:39     81s] setNanoRouteMode -routeWithTimingDriven                         true
[11/01 15:07:39     81s] setNanoRouteMode -timingEngine                                  {}
[11/01 15:07:39     81s] setExtractRCMode -engine                                        preRoute
[11/01 15:07:39     81s] setDelayCalMode -engine                                         aae
[11/01 15:07:39     81s] setDelayCalMode -ignoreNetLoad                                  false
[11/01 15:07:39     81s] 
[11/01 15:07:39     81s] #**INFO: setDesignMode -flowEffort standard
[11/01 15:07:39     81s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/01 15:07:39     81s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/01 15:07:39     81s] OPERPROF: Starting checkPlace at level 1, MEM:1260.0M
[11/01 15:07:39     81s] z: 2, totalTracks: 1
[11/01 15:07:39     81s] z: 4, totalTracks: 1
[11/01 15:07:39     81s] z: 6, totalTracks: 1
[11/01 15:07:39     81s] z: 8, totalTracks: 1
[11/01 15:07:39     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1260.0M
[11/01 15:07:39     81s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1260.0M
[11/01 15:07:39     81s] Core basic site is gsclib090site
[11/01 15:07:39     81s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1260.0M
[11/01 15:07:39     81s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1284.0M
[11/01 15:07:39     81s] SiteArray: non-trimmed site array dimensions = 5 x 50
[11/01 15:07:39     81s] SiteArray: use 8,192 bytes
[11/01 15:07:39     81s] SiteArray: current memory after site array memory allocation 1284.0M
[11/01 15:07:39     81s] SiteArray: FP blocked sites are writable
[11/01 15:07:39     81s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1284.0M
[11/01 15:07:39     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1284.0M
[11/01 15:07:39     81s] Begin checking placement ... (start mem=1260.0M, init mem=1284.0M)
[11/01 15:07:39     81s] 
[11/01 15:07:39     81s] Running CheckPlace using 1 thread in normal mode...
[11/01 15:07:39     81s] 
[11/01 15:07:39     81s] ...checkPlace normal is done!
[11/01 15:07:39     81s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1284.0M
[11/01 15:07:39     81s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1284.0M
[11/01 15:07:39     81s] *info: Placed = 15            
[11/01 15:07:39     81s] *info: Unplaced = 0           
[11/01 15:07:39     81s] Placement Density:79.60%(151/189)
[11/01 15:07:39     81s] Placement Density (including fixed std cells):79.60%(151/189)
[11/01 15:07:39     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1284.0M
[11/01 15:07:39     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1284.0M
[11/01 15:07:39     81s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1284.0M)
[11/01 15:07:39     81s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.007, MEM:1284.0M
[11/01 15:07:39     81s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/01 15:07:39     81s] 
[11/01 15:07:39     81s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/01 15:07:39     81s] *** Changed status on (0) nets in Clock.
[11/01 15:07:39     81s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1284.0M) ***
[11/01 15:07:40     81s] 
[11/01 15:07:40     81s] globalDetailRoute
[11/01 15:07:40     81s] 
[11/01 15:07:40     81s] ### Time Record (globalDetailRoute) is installed.
[11/01 15:07:40     81s] #Start globalDetailRoute on Sat Nov  1 15:07:40 2025
[11/01 15:07:40     81s] #
[11/01 15:07:40     81s] ### Time Record (Pre Callback) is installed.
[11/01 15:07:40     81s] ### Time Record (Pre Callback) is uninstalled.
[11/01 15:07:40     81s] ### Time Record (DB Import) is installed.
[11/01 15:07:40     81s] ### Time Record (Timing Data Generation) is installed.
[11/01 15:07:40     81s] #Generating timing data, please wait...
[11/01 15:07:40     81s] #20 total nets, 20 already routed, 20 will ignore in trialRoute
[11/01 15:07:40     81s] ### run_trial_route starts on Sat Nov  1 15:07:40 2025 with memory = 1111.41 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     81s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/01 15:07:40     81s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/01 15:07:40     81s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/01 15:07:40     81s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/01 15:07:40     81s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[11/01 15:07:40     81s] ### dump_timing_file starts on Sat Nov  1 15:07:40 2025 with memory = 1111.45 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     81s] ### extractRC starts on Sat Nov  1 15:07:40 2025 with memory = 1108.45 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     81s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/01 15:07:40     81s] {RT Rc 0 9 9 {8 0} 1}
[11/01 15:07:40     81s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[11/01 15:07:40     81s] ### generate_timing_data starts on Sat Nov  1 15:07:40 2025 with memory = 1108.54 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     81s] #Reporting timing...
[11/01 15:07:40     81s] ### report_timing starts on Sat Nov  1 15:07:40 2025 with memory = 1126.40 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     81s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[11/01 15:07:40     81s] 
[11/01 15:07:40     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/01 15:07:40     81s] TLC MultiMap info (StdDelay):
[11/01 15:07:40     81s]   : max + slow + 1 + no RcCorner := 30.3ps
[11/01 15:07:40     81s]   : max + slow + 1 + Rc := 36.2ps
[11/01 15:07:40     81s]   : min + fast + 1 + no RcCorner := 9.9ps
[11/01 15:07:40     81s]   : min + fast + 1 + Rc := 12ps
[11/01 15:07:40     81s]  Setting StdDelay to: 12ps
[11/01 15:07:40     81s] 
[11/01 15:07:40     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/01 15:07:40     81s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[11/01 15:07:40     81s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.16 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     81s] #Library Standard Delay: 12.00ps
[11/01 15:07:40     81s] #Slack threshold: 24.00ps
[11/01 15:07:40     81s] ### generate_cdm_net_timing starts on Sat Nov  1 15:07:40 2025 with memory = 1151.16 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     81s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[11/01 15:07:40     81s] #*** Analyzed 0 timing critical paths
[11/01 15:07:40     81s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.32 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     81s] ### Use bna from skp: 0
[11/01 15:07:40     81s] {RT Rc 0 9 9 {8 0} 1}
[11/01 15:07:40     82s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1157.19 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     82s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1157.20 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     82s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.1 GB, peak:1.1 GB
[11/01 15:07:40     82s] #Current view: bc 
[11/01 15:07:40     82s] #Current enabled view: bc 
[11/01 15:07:40     82s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1157.20 (MB), peak = 1162.98 (MB)
[11/01 15:07:40     82s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.1 GB, peak:1.1 GB
[11/01 15:07:40     82s] #Done generating timing data.
[11/01 15:07:40     82s] ### Time Record (Timing Data Generation) is uninstalled.
[11/01 15:07:40     82s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/01 15:07:40     82s] ### Net info: total nets: 38
[11/01 15:07:40     82s] ### Net info: dirty nets: 0
[11/01 15:07:40     82s] ### Net info: marked as disconnected nets: 0
[11/01 15:07:40     82s] #num needed restored net=0
[11/01 15:07:40     82s] #need_extraction net=0 (total=38)
[11/01 15:07:40     82s] ### Net info: fully routed nets: 0
[11/01 15:07:40     82s] ### Net info: trivial (< 2 pins) nets: 18
[11/01 15:07:40     82s] ### Net info: unrouted nets: 20
[11/01 15:07:40     82s] ### Net info: re-extraction nets: 0
[11/01 15:07:40     82s] ### Net info: ignored nets: 0
[11/01 15:07:40     82s] ### Net info: skip routing nets: 0
[11/01 15:07:40     82s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/01 15:07:40     82s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/01 15:07:40     82s] ### import design signature (7): route=459115167 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2134240965 dirty_area=258807543 del_dirty_area=0 cell=981849443 placement=451696070 pin_access=1 inst_pattern=1 halo=0
[11/01 15:07:40     82s] ### Time Record (DB Import) is uninstalled.
[11/01 15:07:40     82s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[11/01 15:07:40     82s] #RTESIG:78da9594cb4ec330104559f31523b78b20b5c1e367bc45941502541edb2a346e1a914795
[11/01 15:07:40     82s] #       380bfe1e23d81495d8cdd23ebe19dfb99ed9fc6db506c2688a6239502337080f6b865420
[11/01 15:07:40     82s] #       2ed17073cde8c66fbdde90cbd9fcf1e985310d0849d53a5bda7e01e3607b18ac73555b5e
[11/01 15:07:40     82s] #       fd225ac02eaf070bc97bd7d50b283edbbca9b650d85d3ed6ee0faeb802820492c1f57ef5
[11/01 15:07:40     82s] #       a4a4120cc8fdeaeef64761dd8dce3e1fec76531e8a0f6ae8f469c3d871412718a4c8c1f5
[11/01 15:07:40     82s] #       e334238e99e98b795c9c854b791e6ecec1d11743532aa9ff20d9d55dee4e5f129506b2af
[11/01 15:07:40     82s] #       cafdb4a9889ac70932bf1f7296a30eb788fbec89e9ec21e71496fe8f29a5c1c2b85420e3
[11/01 15:07:40     82s] #       c00c309511a096c0a214b32cec89314146508c605898e1113a3cfc42848a607c7082bd16
[11/01 15:07:40     82s] #       3a03d2d8a21a9b400e458495ca773a30b550298ccabdfe9e4583cbdb22ef0bcfda766cfe
[11/01 15:07:40     82s] #       233990b66bed246564d07a9f67092630752993611d36e5d5c5174389d824
[11/01 15:07:40     82s] #
[11/01 15:07:40     82s] ### Time Record (Data Preparation) is installed.
[11/01 15:07:40     82s] #RTESIG:78da9594494fc330108539f32b466e0f416a83c76b7c4594130254966b151a378dc85225
[11/01 15:07:40     82s] #       ce817f8f592ea012bb3ec65f9ec76f9e67367f59ad81309aa2580ed4c80dc2dd9a211588
[11/01 15:07:40     82s] #       4b34dc5c32baf15bcf57e47c36bf7f78624c034252b5ce96b65fc038d81e06eb5cd59617
[11/01 15:07:40     82s] #       3f8816b0cbebc142f2da75f5028af7366faa2d1476978fb5fb832bae8020816470bdff7a
[11/01 15:07:40     82s] #       54520906e4767573fdadb0ee46671f0f76bb290fc51b3574fa6fc3d8ef828e30489183eb
[11/01 15:07:40     82s] #       c76946fc66a62fe67171122ee569b83905475f0c4da9a47e41b2abbbdc1dbf242a0d645f
[11/01 15:07:40     82s] #       95fb695311358f13647e3fe42c471d6e11f7d913d3d943ce292cfd8929a5c1c2b85420e3
[11/01 15:07:40     82s] #       c00c309511a096c0a214b32cec89314146508c605898e1113a3cfc42848a607c7082bd16
[11/01 15:07:40     82s] #       3a03d2d8a21a9b400e458495ca773a30b550298ccabdfe9c4583cbdb22ef0bcfda766cfe
[11/01 15:07:40     82s] #       233990b66bed349551205f7e040e3632d8231f7c0926309e2993611d3665ead907e9bce4
[11/01 15:07:40     82s] #       d8
[11/01 15:07:40     82s] #
[11/01 15:07:40     82s] ### Time Record (Data Preparation) is uninstalled.
[11/01 15:07:40     82s] ### Time Record (Global Routing) is installed.
[11/01 15:07:40     82s] ### Time Record (Global Routing) is uninstalled.
[11/01 15:07:40     82s] ### Time Record (Data Preparation) is installed.
[11/01 15:07:40     82s] #Start routing data preparation on Sat Nov  1 15:07:40 2025
[11/01 15:07:40     82s] #
[11/01 15:07:40     82s] #Minimum voltage of a net in the design = 0.000.
[11/01 15:07:40     82s] #Maximum voltage of a net in the design = 1.100.
[11/01 15:07:40     82s] #Voltage range [0.000 - 1.100] has 32 nets.
[11/01 15:07:40     82s] #Voltage range [0.000 - 0.000] has 5 nets.
[11/01 15:07:40     82s] #Voltage range [0.900 - 1.100] has 1 net.
[11/01 15:07:40     82s] ### Time Record (Cell Pin Access) is installed.
[11/01 15:07:40     82s] #Rebuild pin access data for design.
[11/01 15:07:40     82s] #Initial pin access analysis.
[11/01 15:07:40     82s] #Detail pin access analysis.
[11/01 15:07:40     82s] ### Time Record (Cell Pin Access) is uninstalled.
[11/01 15:07:40     82s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[11/01 15:07:40     82s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:40     82s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:40     82s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:40     82s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:40     82s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:40     82s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:40     82s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/01 15:07:40     82s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/01 15:07:40     82s] #Monitoring time of adding inner blkg by smac
[11/01 15:07:40     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.38 (MB), peak = 1196.95 (MB)
[11/01 15:07:40     82s] #Regenerating Ggrids automatically.
[11/01 15:07:40     82s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[11/01 15:07:40     82s] #Using automatically generated G-grids.
[11/01 15:07:41     83s] #Done routing data preparation.
[11/01 15:07:41     83s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1169.87 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### Time Record (Data Preparation) is uninstalled.
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Summary of active signal nets routing constraints set by OPT:
[11/01 15:07:41     83s] #	preferred routing layers      : 0
[11/01 15:07:41     83s] #	preferred routing layer effort: 0
[11/01 15:07:41     83s] #	preferred extra space         : 0
[11/01 15:07:41     83s] #	preferred multi-cut via       : 0
[11/01 15:07:41     83s] #	avoid detour                  : 0
[11/01 15:07:41     83s] #	expansion ratio               : 0
[11/01 15:07:41     83s] #	net priority                  : 0
[11/01 15:07:41     83s] #	s2s control                   : 0
[11/01 15:07:41     83s] #	avoid chaining                : 0
[11/01 15:07:41     83s] #	inst-based stacking via       : 0
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Summary of active signal nets routing constraints set by USER:
[11/01 15:07:41     83s] #	preferred routing layers      : 0
[11/01 15:07:41     83s] #	preferred routing layer effort     : 0
[11/01 15:07:41     83s] #	preferred extra space              : 0
[11/01 15:07:41     83s] #	preferred multi-cut via            : 0
[11/01 15:07:41     83s] #	avoid detour                       : 0
[11/01 15:07:41     83s] #	net weight                         : 0
[11/01 15:07:41     83s] #	avoid chaining                     : 0
[11/01 15:07:41     83s] #	cell-based stacking via (required) : 0
[11/01 15:07:41     83s] #	cell-based stacking via (optional) : 0
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Start timing driven prevention iteration
[11/01 15:07:41     83s] ### td_prevention_read_timing_data starts on Sat Nov  1 15:07:41 2025 with memory = 1169.88 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #----------------------------------------------------
[11/01 15:07:41     83s] # Summary of active signal nets routing constraints
[11/01 15:07:41     83s] #+--------------------------+-----------+
[11/01 15:07:41     83s] #+--------------------------+-----------+
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #----------------------------------------------------
[11/01 15:07:41     83s] #Done timing-driven prevention
[11/01 15:07:41     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.90 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
[11/01 15:07:41     83s] #Total number of routable nets = 20.
[11/01 15:07:41     83s] #Total number of nets in the design = 38.
[11/01 15:07:41     83s] #20 routable nets do not have any wires.
[11/01 15:07:41     83s] #20 nets will be global routed.
[11/01 15:07:41     83s] ### Time Record (Data Preparation) is installed.
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Finished routing data preparation on Sat Nov  1 15:07:41 2025
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Cpu time = 00:00:00
[11/01 15:07:41     83s] #Elapsed time = 00:00:00
[11/01 15:07:41     83s] #Increased memory = 0.19 (MB)
[11/01 15:07:41     83s] #Total memory = 1170.09 (MB)
[11/01 15:07:41     83s] #Peak memory = 1196.95 (MB)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### Time Record (Data Preparation) is uninstalled.
[11/01 15:07:41     83s] ### Time Record (Global Routing) is installed.
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Start global routing on Sat Nov  1 15:07:41 2025
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Start global routing initialization on Sat Nov  1 15:07:41 2025
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Number of eco nets is 0
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Start global routing data preparation on Sat Nov  1 15:07:41 2025
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### build_merged_routing_blockage_rect_list starts on Sat Nov  1 15:07:41 2025 with memory = 1170.14 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] #Start routing resource analysis on Sat Nov  1 15:07:41 2025
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### init_is_bin_blocked starts on Sat Nov  1 15:07:41 2025 with memory = 1170.16 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Nov  1 15:07:41 2025 with memory = 1170.31 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### adjust_flow_cap starts on Sat Nov  1 15:07:41 2025 with memory = 1170.43 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### adjust_partial_route_blockage starts on Sat Nov  1 15:07:41 2025 with memory = 1170.43 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### set_via_blocked starts on Sat Nov  1 15:07:41 2025 with memory = 1170.43 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### copy_flow starts on Sat Nov  1 15:07:41 2025 with memory = 1170.43 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] #Routing resource analysis is done on Sat Nov  1 15:07:41 2025
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### report_flow_cap starts on Sat Nov  1 15:07:41 2025 with memory = 1170.43 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #  Resource Analysis:
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/01 15:07:41     83s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/01 15:07:41     83s] #  --------------------------------------------------------------
[11/01 15:07:41     83s] #  Metal1         H          73           0          25    32.00%
[11/01 15:07:41     83s] #  Metal2         V          78           0          25     0.00%
[11/01 15:07:41     83s] #  Metal3         H          73           0          25     0.00%
[11/01 15:07:41     83s] #  Metal4         V          78           0          25     0.00%
[11/01 15:07:41     83s] #  Metal5         H          73           0          25     0.00%
[11/01 15:07:41     83s] #  Metal6         V          78           0          25     0.00%
[11/01 15:07:41     83s] #  Metal7         H          73           0          25     0.00%
[11/01 15:07:41     83s] #  Metal8         V          10          15          25    48.00%
[11/01 15:07:41     83s] #  Metal9         H           6          17          25    60.00%
[11/01 15:07:41     83s] #  --------------------------------------------------------------
[11/01 15:07:41     83s] #  Total                    542      14.66%         225    15.56%
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### analyze_m2_tracks starts on Sat Nov  1 15:07:41 2025 with memory = 1170.43 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### report_initial_resource starts on Sat Nov  1 15:07:41 2025 with memory = 1170.44 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### mark_pg_pins_accessibility starts on Sat Nov  1 15:07:41 2025 with memory = 1170.44 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### set_net_region starts on Sat Nov  1 15:07:41 2025 with memory = 1170.44 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Global routing data preparation is done on Sat Nov  1 15:07:41 2025
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.45 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### prepare_level starts on Sat Nov  1 15:07:41 2025 with memory = 1170.46 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### init level 1 starts on Sat Nov  1 15:07:41 2025 with memory = 1170.46 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### Level 1 hgrid = 5 X 5
[11/01 15:07:41     83s] ### prepare_level_flow starts on Sat Nov  1 15:07:41 2025 with memory = 1170.50 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Global routing initialization is done on Sat Nov  1 15:07:41 2025
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.51 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Skip 1/3 round for no nets in the round...
[11/01 15:07:41     83s] #Skip 2/3 round for no nets in the round...
[11/01 15:07:41     83s] #Route nets in 3/3 round...
[11/01 15:07:41     83s] #start global routing iteration 1...
[11/01 15:07:41     83s] ### init_flow_edge starts on Sat Nov  1 15:07:41 2025 with memory = 1170.56 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### cal_flow starts on Sat Nov  1 15:07:41 2025 with memory = 1171.48 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### routing at level 1 (topmost level) iter 0
[11/01 15:07:41     83s] ### measure_qor starts on Sat Nov  1 15:07:41 2025 with memory = 1172.33 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### measure_congestion starts on Sat Nov  1 15:07:41 2025 with memory = 1172.34 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.31 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #start global routing iteration 2...
[11/01 15:07:41     83s] ### routing at level 1 (topmost level) iter 1
[11/01 15:07:41     83s] ### measure_qor starts on Sat Nov  1 15:07:41 2025 with memory = 1172.38 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### measure_congestion starts on Sat Nov  1 15:07:41 2025 with memory = 1172.38 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.38 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### route_end starts on Sat Nov  1 15:07:41 2025 with memory = 1172.39 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
[11/01 15:07:41     83s] #Total number of routable nets = 20.
[11/01 15:07:41     83s] #Total number of nets in the design = 38.
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #20 routable nets have routed wires.
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Routed nets constraints summary:
[11/01 15:07:41     83s] #-----------------------------
[11/01 15:07:41     83s] #        Rules   Unconstrained  
[11/01 15:07:41     83s] #-----------------------------
[11/01 15:07:41     83s] #      Default              20  
[11/01 15:07:41     83s] #-----------------------------
[11/01 15:07:41     83s] #        Total              20  
[11/01 15:07:41     83s] #-----------------------------
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Routing constraints summary of the whole design:
[11/01 15:07:41     83s] #-----------------------------
[11/01 15:07:41     83s] #        Rules   Unconstrained  
[11/01 15:07:41     83s] #-----------------------------
[11/01 15:07:41     83s] #      Default              20  
[11/01 15:07:41     83s] #-----------------------------
[11/01 15:07:41     83s] #        Total              20  
[11/01 15:07:41     83s] #-----------------------------
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### cal_base_flow starts on Sat Nov  1 15:07:41 2025 with memory = 1172.40 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### init_flow_edge starts on Sat Nov  1 15:07:41 2025 with memory = 1172.40 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### cal_flow starts on Sat Nov  1 15:07:41 2025 with memory = 1172.46 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### report_overcon starts on Sat Nov  1 15:07:41 2025 with memory = 1172.47 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #                 OverCon          
[11/01 15:07:41     83s] #                  #Gcell    %Gcell
[11/01 15:07:41     83s] #     Layer           (1)   OverCon  Flow/Cap
[11/01 15:07:41     83s] #  ----------------------------------------------
[11/01 15:07:41     83s] #  Metal1        0(0.00%)   (0.00%)     0.49  
[11/01 15:07:41     83s] #  Metal2        0(0.00%)   (0.00%)     0.12  
[11/01 15:07:41     83s] #  Metal3        0(0.00%)   (0.00%)     0.09  
[11/01 15:07:41     83s] #  Metal4        0(0.00%)   (0.00%)     0.01  
[11/01 15:07:41     83s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[11/01 15:07:41     83s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[11/01 15:07:41     83s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[11/01 15:07:41     83s] #  Metal8        0(0.00%)   (0.00%)     0.02  
[11/01 15:07:41     83s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[11/01 15:07:41     83s] #  ----------------------------------------------
[11/01 15:07:41     83s] #     Total      0(0.00%)   (0.00%)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/01 15:07:41     83s] #  Overflow after GR: 0.00% H + 0.00% V
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### cal_base_flow starts on Sat Nov  1 15:07:41 2025 with memory = 1172.48 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### init_flow_edge starts on Sat Nov  1 15:07:41 2025 with memory = 1172.48 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### cal_flow starts on Sat Nov  1 15:07:41 2025 with memory = 1172.48 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### export_cong_map starts on Sat Nov  1 15:07:41 2025 with memory = 1172.49 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### PDZT_Export::export_cong_map starts on Sat Nov  1 15:07:41 2025 with memory = 1172.49 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### import_cong_map starts on Sat Nov  1 15:07:41 2025 with memory = 1172.49 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #Hotspot report including placement blocked areas
[11/01 15:07:41     83s] OPERPROF: Starting HotSpotCal at level 1, MEM:1311.4M
[11/01 15:07:41     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/01 15:07:41     83s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/01 15:07:41     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/01 15:07:41     83s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[11/01 15:07:41     83s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/01 15:07:41     83s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/01 15:07:41     83s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/01 15:07:41     83s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/01 15:07:41     83s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/01 15:07:41     83s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[11/01 15:07:41     83s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[11/01 15:07:41     83s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[11/01 15:07:41     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/01 15:07:41     83s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[11/01 15:07:41     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/01 15:07:41     83s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/01 15:07:41     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/01 15:07:41     83s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/01 15:07:41     83s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/01 15:07:41     83s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/01 15:07:41     83s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1311.4M
[11/01 15:07:41     83s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### update starts on Sat Nov  1 15:07:41 2025 with memory = 1172.50 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #Complete Global Routing.
[11/01 15:07:41     83s] #Total wire length = 131 um.
[11/01 15:07:41     83s] #Total half perimeter of net bounding box = 178 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal1 = 0 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal2 = 69 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal3 = 50 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal4 = 9 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal5 = 4 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal6 = 0 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal7 = 0 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal8 = 0 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal9 = 0 um.
[11/01 15:07:41     83s] #Total number of vias = 74
[11/01 15:07:41     83s] #Up-Via Summary (total 74):
[11/01 15:07:41     83s] #           
[11/01 15:07:41     83s] #-----------------------
[11/01 15:07:41     83s] # Metal1             46
[11/01 15:07:41     83s] # Metal2             22
[11/01 15:07:41     83s] # Metal3              4
[11/01 15:07:41     83s] # Metal4              1
[11/01 15:07:41     83s] # Metal5              1
[11/01 15:07:41     83s] #-----------------------
[11/01 15:07:41     83s] #                    74 
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Total number of involved regular nets 3
[11/01 15:07:41     83s] #Maximum src to sink distance  24.9
[11/01 15:07:41     83s] #Average of max src_to_sink distance  21.5
[11/01 15:07:41     83s] #Average of ave src_to_sink distance  16.2
[11/01 15:07:41     83s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### report_overcon starts on Sat Nov  1 15:07:41 2025 with memory = 1172.95 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### report_overcon starts on Sat Nov  1 15:07:41 2025 with memory = 1172.95 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #Max overcon = 0 track.
[11/01 15:07:41     83s] #Total overcon = 0.00%.
[11/01 15:07:41     83s] #Worst layer Gcell overcon rate = 0.00%.
[11/01 15:07:41     83s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### global_route design signature (10): route=1085392490 net_attr=652327713
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Global routing statistics:
[11/01 15:07:41     83s] #Cpu time = 00:00:00
[11/01 15:07:41     83s] #Elapsed time = 00:00:00
[11/01 15:07:41     83s] #Increased memory = 2.43 (MB)
[11/01 15:07:41     83s] #Total memory = 1172.52 (MB)
[11/01 15:07:41     83s] #Peak memory = 1196.95 (MB)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Finished global routing on Sat Nov  1 15:07:41 2025
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### Time Record (Global Routing) is uninstalled.
[11/01 15:07:41     83s] ### Time Record (Data Preparation) is installed.
[11/01 15:07:41     83s] ### Time Record (Data Preparation) is uninstalled.
[11/01 15:07:41     83s] ### track-assign external-init starts on Sat Nov  1 15:07:41 2025 with memory = 1172.52 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:41     83s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:41     83s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.52 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### track-assign engine-init starts on Sat Nov  1 15:07:41 2025 with memory = 1172.54 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:41     83s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### track-assign core-engine starts on Sat Nov  1 15:07:41 2025 with memory = 1172.59 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #Start Track Assignment.
[11/01 15:07:41     83s] #Done with 11 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
[11/01 15:07:41     83s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[11/01 15:07:41     83s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Track assignment summary:
[11/01 15:07:41     83s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/01 15:07:41     83s] #------------------------------------------------------------------------
[11/01 15:07:41     83s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:41     83s] # Metal2        69.98 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:41     83s] # Metal3        45.93 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:41     83s] # Metal4         8.85 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:41     83s] # Metal5         4.50 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:41     83s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:41     83s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:41     83s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:41     83s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:41     83s] #------------------------------------------------------------------------
[11/01 15:07:41     83s] # All         129.24  	  0.00% 	  0.00% 	  0.00%
[11/01 15:07:41     83s] #Complete Track Assignment.
[11/01 15:07:41     83s] #Total wire length = 146 um.
[11/01 15:07:41     83s] #Total half perimeter of net bounding box = 178 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal1 = 10 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal2 = 70 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal3 = 53 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal4 = 9 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal5 = 4 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal6 = 0 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal7 = 0 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal8 = 0 um.
[11/01 15:07:41     83s] #Total wire length on LAYER Metal9 = 0 um.
[11/01 15:07:41     83s] #Total number of vias = 74
[11/01 15:07:41     83s] #Up-Via Summary (total 74):
[11/01 15:07:41     83s] #           
[11/01 15:07:41     83s] #-----------------------
[11/01 15:07:41     83s] # Metal1             46
[11/01 15:07:41     83s] # Metal2             22
[11/01 15:07:41     83s] # Metal3              4
[11/01 15:07:41     83s] # Metal4              1
[11/01 15:07:41     83s] # Metal5              1
[11/01 15:07:41     83s] #-----------------------
[11/01 15:07:41     83s] #                    74 
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### track_assign design signature (13): route=698782074
[11/01 15:07:41     83s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/01 15:07:41     83s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:41     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.76 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Start post global route fixing for timing critical nets ...
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] ### update_timing_after_routing starts on Sat Nov  1 15:07:41 2025 with memory = 1172.77 (MB), peak = 1196.95 (MB)
[11/01 15:07:41     83s] ### Time Record (Timing Data Generation) is installed.
[11/01 15:07:41     83s] #* Updating design timing data...
[11/01 15:07:41     83s] #Extracting RC...
[11/01 15:07:41     83s] Un-suppress "**WARN ..." messages.
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #Start tQuantus RC extraction...
[11/01 15:07:41     83s] #Extract in track assign mode
[11/01 15:07:41     83s] #Start building rc corner(s)...
[11/01 15:07:41     83s] #Number of RC Corner = 1
[11/01 15:07:41     83s] #Corner Rc /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[11/01 15:07:41     83s] #METAL_1 -> Metal1 (1)
[11/01 15:07:41     83s] #METAL_2 -> Metal2 (2)
[11/01 15:07:41     83s] #METAL_3 -> Metal3 (3)
[11/01 15:07:41     83s] #METAL_4 -> Metal4 (4)
[11/01 15:07:41     83s] #METAL_5 -> Metal5 (5)
[11/01 15:07:41     83s] #METAL_6 -> Metal6 (6)
[11/01 15:07:41     83s] #METAL_7 -> Metal7 (7)
[11/01 15:07:41     83s] #METAL_8 -> Metal8 (8)
[11/01 15:07:41     83s] #METAL_9 -> Metal9 (9)
[11/01 15:07:41     83s] #SADV_On
[11/01 15:07:41     83s] # Corner(s) : 
[11/01 15:07:41     83s] #Rc [25.00]
[11/01 15:07:41     83s] # Corner id: 0
[11/01 15:07:41     83s] # Layout Scale: 1.000000
[11/01 15:07:41     83s] # Has Metal Fill model: yes
[11/01 15:07:41     83s] # Temperature was set
[11/01 15:07:41     83s] # Temperature : 25.000000
[11/01 15:07:41     83s] # Ref. Temp   : 25.000000
[11/01 15:07:41     83s] #SADV_Off
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #layer[8] tech spc 800 != ict spc 880.0
[11/01 15:07:41     83s] #
[11/01 15:07:41     83s] #layer[9] tech spc 800 != ict spc 880.0
[11/01 15:07:41     83s] #total pattern=165 [9, 450]
[11/01 15:07:41     83s] #Generating the tQuantus model file automatically.
[11/01 15:07:41     83s] #num_tile=13860 avg_aspect_ratio=1.067518 
[11/01 15:07:41     83s] #Vertical num_row 42 per_row= 324 halo= 92812 
[11/01 15:07:41     83s] #hor_num_col = 114 final aspect_ratio= 0.746056
[11/01 15:07:52     94s] #Build RC corners: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1201.50 (MB), peak = 1357.01 (MB)
[11/01 15:07:52     94s] #Start init net ripin tree building
[11/01 15:07:52     94s] #Finish init net ripin tree building
[11/01 15:07:52     94s] #Cpu time = 00:00:00
[11/01 15:07:52     94s] #Elapsed time = 00:00:00
[11/01 15:07:52     94s] #Increased memory = 0.17 (MB)
[11/01 15:07:52     94s] #Total memory = 1205.75 (MB)
[11/01 15:07:52     94s] #Peak memory = 1357.01 (MB)
[11/01 15:07:52     94s] #begin processing metal fill model file
[11/01 15:07:52     94s] #end processing metal fill model file
[11/01 15:07:52     94s] ### track-assign external-init starts on Sat Nov  1 15:07:52 2025 with memory = 1205.76 (MB), peak = 1357.01 (MB)
[11/01 15:07:52     94s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:52     94s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:52     94s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:52     94s] ### track-assign engine-init starts on Sat Nov  1 15:07:52 2025 with memory = 1205.76 (MB), peak = 1357.01 (MB)
[11/01 15:07:52     94s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:52     94s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:52     94s] #
[11/01 15:07:52     94s] #Start Post Track Assignment Wire Spread.
[11/01 15:07:52     94s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/01 15:07:52     94s] #Complete Post Track Assignment Wire Spread.
[11/01 15:07:52     94s] #
[11/01 15:07:52     94s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:52     94s] #Length limit = 200 pitches
[11/01 15:07:52     94s] #opt mode = 2
[11/01 15:07:52     94s] #Start generate extraction boxes.
[11/01 15:07:52     94s] #
[11/01 15:07:52     94s] #Extract using 30 x 30 Hboxes
[11/01 15:07:52     94s] #2x2 initial hboxes
[11/01 15:07:52     94s] #Use area based hbox pruning.
[11/01 15:07:52     94s] #0/0 hboxes pruned.
[11/01 15:07:52     94s] #Complete generating extraction boxes.
[11/01 15:07:52     94s] #Extract 1 hboxes with single thread on machine with  Core_i7 4.30GHz 12288KB Cache 12CPU...
[11/01 15:07:52     94s] #Process 0 special clock nets for rc extraction
[11/01 15:07:52     94s] #Total 20 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/01 15:07:52     94s] #Run Statistics for Extraction:
[11/01 15:07:52     94s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/01 15:07:52     94s] #   Increased memory =     0.24 (MB), total memory =  1205.77 (MB), peak memory =  1357.01 (MB)
[11/01 15:07:52     94s] #
[11/01 15:07:52     94s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/01 15:07:52     94s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.87 (MB), peak = 1357.01 (MB)
[11/01 15:07:52     94s] #RC Statistics: 48 Res, 35 Ground Cap, 0 XCap (Edge to Edge)
[11/01 15:07:52     94s] #RC V/H edge ratio: 0.63, Avg V/H Edge Length: 2933.33 (27), Avg L-Edge Length: 11742.50 (4)
[11/01 15:07:52     94s] #Start writing rcdb into /tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d
[11/01 15:07:53     94s] #Finish writing rcdb with 99 nodes, 79 edges, and 0 xcaps
[11/01 15:07:53     94s] #0 inserted nodes are removed
[11/01 15:07:53     94s] ### track-assign external-init starts on Sat Nov  1 15:07:53 2025 with memory = 1207.70 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     94s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:53     94s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:53     94s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:53     94s] ### track-assign engine-init starts on Sat Nov  1 15:07:53 2025 with memory = 1207.70 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     94s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:53     94s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:53     94s] #Remove Post Track Assignment Wire Spread
[11/01 15:07:53     94s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:53     94s] Restoring parasitic data from file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d' ...
[11/01 15:07:53     94s] Opening parasitic data file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d' for reading (mem: 1456.863M)
[11/01 15:07:53     94s] Reading RCDB with compressed RC data.
[11/01 15:07:53     94s] Opening parasitic data file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d' for content verification (mem: 1456.863M)
[11/01 15:07:53     94s] Reading RCDB with compressed RC data.
[11/01 15:07:53     94s] Closing parasitic data file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d': 0 access done (mem: 1456.863M)
[11/01 15:07:53     94s] Closing parasitic data file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d': 0 access done (mem: 1456.863M)
[11/01 15:07:53     94s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1456.863M)
[11/01 15:07:53     94s] Following multi-corner parasitics specified:
[11/01 15:07:53     94s] 	/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d (rcdb)
[11/01 15:07:53     94s] Opening parasitic data file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d' for reading (mem: 1456.863M)
[11/01 15:07:53     94s] Reading RCDB with compressed RC data.
[11/01 15:07:53     94s] 		Cell dedee has rcdb /tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d specified
[11/01 15:07:53     94s] Cell dedee, hinst 
[11/01 15:07:53     94s] processing rcdb (/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d) for hinst (top) of cell (dedee);
[11/01 15:07:53     94s] Closing parasitic data file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/nr19896_pADWJy.rcdb.d': 0 access done (mem: 1456.863M)
[11/01 15:07:53     94s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1456.863M)
[11/01 15:07:53     94s] Opening parasitic data file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/dedee_19896_svuVlY.rcdb.d/dedee.rcdb.d' for reading (mem: 1456.863M)
[11/01 15:07:53     94s] Reading RCDB with compressed RC data.
[11/01 15:07:53     94s] Closing parasitic data file '/tmp/innovus_temp_19896_cad19_iiitdmk_2zcqWP/dedee_19896_svuVlY.rcdb.d/dedee.rcdb.d': 0 access done (mem: 1456.863M)
[11/01 15:07:53     94s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1456.863M)
[11/01 15:07:53     94s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1456.863M)
[11/01 15:07:53     94s] #
[11/01 15:07:53     94s] #Restore RCDB.
[11/01 15:07:53     94s] ### track-assign external-init starts on Sat Nov  1 15:07:53 2025 with memory = 1208.29 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     94s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:53     94s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:53     94s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:53     94s] ### track-assign engine-init starts on Sat Nov  1 15:07:53 2025 with memory = 1208.29 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     94s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:53     94s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:53     94s] #Remove Post Track Assignment Wire Spread
[11/01 15:07:53     94s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:53     94s] #
[11/01 15:07:53     94s] #Complete tQuantus RC extraction.
[11/01 15:07:53     94s] #Cpu time = 00:00:12
[11/01 15:07:53     94s] #Elapsed time = 00:00:12
[11/01 15:07:53     94s] #Increased memory = 35.50 (MB)
[11/01 15:07:53     94s] #Total memory = 1208.27 (MB)
[11/01 15:07:53     94s] #Peak memory = 1357.01 (MB)
[11/01 15:07:53     94s] #
[11/01 15:07:53     94s] Un-suppress "**WARN ..." messages.
[11/01 15:07:53     94s] #RC Extraction Completed...
[11/01 15:07:53     94s] ### update_timing starts on Sat Nov  1 15:07:53 2025 with memory = 1208.27 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     94s] 
[11/01 15:07:53     94s] TimeStamp Deleting Cell Server Begin ...
[11/01 15:07:53     94s] Deleting Lib Analyzer.
[11/01 15:07:53     94s] 
[11/01 15:07:53     94s] TimeStamp Deleting Cell Server End ...
[11/01 15:07:53     94s] ### generate_timing_data starts on Sat Nov  1 15:07:53 2025 with memory = 1190.54 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     94s] #Reporting timing...
[11/01 15:07:53     95s] ### report_timing starts on Sat Nov  1 15:07:53 2025 with memory = 1192.51 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     95s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:53     95s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[11/01 15:07:53     95s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.76 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     95s] #Library Standard Delay: 12.00ps
[11/01 15:07:53     95s] #Slack threshold: 0.00ps
[11/01 15:07:53     95s] ### generate_cdm_net_timing starts on Sat Nov  1 15:07:53 2025 with memory = 1208.76 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     95s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:53     95s] #*** Analyzed 0 timing critical paths
[11/01 15:07:53     95s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.76 (MB), peak = 1357.01 (MB)
[11/01 15:07:53     95s] ### Use bna from skp: 0
[11/01 15:07:53     95s] 
[11/01 15:07:53     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/01 15:07:53     95s] TLC MultiMap info (StdDelay):
[11/01 15:07:53     95s]   : max + slow + 1 + no RcCorner := 30.3ps
[11/01 15:07:53     95s]   : max + slow + 1 + Rc := 36.2ps
[11/01 15:07:53     95s]   : min + fast + 1 + no RcCorner := 9.9ps
[11/01 15:07:53     95s]   : min + fast + 1 + Rc := 12ps
[11/01 15:07:53     95s]  Setting StdDelay to: 12ps
[11/01 15:07:53     95s] 
[11/01 15:07:53     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/01 15:07:53     95s] {RT Rc 0 9 9 {8 0} 1}
[11/01 15:07:54     95s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1213.53 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     95s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/01 15:07:54     95s] Worst slack reported in the design = 8.368600 (late)
[11/01 15:07:54     95s] *** writeDesignTiming (0:00:00.0) ***
[11/01 15:07:54     95s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.76 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     95s] Un-suppress "**WARN ..." messages.
[11/01 15:07:54     95s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:54     95s] #Number of victim nets: 0
[11/01 15:07:54     95s] #Number of aggressor nets: 0
[11/01 15:07:54     95s] #Number of weak nets: 0
[11/01 15:07:54     95s] #Number of critical nets: 0
[11/01 15:07:54     95s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/01 15:07:54     95s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/01 15:07:54     95s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/01 15:07:54     95s] #Total number of nets: 20
[11/01 15:07:54     95s] ### update_timing cpu:00:00:01, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:54     95s] ### Time Record (Timing Data Generation) is uninstalled.
[11/01 15:07:54     95s] ### update_timing_after_routing cpu:00:00:13, real:00:00:13, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:54     95s] #Total number of significant detoured timing critical nets is 0
[11/01 15:07:54     95s] #Total number of selected detoured timing critical nets is 0
[11/01 15:07:54     95s] #
[11/01 15:07:54     95s] #----------------------------------------------------
[11/01 15:07:54     95s] # Summary of active signal nets routing constraints
[11/01 15:07:54     95s] #+--------------------------+-----------+
[11/01 15:07:54     95s] #+--------------------------+-----------+
[11/01 15:07:54     95s] #
[11/01 15:07:54     95s] #----------------------------------------------------
[11/01 15:07:54     95s] ### run_free_timing_graph starts on Sat Nov  1 15:07:54 2025 with memory = 1213.77 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     95s] ### Time Record (Timing Data Generation) is installed.
[11/01 15:07:54     95s] ### Time Record (Timing Data Generation) is uninstalled.
[11/01 15:07:54     95s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:54     95s] ### run_build_timing_graph starts on Sat Nov  1 15:07:54 2025 with memory = 1191.61 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     95s] ### Time Record (Timing Data Generation) is installed.
[11/01 15:07:54     95s] Current (total cpu=0:01:36, real=0:10:21, peak res=1357.0M, current mem=1204.8M)
[11/01 15:07:54     95s] Starting SI iteration 1 using Infinite Timing Windows
[11/01 15:07:54     95s] #################################################################################
[11/01 15:07:54     95s] # Design Stage: PreRoute
[11/01 15:07:54     95s] # Design Name: dedee
[11/01 15:07:54     95s] # Design Mode: 90nm
[11/01 15:07:54     95s] # Analysis Mode: MMMC OCV 
[11/01 15:07:54     95s] # Parasitics Mode: SPEF/RCDB 
[11/01 15:07:54     95s] # Signoff Settings: SI On 
[11/01 15:07:54     95s] #################################################################################
[11/01 15:07:54     95s] AAE_INFO: 1 threads acquired from CTE.
[11/01 15:07:54     95s] Setting infinite Tws ...
[11/01 15:07:54     95s] First Iteration Infinite Tw... 
[11/01 15:07:54     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 1484.7M, InitMEM = 1484.7M)
[11/01 15:07:54     95s] Start delay calculation (fullDC) (1 T). (MEM=1484.68)
[11/01 15:07:54     95s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/01 15:07:54     95s] End AAE Lib Interpolated Model. (MEM=1496.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:54     95s] Total number of fetched objects 20
[11/01 15:07:54     95s] AAE_INFO-618: Total number of nets in the design is 38,  76.3 percent of the nets selected for SI analysis
[11/01 15:07:54     95s] Total number of fetched objects 20
[11/01 15:07:54     95s] AAE_INFO-618: Total number of nets in the design is 38,  76.3 percent of the nets selected for SI analysis
[11/01 15:07:54     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:54     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:54     95s] End delay calculation. (MEM=1519.36 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:54     95s] End delay calculation (fullDC). (MEM=1519.36 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:54     95s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1519.4M) ***
[11/01 15:07:54     95s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1519.4M)
[11/01 15:07:54     95s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/01 15:07:54     95s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1519.4M)
[11/01 15:07:54     95s] Starting SI iteration 2
[11/01 15:07:54     96s] Start delay calculation (fullDC) (1 T). (MEM=1436.36)
[11/01 15:07:54     96s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/01 15:07:54     96s] End AAE Lib Interpolated Model. (MEM=1436.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:07:54     96s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
[11/01 15:07:54     96s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 0. 
[11/01 15:07:54     96s] Total number of fetched objects 20
[11/01 15:07:54     96s] AAE_INFO-618: Total number of nets in the design is 38,  5.3 percent of the nets selected for SI analysis
[11/01 15:07:54     96s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
[11/01 15:07:54     96s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 20. 
[11/01 15:07:54     96s] Total number of fetched objects 20
[11/01 15:07:54     96s] AAE_INFO-618: Total number of nets in the design is 38,  5.3 percent of the nets selected for SI analysis
[11/01 15:07:54     96s] End delay calculation. (MEM=1494.61 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:54     96s] End delay calculation (fullDC). (MEM=1494.61 CPU=0:00:00.0 REAL=0:00:00.0)
[11/01 15:07:54     96s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1494.6M) ***
[11/01 15:07:54     96s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1205.3M, current mem=1205.3M)
[11/01 15:07:54     96s] Current (total cpu=0:01:36, real=0:10:21, peak res=1357.0M, current mem=1205.3M)
[11/01 15:07:54     96s] ### Time Record (Timing Data Generation) is uninstalled.
[11/01 15:07:54     96s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:54     96s] ### track-assign external-init starts on Sat Nov  1 15:07:54 2025 with memory = 1195.50 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     96s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:54     96s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:54     96s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/01 15:07:54     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.84 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     96s] #* Importing design timing data...
[11/01 15:07:54     96s] #Number of victim nets: 0
[11/01 15:07:54     96s] #Number of aggressor nets: 0
[11/01 15:07:54     96s] #Number of weak nets: 0
[11/01 15:07:54     96s] #Number of critical nets: 0
[11/01 15:07:54     96s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/01 15:07:54     96s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/01 15:07:54     96s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/01 15:07:54     96s] #Total number of nets: 20
[11/01 15:07:54     96s] ### track-assign engine-init starts on Sat Nov  1 15:07:54 2025 with memory = 1158.84 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     96s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:54     96s] #
[11/01 15:07:54     96s] #timing driven effort level: 3
[11/01 15:07:54     96s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/01 15:07:54     96s] ### track-assign core-engine starts on Sat Nov  1 15:07:54 2025 with memory = 1158.84 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     96s] #Start Track Assignment With Timing Driven.
[11/01 15:07:54     96s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[11/01 15:07:54     96s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[11/01 15:07:54     96s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/01 15:07:54     96s] #
[11/01 15:07:54     96s] #Track assignment summary:
[11/01 15:07:54     96s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/01 15:07:54     96s] #------------------------------------------------------------------------
[11/01 15:07:54     96s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:54     96s] # Metal2        69.98 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:54     96s] # Metal3        45.93 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:54     96s] # Metal4         8.85 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:54     96s] # Metal5         4.50 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:54     96s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:54     96s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:54     96s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:54     96s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/01 15:07:54     96s] #------------------------------------------------------------------------
[11/01 15:07:54     96s] # All         129.24  	  0.00% 	  0.00% 	  0.00%
[11/01 15:07:54     96s] #Complete Track Assignment With Timing Driven.
[11/01 15:07:54     96s] #Total wire length = 146 um.
[11/01 15:07:54     96s] #Total half perimeter of net bounding box = 178 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal1 = 12 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal2 = 70 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal3 = 51 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal4 = 9 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal5 = 4 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal6 = 0 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal7 = 0 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal8 = 0 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal9 = 0 um.
[11/01 15:07:54     96s] #Total number of vias = 74
[11/01 15:07:54     96s] #Up-Via Summary (total 74):
[11/01 15:07:54     96s] #           
[11/01 15:07:54     96s] #-----------------------
[11/01 15:07:54     96s] # Metal1             46
[11/01 15:07:54     96s] # Metal2             22
[11/01 15:07:54     96s] # Metal3              4
[11/01 15:07:54     96s] # Metal4              1
[11/01 15:07:54     96s] # Metal5              1
[11/01 15:07:54     96s] #-----------------------
[11/01 15:07:54     96s] #                    74 
[11/01 15:07:54     96s] #
[11/01 15:07:54     96s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/01 15:07:54     96s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:54     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.84 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     96s] #
[11/01 15:07:54     96s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/01 15:07:54     96s] #Cpu time = 00:00:14
[11/01 15:07:54     96s] #Elapsed time = 00:00:14
[11/01 15:07:54     96s] #Increased memory = 0.79 (MB)
[11/01 15:07:54     96s] #Total memory = 1158.85 (MB)
[11/01 15:07:54     96s] #Peak memory = 1357.01 (MB)
[11/01 15:07:54     96s] ### Time Record (Detail Routing) is installed.
[11/01 15:07:54     96s] #Start reading timing information from file .timing_file_19896.tif.gz ...
[11/01 15:07:54     96s] #Read in timing information for 20 ports, 15 instances from timing file .timing_file_19896.tif.gz.
[11/01 15:07:54     96s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/01 15:07:54     96s] #
[11/01 15:07:54     96s] #Start Detail Routing..
[11/01 15:07:54     96s] #start initial detail routing ...
[11/01 15:07:54     96s] ### Design has 0 dirty nets, has valid drcs
[11/01 15:07:54     96s] #   number of violations = 0
[11/01 15:07:54     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.65 (MB), peak = 1357.01 (MB)
[11/01 15:07:54     96s] #Complete Detail Routing.
[11/01 15:07:54     96s] #Total wire length = 181 um.
[11/01 15:07:54     96s] #Total half perimeter of net bounding box = 178 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal1 = 15 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal2 = 110 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal3 = 46 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal4 = 6 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal5 = 4 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal6 = 0 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal7 = 0 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal8 = 0 um.
[11/01 15:07:54     96s] #Total wire length on LAYER Metal9 = 0 um.
[11/01 15:07:54     96s] #Total number of vias = 70
[11/01 15:07:54     96s] #Up-Via Summary (total 70):
[11/01 15:07:54     96s] #           
[11/01 15:07:54     96s] #-----------------------
[11/01 15:07:54     96s] # Metal1             47
[11/01 15:07:54     96s] # Metal2             20
[11/01 15:07:54     96s] # Metal3              2
[11/01 15:07:54     96s] # Metal4              1
[11/01 15:07:54     96s] #-----------------------
[11/01 15:07:54     96s] #                    70 
[11/01 15:07:54     96s] #
[11/01 15:07:54     96s] #Total number of DRC violations = 0
[11/01 15:07:54     96s] ### Time Record (Detail Routing) is uninstalled.
[11/01 15:07:54     96s] #Cpu time = 00:00:00
[11/01 15:07:54     96s] #Elapsed time = 00:00:00
[11/01 15:07:54     96s] #Increased memory = 3.00 (MB)
[11/01 15:07:54     96s] #Total memory = 1161.86 (MB)
[11/01 15:07:54     96s] #Peak memory = 1357.01 (MB)
[11/01 15:07:54     96s] ### Time Record (Post Route Wire Spreading) is installed.
[11/01 15:07:54     96s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] #Start Post Route wire spreading..
[11/01 15:07:55     96s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] #Start DRC checking..
[11/01 15:07:55     96s] #   number of violations = 0
[11/01 15:07:55     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.37 (MB), peak = 1357.01 (MB)
[11/01 15:07:55     96s] #CELL_VIEW dedee,init has no DRC violation.
[11/01 15:07:55     96s] #Total number of DRC violations = 0
[11/01 15:07:55     96s] #Total number of process antenna violations = 0
[11/01 15:07:55     96s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] #Start data preparation for wire spreading...
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] #Data preparation is done on Sat Nov  1 15:07:55 2025
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] ### track-assign engine-init starts on Sat Nov  1 15:07:55 2025 with memory = 1166.37 (MB), peak = 1357.01 (MB)
[11/01 15:07:55     96s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] #Start Post Route Wire Spread.
[11/01 15:07:55     96s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[11/01 15:07:55     96s] #Complete Post Route Wire Spread.
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] #Total wire length = 181 um.
[11/01 15:07:55     96s] #Total half perimeter of net bounding box = 178 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal1 = 15 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal2 = 110 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal3 = 46 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal4 = 6 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal5 = 4 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal6 = 0 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal7 = 0 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal8 = 0 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal9 = 0 um.
[11/01 15:07:55     96s] #Total number of vias = 70
[11/01 15:07:55     96s] #Up-Via Summary (total 70):
[11/01 15:07:55     96s] #           
[11/01 15:07:55     96s] #-----------------------
[11/01 15:07:55     96s] # Metal1             47
[11/01 15:07:55     96s] # Metal2             20
[11/01 15:07:55     96s] # Metal3              2
[11/01 15:07:55     96s] # Metal4              1
[11/01 15:07:55     96s] #-----------------------
[11/01 15:07:55     96s] #                    70 
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] #Start DRC checking..
[11/01 15:07:55     96s] #   number of violations = 0
[11/01 15:07:55     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.77 (MB), peak = 1357.01 (MB)
[11/01 15:07:55     96s] #CELL_VIEW dedee,init has no DRC violation.
[11/01 15:07:55     96s] #Total number of DRC violations = 0
[11/01 15:07:55     96s] #Total number of process antenna violations = 0
[11/01 15:07:55     96s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/01 15:07:55     96s] #   number of violations = 0
[11/01 15:07:55     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.77 (MB), peak = 1357.01 (MB)
[11/01 15:07:55     96s] #CELL_VIEW dedee,init has no DRC violation.
[11/01 15:07:55     96s] #Total number of DRC violations = 0
[11/01 15:07:55     96s] #Total number of process antenna violations = 0
[11/01 15:07:55     96s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/01 15:07:55     96s] #Post Route wire spread is done.
[11/01 15:07:55     96s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/01 15:07:55     96s] #Total wire length = 181 um.
[11/01 15:07:55     96s] #Total half perimeter of net bounding box = 178 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal1 = 15 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal2 = 110 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal3 = 46 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal4 = 6 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal5 = 4 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal6 = 0 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal7 = 0 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal8 = 0 um.
[11/01 15:07:55     96s] #Total wire length on LAYER Metal9 = 0 um.
[11/01 15:07:55     96s] #Total number of vias = 70
[11/01 15:07:55     96s] #Up-Via Summary (total 70):
[11/01 15:07:55     96s] #           
[11/01 15:07:55     96s] #-----------------------
[11/01 15:07:55     96s] # Metal1             47
[11/01 15:07:55     96s] # Metal2             20
[11/01 15:07:55     96s] # Metal3              2
[11/01 15:07:55     96s] # Metal4              1
[11/01 15:07:55     96s] #-----------------------
[11/01 15:07:55     96s] #                    70 
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] #detailRoute Statistics:
[11/01 15:07:55     96s] #Cpu time = 00:00:01
[11/01 15:07:55     96s] #Elapsed time = 00:00:01
[11/01 15:07:55     96s] #Increased memory = 4.12 (MB)
[11/01 15:07:55     96s] #Total memory = 1162.97 (MB)
[11/01 15:07:55     96s] #Peak memory = 1357.01 (MB)
[11/01 15:07:55     96s] ### global_detail_route design signature (40): route=1295233252 flt_obj=0 vio=1905142130 shield_wire=1
[11/01 15:07:55     96s] ### Time Record (DB Export) is installed.
[11/01 15:07:55     96s] ### export design design signature (41): route=1295233252 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1980757803 dirty_area=0 del_dirty_area=0 cell=981849443 placement=451696070 pin_access=1592589083 inst_pattern=1 halo=616290922
[11/01 15:07:55     96s] ### Time Record (DB Export) is uninstalled.
[11/01 15:07:55     96s] ### Time Record (Post Callback) is installed.
[11/01 15:07:55     96s] ### Time Record (Post Callback) is uninstalled.
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] #globalDetailRoute statistics:
[11/01 15:07:55     96s] #Cpu time = 00:00:15
[11/01 15:07:55     96s] #Elapsed time = 00:00:15
[11/01 15:07:55     96s] #Increased memory = 54.22 (MB)
[11/01 15:07:55     96s] #Total memory = 1166.05 (MB)
[11/01 15:07:55     96s] #Peak memory = 1357.01 (MB)
[11/01 15:07:55     96s] #Number of warnings = 4
[11/01 15:07:55     96s] #Total number of warnings = 16
[11/01 15:07:55     96s] #Number of fails = 0
[11/01 15:07:55     96s] #Total number of fails = 0
[11/01 15:07:55     96s] #Complete globalDetailRoute on Sat Nov  1 15:07:55 2025
[11/01 15:07:55     96s] #
[11/01 15:07:55     96s] ### import design signature (42): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1592589083 inst_pattern=1 halo=0
[11/01 15:07:55     96s] ### Time Record (globalDetailRoute) is uninstalled.
[11/01 15:07:55     96s] 
[11/01 15:07:55     96s] TimeStamp Deleting Cell Server Begin ...
[11/01 15:07:55     96s] 
[11/01 15:07:55     96s] TimeStamp Deleting Cell Server End ...
[11/01 15:07:55     96s] #Default setup view is reset to bc.
[11/01 15:07:55     96s] #Default setup view is reset to bc.
[11/01 15:07:55     96s] #routeDesign: cpu time = 00:00:15, elapsed time = 00:00:16, memory = 1151.99 (MB), peak = 1357.01 (MB)
[11/01 15:07:55     96s] 
[11/01 15:07:55     96s] *** Summary of all messages that are not suppressed in this session:
[11/01 15:07:55     96s] Severity  ID               Count  Summary                                  
[11/01 15:07:55     96s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/01 15:07:55     96s] WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
[11/01 15:07:55     96s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[11/01 15:07:55     96s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/01 15:07:55     96s] *** Message Summary: 10 warning(s), 0 error(s)
[11/01 15:07:55     96s] 
[11/01 15:07:55     96s] ### Time Record (routeDesign) is uninstalled.
[11/01 15:07:55     96s] ### 
[11/01 15:07:55     96s] ###   Scalability Statistics
[11/01 15:07:55     96s] ### 
[11/01 15:07:55     96s] ### --------------------------------+----------------+----------------+----------------+
[11/01 15:07:55     96s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/01 15:07:55     96s] ### --------------------------------+----------------+----------------+----------------+
[11/01 15:07:55     96s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   Timing Data Generation        |        00:00:14|        00:00:14|             1.0|
[11/01 15:07:55     96s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:55     96s] ###   Entire Command                |        00:00:15|        00:00:16|             1.0|
[11/01 15:07:55     96s] ### --------------------------------+----------------+----------------+----------------+
[11/01 15:07:55     96s] ### 
[11/01 15:07:57     97s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/01 15:07:57     97s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/01 15:07:57     97s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/01 15:07:57     97s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/01 15:07:57     97s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/01 15:07:57     97s] Running Native NanoRoute ...
[11/01 15:07:57     97s] <CMD> routeDesign -globalDetail
[11/01 15:07:57     97s] ### Time Record (routeDesign) is installed.
[11/01 15:07:57     97s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.00 (MB), peak = 1357.01 (MB)
[11/01 15:07:57     97s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/01 15:07:57     97s] **INFO: User settings:
[11/01 15:07:57     97s] setNanoRouteMode -drouteEndIteration                            1
[11/01 15:07:57     97s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[11/01 15:07:57     97s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
[11/01 15:07:57     97s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[11/01 15:07:57     97s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[11/01 15:07:57     97s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/01 15:07:57     97s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/01 15:07:57     97s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/01 15:07:57     97s] setNanoRouteMode -routeTopRoutingLayer                          9
[11/01 15:07:57     97s] setNanoRouteMode -routeWithSiDriven                             true
[11/01 15:07:57     97s] setNanoRouteMode -routeWithTimingDriven                         true
[11/01 15:07:57     97s] setNanoRouteMode -timingEngine                                  {}
[11/01 15:07:57     97s] setExtractRCMode -engine                                        preRoute
[11/01 15:07:57     97s] setDelayCalMode -engine                                         aae
[11/01 15:07:57     97s] setDelayCalMode -ignoreNetLoad                                  false
[11/01 15:07:57     97s] 
[11/01 15:07:57     97s] #**INFO: setDesignMode -flowEffort standard
[11/01 15:07:57     97s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/01 15:07:57     97s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/01 15:07:57     97s] OPERPROF: Starting checkPlace at level 1, MEM:1397.9M
[11/01 15:07:57     97s] z: 2, totalTracks: 1
[11/01 15:07:57     97s] z: 4, totalTracks: 1
[11/01 15:07:57     97s] z: 6, totalTracks: 1
[11/01 15:07:57     97s] z: 8, totalTracks: 1
[11/01 15:07:57     97s] All LLGs are deleted
[11/01 15:07:57     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1397.9M
[11/01 15:07:57     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1397.9M
[11/01 15:07:57     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1397.9M
[11/01 15:07:57     97s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1397.9M
[11/01 15:07:57     97s] Core basic site is gsclib090site
[11/01 15:07:57     97s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1397.9M
[11/01 15:07:57     97s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1405.9M
[11/01 15:07:57     97s] SiteArray: non-trimmed site array dimensions = 5 x 50
[11/01 15:07:57     97s] SiteArray: use 8,192 bytes
[11/01 15:07:57     97s] SiteArray: current memory after site array memory allocation 1405.9M
[11/01 15:07:57     97s] SiteArray: FP blocked sites are writable
[11/01 15:07:57     97s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1405.9M
[11/01 15:07:57     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1405.9M
[11/01 15:07:57     97s] Begin checking placement ... (start mem=1397.9M, init mem=1405.9M)
[11/01 15:07:57     97s] 
[11/01 15:07:57     97s] Running CheckPlace using 1 thread in normal mode...
[11/01 15:07:57     97s] 
[11/01 15:07:57     97s] ...checkPlace normal is done!
[11/01 15:07:57     97s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1405.9M
[11/01 15:07:57     97s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1405.9M
[11/01 15:07:57     97s] *info: Placed = 15            
[11/01 15:07:57     97s] *info: Unplaced = 0           
[11/01 15:07:57     97s] Placement Density:79.60%(151/189)
[11/01 15:07:57     97s] Placement Density (including fixed std cells):79.60%(151/189)
[11/01 15:07:57     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1405.9M
[11/01 15:07:57     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1405.9M
[11/01 15:07:57     97s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1405.9M)
[11/01 15:07:57     97s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.007, MEM:1405.9M
[11/01 15:07:57     97s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/01 15:07:57     97s] 
[11/01 15:07:57     97s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/01 15:07:57     97s] *** Changed status on (0) nets in Clock.
[11/01 15:07:57     97s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1405.9M) ***
[11/01 15:07:57     97s] 
[11/01 15:07:57     97s] globalDetailRoute
[11/01 15:07:57     97s] 
[11/01 15:07:57     97s] ### Time Record (globalDetailRoute) is installed.
[11/01 15:07:57     97s] #Start globalDetailRoute on Sat Nov  1 15:07:57 2025
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] ### Time Record (Pre Callback) is installed.
[11/01 15:07:57     97s] ### Time Record (Pre Callback) is uninstalled.
[11/01 15:07:57     97s] ### Time Record (DB Import) is installed.
[11/01 15:07:57     97s] ### Time Record (Timing Data Generation) is installed.
[11/01 15:07:57     97s] #Warning: design is detail-routed. Trial route is skipped!
[11/01 15:07:57     97s] ### Time Record (Timing Data Generation) is uninstalled.
[11/01 15:07:57     97s] LayerId::1 widthSet size::1
[11/01 15:07:57     97s] LayerId::2 widthSet size::1
[11/01 15:07:57     97s] LayerId::3 widthSet size::1
[11/01 15:07:57     97s] LayerId::4 widthSet size::1
[11/01 15:07:57     97s] LayerId::5 widthSet size::1
[11/01 15:07:57     97s] LayerId::6 widthSet size::1
[11/01 15:07:57     97s] LayerId::7 widthSet size::1
[11/01 15:07:57     97s] LayerId::8 widthSet size::1
[11/01 15:07:57     97s] LayerId::9 widthSet size::1
[11/01 15:07:57     97s] Updating RC grid for preRoute extraction ...
[11/01 15:07:57     97s] eee: pegSigSF::1.070000
[11/01 15:07:57     97s] Initializing multi-corner resistance tables ...
[11/01 15:07:57     97s] eee: l::1 avDens::0.006543 usedTrk::0.588889 availTrk::90.000000 sigTrk::0.588889
[11/01 15:07:57     97s] eee: l::2 avDens::0.046914 usedTrk::4.222222 availTrk::90.000000 sigTrk::4.222222
[11/01 15:07:57     97s] eee: l::3 avDens::0.019630 usedTrk::1.766667 availTrk::90.000000 sigTrk::1.766667
[11/01 15:07:57     97s] eee: l::4 avDens::0.002346 usedTrk::0.211111 availTrk::90.000000 sigTrk::0.211111
[11/01 15:07:57     97s] eee: l::5 avDens::0.001605 usedTrk::0.144444 availTrk::90.000000 sigTrk::0.144444
[11/01 15:07:57     97s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:07:57     97s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/01 15:07:57     97s] eee: l::8 avDens::0.100000 usedTrk::3.000000 availTrk::30.000000 sigTrk::3.000000
[11/01 15:07:57     97s] eee: l::9 avDens::0.111111 usedTrk::3.333333 availTrk::30.000000 sigTrk::3.333333
[11/01 15:07:57     97s] {RT Rc 0 9 9 {8 0} 1}
[11/01 15:07:57     97s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052561 ; aWlH: 0.000000 ; Pmax: 0.807600 ; wcR: 0.700000 ; newSi: 0.081700 ; pMod: 83 ; 
[11/01 15:07:57     97s] ### Net info: total nets: 38
[11/01 15:07:57     97s] ### Net info: dirty nets: 0
[11/01 15:07:57     97s] ### Net info: marked as disconnected nets: 0
[11/01 15:07:57     97s] #num needed restored net=0
[11/01 15:07:57     97s] #need_extraction net=0 (total=38)
[11/01 15:07:57     97s] ### Net info: fully routed nets: 20
[11/01 15:07:57     97s] ### Net info: trivial (< 2 pins) nets: 18
[11/01 15:07:57     97s] ### Net info: unrouted nets: 0
[11/01 15:07:57     97s] ### Net info: re-extraction nets: 0
[11/01 15:07:57     97s] ### Net info: ignored nets: 0
[11/01 15:07:57     97s] ### Net info: skip routing nets: 0
[11/01 15:07:57     97s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/01 15:07:57     97s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/01 15:07:57     97s] #Start reading timing information from file .timing_file_19896.tif.gz ...
[11/01 15:07:57     97s] #Read in timing information for 20 ports, 15 instances from timing file .timing_file_19896.tif.gz.
[11/01 15:07:57     97s] ### import design signature (43): route=200559417 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1660401720 dirty_area=0 del_dirty_area=0 cell=981849443 placement=451696070 pin_access=1592589083 inst_pattern=1 halo=0
[11/01 15:07:57     97s] ### Time Record (DB Import) is uninstalled.
[11/01 15:07:57     97s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[11/01 15:07:57     97s] #RTESIG:78da95934f4fc32018873dfb29deb01d66b24d5e0ab45c8df364d4d43fd7a62bac6b6ce9
[11/01 15:07:57     97s] #       52e8c16f6f8dc664a696f40a0fbf179efc582cdf76291046b7c8378e2a91213ca40c2947
[11/01 15:07:57     97s] #       dca08ad435a3d9b0f57a432e17cbc7a717c662405855d69bd2746be89de9c019ef2b5b5e
[11/01 15:07:57     97s] #       fd203187435e3b03ab7ddbd66bd01f366faa02b439e47dedffe01c13a0d38932924090c0
[11/01 15:07:57     97s] #       caf96e581d67380372bfbbbbfd1e92b6bd37cf275364e549bf534503a76502beeb7faf3c
[11/01 15:07:57     97s] #       82242a01d21559d36a536ff7959d4e548c9d5b186106cdd1d9d8695303ce67e142ccc3d5
[11/01 15:07:57     97s] #       1c9cc75148190a2ec312a490a14aa19408e45895c769e9187fb5c0f9dceabcd3036b6cdf
[11/01 15:07:57     97s] #       fc4746406c6bcd24a504861ec92815a0025f823211ce61531dbcf80462d02376
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] ### Time Record (Data Preparation) is installed.
[11/01 15:07:57     97s] #RTESIG:78da95934f4f833018873dfb29de743b60b2cdbea52df46a9c27a386a957c2a06344280b
[11/01 15:07:57     97s] #       9483df5efc1393196cc3b57dfafeda27bf2e96afdb0408a31be4eb9e2a91223c240c2947
[11/01 15:07:57     97s] #       5ca30ad535a3e9b8f572432e17cbc7a767c62240082a6375a9bb150cbdeea0d7d656a6bc
[11/01 15:07:57     97s] #       fa41220e87acee3504fbb6ad5750bc9baca97228f4211b6afb07e71803754f94a1048204
[11/01 15:07:57     97s] #       82de76e3ea34c31990fbeddded7748d20e56ef4e3a4fcb53f14615f59c9631d86ef8bdf2
[11/01 15:07:57     97s] #       0412ab184897a74d5be87ab3af8c7ba262ecdcc204336a0ecf62dda6469ccfc2859887ab
[11/01 15:07:57     97s] #       39388f429f32145cfa2548217d95422911c8b12a8f6ee9187db6a0b79929b2ae18596d86
[11/01 15:07:57     97s] #       e63f3204625aa3dd544c817cbdc013ac04fa6c304a0528cfdfa14cf8e73057592f3e0017
[11/01 15:07:57     97s] #       81302a
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] ### Time Record (Data Preparation) is uninstalled.
[11/01 15:07:57     97s] ### Time Record (Global Routing) is installed.
[11/01 15:07:57     97s] ### Time Record (Global Routing) is uninstalled.
[11/01 15:07:57     97s] #Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
[11/01 15:07:57     97s] #Total number of routable nets = 20.
[11/01 15:07:57     97s] #Total number of nets in the design = 38.
[11/01 15:07:57     97s] #20 routable nets have routed wires.
[11/01 15:07:57     97s] #No nets have been global routed.
[11/01 15:07:57     97s] ### Time Record (Data Preparation) is installed.
[11/01 15:07:57     97s] #Start routing data preparation on Sat Nov  1 15:07:57 2025
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] #Minimum voltage of a net in the design = 0.000.
[11/01 15:07:57     97s] #Maximum voltage of a net in the design = 1.100.
[11/01 15:07:57     97s] #Voltage range [0.000 - 1.100] has 32 nets.
[11/01 15:07:57     97s] #Voltage range [0.000 - 0.000] has 5 nets.
[11/01 15:07:57     97s] #Voltage range [0.900 - 1.100] has 1 net.
[11/01 15:07:57     97s] ### Time Record (Cell Pin Access) is installed.
[11/01 15:07:57     97s] #Rebuild pin access data for design.
[11/01 15:07:57     97s] #Initial pin access analysis.
[11/01 15:07:57     97s] #Detail pin access analysis.
[11/01 15:07:57     97s] ### Time Record (Cell Pin Access) is uninstalled.
[11/01 15:07:57     97s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[11/01 15:07:57     97s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:57     97s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:57     97s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:57     97s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:57     97s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:57     97s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/01 15:07:57     97s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/01 15:07:57     97s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/01 15:07:57     97s] #Monitoring time of adding inner blkg by smac
[11/01 15:07:57     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.07 (MB), peak = 1357.01 (MB)
[11/01 15:07:57     97s] #Regenerating Ggrids automatically.
[11/01 15:07:57     97s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[11/01 15:07:57     97s] #Using automatically generated G-grids.
[11/01 15:07:57     97s] #Done routing data preparation.
[11/01 15:07:57     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.87 (MB), peak = 1357.01 (MB)
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] #Finished routing data preparation on Sat Nov  1 15:07:57 2025
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] #Cpu time = 00:00:00
[11/01 15:07:57     97s] #Elapsed time = 00:00:00
[11/01 15:07:57     97s] #Increased memory = 7.66 (MB)
[11/01 15:07:57     97s] #Total memory = 1159.87 (MB)
[11/01 15:07:57     97s] #Peak memory = 1357.01 (MB)
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] ### Time Record (Data Preparation) is uninstalled.
[11/01 15:07:57     97s] ### Time Record (Global Routing) is installed.
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] #Start global routing on Sat Nov  1 15:07:57 2025
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] #Start global routing initialization on Sat Nov  1 15:07:57 2025
[11/01 15:07:57     97s] #
[11/01 15:07:57     97s] #WARNING (NRGR-22) Design is already detail routed.
[11/01 15:07:57     97s] ### Time Record (Global Routing) is uninstalled.
[11/01 15:07:57     97s] ### Time Record (Data Preparation) is installed.
[11/01 15:07:57     97s] ### Time Record (Data Preparation) is uninstalled.
[11/01 15:07:57     97s] ### track-assign external-init starts on Sat Nov  1 15:07:57 2025 with memory = 1159.87 (MB), peak = 1357.01 (MB)
[11/01 15:07:57     97s] ### Time Record (Track Assignment) is installed.
[11/01 15:07:57     97s] ### Time Record (Track Assignment) is uninstalled.
[11/01 15:07:57     97s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/01 15:07:57     97s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/01 15:07:57     97s] #Cpu time = 00:00:00
[11/01 15:07:57     97s] #Elapsed time = 00:00:00
[11/01 15:07:57     97s] #Increased memory = 7.66 (MB)
[11/01 15:07:57     97s] #Total memory = 1159.87 (MB)
[11/01 15:07:57     97s] #Peak memory = 1357.01 (MB)
[11/01 15:07:57     97s] ### Time Record (Detail Routing) is installed.
[11/01 15:07:57     97s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #Start Detail Routing..
[11/01 15:07:58     98s] #start 1st optimization iteration ...
[11/01 15:07:58     98s] #   number of violations = 0
[11/01 15:07:58     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.68 (MB), peak = 1357.01 (MB)
[11/01 15:07:58     98s] #Complete Detail Routing.
[11/01 15:07:58     98s] #Total wire length = 181 um.
[11/01 15:07:58     98s] #Total half perimeter of net bounding box = 178 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal1 = 15 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal2 = 110 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal3 = 46 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal4 = 6 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal5 = 4 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal6 = 0 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal7 = 0 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal8 = 0 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal9 = 0 um.
[11/01 15:07:58     98s] #Total number of vias = 70
[11/01 15:07:58     98s] #Up-Via Summary (total 70):
[11/01 15:07:58     98s] #           
[11/01 15:07:58     98s] #-----------------------
[11/01 15:07:58     98s] # Metal1             47
[11/01 15:07:58     98s] # Metal2             20
[11/01 15:07:58     98s] # Metal3              2
[11/01 15:07:58     98s] # Metal4              1
[11/01 15:07:58     98s] #-----------------------
[11/01 15:07:58     98s] #                    70 
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #Total number of DRC violations = 0
[11/01 15:07:58     98s] ### Time Record (Detail Routing) is uninstalled.
[11/01 15:07:58     98s] #Cpu time = 00:00:00
[11/01 15:07:58     98s] #Elapsed time = 00:00:00
[11/01 15:07:58     98s] #Increased memory = 0.02 (MB)
[11/01 15:07:58     98s] #Total memory = 1159.89 (MB)
[11/01 15:07:58     98s] #Peak memory = 1357.01 (MB)
[11/01 15:07:58     98s] ### Time Record (Post Route Wire Spreading) is installed.
[11/01 15:07:58     98s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #Start Post Route wire spreading..
[11/01 15:07:58     98s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #Start DRC checking..
[11/01 15:07:58     98s] #   number of violations = 0
[11/01 15:07:58     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.93 (MB), peak = 1357.01 (MB)
[11/01 15:07:58     98s] #CELL_VIEW dedee,init has no DRC violation.
[11/01 15:07:58     98s] #Total number of DRC violations = 0
[11/01 15:07:58     98s] #Total number of process antenna violations = 0
[11/01 15:07:58     98s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #Start data preparation for wire spreading...
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #Data preparation is done on Sat Nov  1 15:07:58 2025
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] ### track-assign engine-init starts on Sat Nov  1 15:07:58 2025 with memory = 1162.93 (MB), peak = 1357.01 (MB)
[11/01 15:07:58     98s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #Start Post Route Wire Spread.
[11/01 15:07:58     98s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[11/01 15:07:58     98s] #Complete Post Route Wire Spread.
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #Total wire length = 181 um.
[11/01 15:07:58     98s] #Total half perimeter of net bounding box = 178 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal1 = 15 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal2 = 110 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal3 = 46 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal4 = 6 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal5 = 4 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal6 = 0 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal7 = 0 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal8 = 0 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal9 = 0 um.
[11/01 15:07:58     98s] #Total number of vias = 70
[11/01 15:07:58     98s] #Up-Via Summary (total 70):
[11/01 15:07:58     98s] #           
[11/01 15:07:58     98s] #-----------------------
[11/01 15:07:58     98s] # Metal1             47
[11/01 15:07:58     98s] # Metal2             20
[11/01 15:07:58     98s] # Metal3              2
[11/01 15:07:58     98s] # Metal4              1
[11/01 15:07:58     98s] #-----------------------
[11/01 15:07:58     98s] #                    70 
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #Start DRC checking..
[11/01 15:07:58     98s] #   number of violations = 0
[11/01 15:07:58     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.60 (MB), peak = 1357.01 (MB)
[11/01 15:07:58     98s] #CELL_VIEW dedee,init has no DRC violation.
[11/01 15:07:58     98s] #Total number of DRC violations = 0
[11/01 15:07:58     98s] #Total number of process antenna violations = 0
[11/01 15:07:58     98s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/01 15:07:58     98s] #   number of violations = 0
[11/01 15:07:58     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.60 (MB), peak = 1357.01 (MB)
[11/01 15:07:58     98s] #CELL_VIEW dedee,init has no DRC violation.
[11/01 15:07:58     98s] #Total number of DRC violations = 0
[11/01 15:07:58     98s] #Total number of process antenna violations = 0
[11/01 15:07:58     98s] #Total number of net violated process antenna rule = 0 ant fix stage
[11/01 15:07:58     98s] #Post Route wire spread is done.
[11/01 15:07:58     98s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/01 15:07:58     98s] #Total wire length = 181 um.
[11/01 15:07:58     98s] #Total half perimeter of net bounding box = 178 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal1 = 15 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal2 = 110 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal3 = 46 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal4 = 6 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal5 = 4 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal6 = 0 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal7 = 0 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal8 = 0 um.
[11/01 15:07:58     98s] #Total wire length on LAYER Metal9 = 0 um.
[11/01 15:07:58     98s] #Total number of vias = 70
[11/01 15:07:58     98s] #Up-Via Summary (total 70):
[11/01 15:07:58     98s] #           
[11/01 15:07:58     98s] #-----------------------
[11/01 15:07:58     98s] # Metal1             47
[11/01 15:07:58     98s] # Metal2             20
[11/01 15:07:58     98s] # Metal3              2
[11/01 15:07:58     98s] # Metal4              1
[11/01 15:07:58     98s] #-----------------------
[11/01 15:07:58     98s] #                    70 
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #detailRoute Statistics:
[11/01 15:07:58     98s] #Cpu time = 00:00:01
[11/01 15:07:58     98s] #Elapsed time = 00:00:01
[11/01 15:07:58     98s] #Increased memory = -1.07 (MB)
[11/01 15:07:58     98s] #Total memory = 1158.80 (MB)
[11/01 15:07:58     98s] #Peak memory = 1357.01 (MB)
[11/01 15:07:58     98s] ### global_detail_route design signature (62): route=587744928 flt_obj=0 vio=1905142130 shield_wire=1
[11/01 15:07:58     98s] ### Time Record (DB Export) is installed.
[11/01 15:07:58     98s] ### export design design signature (63): route=587744928 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1167389933 dirty_area=0 del_dirty_area=0 cell=981849443 placement=451696070 pin_access=1592589083 inst_pattern=1 halo=616290922
[11/01 15:07:58     98s] ### Time Record (DB Export) is uninstalled.
[11/01 15:07:58     98s] ### Time Record (Post Callback) is installed.
[11/01 15:07:58     98s] ### Time Record (Post Callback) is uninstalled.
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] #globalDetailRoute statistics:
[11/01 15:07:58     98s] #Cpu time = 00:00:01
[11/01 15:07:58     98s] #Elapsed time = 00:00:01
[11/01 15:07:58     98s] #Increased memory = 2.42 (MB)
[11/01 15:07:58     98s] #Total memory = 1154.51 (MB)
[11/01 15:07:58     98s] #Peak memory = 1357.01 (MB)
[11/01 15:07:58     98s] #Number of warnings = 3
[11/01 15:07:58     98s] #Total number of warnings = 21
[11/01 15:07:58     98s] #Number of fails = 0
[11/01 15:07:58     98s] #Total number of fails = 0
[11/01 15:07:58     98s] #Complete globalDetailRoute on Sat Nov  1 15:07:58 2025
[11/01 15:07:58     98s] #
[11/01 15:07:58     98s] ### import design signature (64): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1592589083 inst_pattern=1 halo=0
[11/01 15:07:58     98s] ### Time Record (globalDetailRoute) is uninstalled.
[11/01 15:07:58     98s] #Default setup view is reset to bc.
[11/01 15:07:58     98s] #Default setup view is reset to bc.
[11/01 15:07:58     98s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1155.03 (MB), peak = 1357.01 (MB)
[11/01 15:07:58     98s] *** Message Summary: 0 warning(s), 0 error(s)
[11/01 15:07:58     98s] 
[11/01 15:07:58     98s] ### Time Record (routeDesign) is uninstalled.
[11/01 15:07:58     98s] ### 
[11/01 15:07:58     98s] ###   Scalability Statistics
[11/01 15:07:58     98s] ### 
[11/01 15:07:58     98s] ### --------------------------------+----------------+----------------+----------------+
[11/01 15:07:58     98s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/01 15:07:58     98s] ### --------------------------------+----------------+----------------+----------------+
[11/01 15:07:58     98s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[11/01 15:07:58     98s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[11/01 15:07:58     98s] ### --------------------------------+----------------+----------------+----------------+
[11/01 15:07:58     98s] ### 
[11/01 15:08:01     98s] <CMD> getCTSMode -engine -quiet
[11/01 15:08:04     99s] <CMD> create_ccopt_clock_tree_spec
[11/01 15:08:04     99s] Creating clock tree spec for modes (timing configs): constraints
[11/01 15:08:04     99s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/01 15:08:04     99s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/01 15:08:04     99s] 
[11/01 15:08:04     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/01 15:08:04     99s] Summary for sequential cells identification: 
[11/01 15:08:04     99s]   Identified SBFF number: 112
[11/01 15:08:04     99s]   Identified MBFF number: 0
[11/01 15:08:04     99s]   Identified SB Latch number: 0
[11/01 15:08:04     99s]   Identified MB Latch number: 0
[11/01 15:08:04     99s]   Not identified SBFF number: 8
[11/01 15:08:04     99s]   Not identified MBFF number: 0
[11/01 15:08:04     99s]   Not identified SB Latch number: 0
[11/01 15:08:04     99s]   Not identified MB Latch number: 0
[11/01 15:08:04     99s]   Number of sequential cells which are not FFs: 32
[11/01 15:08:04     99s]  Visiting view : bc
[11/01 15:08:04     99s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[11/01 15:08:04     99s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[11/01 15:08:04     99s]  Visiting view : wc
[11/01 15:08:04     99s]    : PowerDomain = none : Weighted F : unweighted  = 36.20 (1.000) with rcCorner = 0
[11/01 15:08:04     99s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[11/01 15:08:04     99s] TLC MultiMap info (StdDelay):
[11/01 15:08:04     99s]   : max + slow + 1 + no RcCorner := 30.3ps
[11/01 15:08:04     99s]   : max + slow + 1 + Rc := 36.2ps
[11/01 15:08:04     99s]   : min + fast + 1 + no RcCorner := 9.9ps
[11/01 15:08:04     99s]   : min + fast + 1 + Rc := 12ps
[11/01 15:08:04     99s]  Setting StdDelay to: 12ps
[11/01 15:08:04     99s] 
[11/01 15:08:04     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/01 15:08:04     99s] Reset timing graph...
[11/01 15:08:04     99s] Ignoring AAE DB Resetting ...
[11/01 15:08:04     99s] Reset timing graph done.
[11/01 15:08:04     99s] Ignoring AAE DB Resetting ...
[11/01 15:08:04     99s] Analyzing clock structure...
[11/01 15:08:04     99s] Analyzing clock structure done.
[11/01 15:08:04     99s] Reset timing graph...
[11/01 15:08:04     99s] Ignoring AAE DB Resetting ...
[11/01 15:08:04     99s] Reset timing graph done.
[11/01 15:08:04     99s] Extracting original clock gating for CLK...
[11/01 15:08:04     99s]   clock_tree CLK contains 7 sinks and 0 clock gates.
[11/01 15:08:04     99s]   Extraction for CLK complete.
[11/01 15:08:04     99s] Extracting original clock gating for CLK done.
[11/01 15:08:04     99s] The skew group CLK/constraints was created. It contains 7 sinks and 1 sources.
[11/01 15:08:04     99s] Checking clock tree convergence...
[11/01 15:08:04     99s] Checking clock tree convergence done.
[11/01 15:08:04     99s] <CMD> ctd_win -side none -id ctd_window
[11/01 15:08:04     99s] Clock tree timing engine global stage delay update for min:setup.late...
[11/01 15:08:04     99s] AAE DB initialization (MEM=1440.7 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/01 15:08:04     99s] Start AAE Lib Loading. (MEM=1440.7)
[11/01 15:08:04     99s] End AAE Lib Loading. (MEM=1450.23 CPU=0:00:00.0 Real=0:00:00.0)
[11/01 15:08:04     99s] End AAE Lib Interpolated Model. (MEM=1450.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/01 15:08:04     99s] Clock tree timing engine global stage delay update for min:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/01 15:08:07    100s] <CMD> selectObject Net clk
[11/01 15:08:07    100s] <CMD> zoomSelected
[11/01 15:08:25    101s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[11/01 15:08:35    102s] <CMD> setAnalysisMode -checkType hold
[11/01 15:08:35    102s] 
[11/01 15:08:35    102s] TimeStamp Deleting Cell Server Begin ...
[11/01 15:08:35    102s] 
[11/01 15:08:35    102s] TimeStamp Deleting Cell Server End ...
[11/01 15:08:39    103s] <CMD> getMultiCpuUsage -localCpu
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -quiet -area
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -check_only -quiet
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/01 15:08:39    103s] <CMD> get_verify_drc_mode -limit -quiet
[11/01 15:08:41    103s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report dedee.drc.rpt -limit 1000
[11/01 15:08:41    103s] <CMD> verify_drc
[11/01 15:08:41    103s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/01 15:08:41    103s] #-report dedee.drc.rpt                   # string, default="", user setting
[11/01 15:08:41    103s]  *** Starting Verify DRC (MEM: 1488.4) ***
[11/01 15:08:41    103s] 
[11/01 15:08:41    103s]   VERIFY DRC ...... Starting Verification
[11/01 15:08:41    103s]   VERIFY DRC ...... Initializing
[11/01 15:08:41    103s]   VERIFY DRC ...... Deleting Existing Violations
[11/01 15:08:41    103s]   VERIFY DRC ...... Creating Sub-Areas
[11/01 15:08:41    103s]   VERIFY DRC ...... Using new threading
[11/01 15:08:41    103s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.620 21.170} 1 of 1
[11/01 15:08:41    103s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/01 15:08:41    103s] 
[11/01 15:08:41    103s]   Verification Complete : 0 Viols.
[11/01 15:08:41    103s] 
[11/01 15:08:41    103s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[11/01 15:08:41    103s] 
[11/01 15:08:41    103s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/01 15:09:00    104s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/01 15:09:00    104s] VERIFY_CONNECTIVITY use new engine.
[11/01 15:09:00    104s] 
[11/01 15:09:00    104s] ******** Start: VERIFY CONNECTIVITY ********
[11/01 15:09:00    104s] Start Time: Sat Nov  1 15:09:00 2025
[11/01 15:09:00    104s] 
[11/01 15:09:00    104s] Design Name: dedee
[11/01 15:09:00    104s] Database Units: 2000
[11/01 15:09:00    104s] Design Boundary: (0.0000, 0.0000) (22.6200, 21.1700)
[11/01 15:09:00    104s] Error Limit = 1000; Warning Limit = 50
[11/01 15:09:00    104s] Check all nets
[11/01 15:09:00    104s] Net VDD: dangling Wire.
[11/01 15:09:00    104s] Net VSS: dangling Wire.
[11/01 15:09:00    104s] 
[11/01 15:09:00    104s] Begin Summary 
[11/01 15:09:00    104s]     12 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[11/01 15:09:00    104s]     12 total info(s) created.
[11/01 15:09:00    104s] End Summary
[11/01 15:09:00    104s] 
[11/01 15:09:00    104s] End Time: Sat Nov  1 15:09:00 2025
[11/01 15:09:00    104s] Time Elapsed: 0:00:00.0
[11/01 15:09:00    104s] 
[11/01 15:09:00    104s] ******** End: VERIFY CONNECTIVITY ********
[11/01 15:09:00    104s]   Verification Complete : 12 Viols.  0 Wrngs.
[11/01 15:09:00    104s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/01 15:09:00    104s] 
[11/01 15:09:36    107s] **ERROR: (IMPOAX-685):	Can't find physical path for OpenAccess design (de.gds/dedee/layout). Either library definition file is missing or the library (de.gds) entry is not present in library definition file cds.lib.
<CMD> saveDesign -cellview {de.gds dedee layout}
[11/01 15:09:36    107s] #% Begin save design ... (date=11/01 15:09:36, mem=1171.7M)
[11/01 15:09:36    107s] ----- oaOut ---------------------------
[11/01 15:09:36    107s] Saving OpenAccess database: Lib: de.gds, Cell: dedee, View: layout
[11/01 15:09:36    107s] **ERROR: (IMPOAX-1258):	OpenAccess (OA) based databases cannot be created from LEF based libraries. To save a design database in OA cellview, first covert the LEF libraries to OA form and then reload the design using those OA libraries.
TIMER: oaOut total process: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[11/01 15:09:36    107s] **ERROR: (IMPIMEX-7323):	Could not save design into OA database.
[11/01 15:09:36    107s] 
[11/01 15:09:36    107s] *** Summary of all messages that are not suppressed in this session:
[11/01 15:09:36    107s] Severity  ID               Count  Summary                                  
[11/01 15:09:36    107s] ERROR     IMPOAX-1258          1  OpenAccess (OA) based databases cannot b...
[11/01 15:09:36    107s] ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
[11/01 15:09:36    107s] *** Message Summary: 0 warning(s), 2 error(s)
[11/01 15:09:36    107s] 
[11/01 15:09:37    107s] **ERROR: (IMPOAX-685):	Can't find physical path for OpenAccess design (de.gds/dedee/layout). Either library definition file is missing or the library (de.gds) entry is not present in library definition file cds.lib.
<CMD> saveDesign -cellview {de.gds dedee layout}
[11/01 15:09:37    107s] % Begin save design ... (date=11/01 15:09:37, mem=1174.0M)
[11/01 15:09:37    107s] ----- oaOut ---------------------------
[11/01 15:09:37    107s] Saving OpenAccess database: Lib: de.gds, Cell: dedee, View: layout
[11/01 15:09:37    107s] **ERROR: (IMPOAX-1258):	OpenAccess (OA) based databases cannot be created from LEF based libraries. To save a design database in OA cellview, first covert the LEF libraries to OA form and then reload the design using those OA libraries.
TIMER: oaOut total process: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[11/01 15:09:37    107s] **ERROR: (IMPIMEX-7323):	Could not save design into OA database.
[11/01 15:09:37    107s] 
[11/01 15:09:37    107s] *** Summary of all messages that are not suppressed in this session:
[11/01 15:09:37    107s] Severity  ID               Count  Summary                                  
[11/01 15:09:37    107s] ERROR     IMPOAX-1258          1  OpenAccess (OA) based databases cannot b...
[11/01 15:09:37    107s] ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
[11/01 15:09:37    107s] *** Message Summary: 0 warning(s), 2 error(s)
[11/01 15:09:37    107s] 
[11/01 15:09:50    108s] <CMD> streamOut de.gds -libName DesignLib -units 2000 -mode ALL
[11/01 15:09:50    108s] Parse flat map file...
[11/01 15:09:50    108s] Writing GDSII file ...
[11/01 15:09:50    108s] 	****** db unit per micron = 2000 ******
[11/01 15:09:50    108s] 	****** output gds2 file unit per micron = 2000 ******
[11/01 15:09:50    108s] 	****** unit scaling factor = 1 ******
[11/01 15:09:50    108s] Output for instance
[11/01 15:09:50    108s] Output for bump
[11/01 15:09:50    108s] Output for physical terminals
[11/01 15:09:50    108s] Output for logical terminals
[11/01 15:09:50    108s] Output for regular nets
[11/01 15:09:50    108s] Output for special nets and metal fills
[11/01 15:09:50    108s] Output for via structure generation total number 6
[11/01 15:09:50    108s] Statistics for GDS generated (version 3)
[11/01 15:09:50    108s] ----------------------------------------
[11/01 15:09:50    108s] Stream Out Layer Mapping Information:
[11/01 15:09:50    108s] GDS Layer Number          GDS Layer Name
[11/01 15:09:50    108s] ----------------------------------------
[11/01 15:09:50    108s]     191                             COMP
[11/01 15:09:50    108s]     192                          DIEAREA
[11/01 15:09:50    108s]     181                           Metal9
[11/01 15:09:50    108s]     179                           Metal9
[11/01 15:09:50    108s]     178                           Metal9
[11/01 15:09:50    108s]     177                           Metal9
[11/01 15:09:50    108s]     176                           Metal9
[11/01 15:09:50    108s]     175                             Via8
[11/01 15:09:50    108s]     174                             Via8
[11/01 15:09:50    108s]     170                             Via8
[11/01 15:09:50    108s]     160                           Metal8
[11/01 15:09:50    108s]     158                           Metal8
[11/01 15:09:50    108s]     157                           Metal8
[11/01 15:09:50    108s]     156                           Metal8
[11/01 15:09:50    108s]     155                           Metal8
[11/01 15:09:50    108s]     154                             Via7
[11/01 15:09:50    108s]     153                             Via7
[11/01 15:09:50    108s]     149                             Via7
[11/01 15:09:50    108s]     139                           Metal7
[11/01 15:09:50    108s]     137                           Metal7
[11/01 15:09:50    108s]     136                           Metal7
[11/01 15:09:50    108s]     135                           Metal7
[11/01 15:09:50    108s]     134                           Metal7
[11/01 15:09:50    108s]     133                             Via6
[11/01 15:09:50    108s]     132                             Via6
[11/01 15:09:50    108s]     131                             Via6
[11/01 15:09:50    108s]     130                             Via6
[11/01 15:09:50    108s]     129                             Via6
[11/01 15:09:50    108s]     128                             Via6
[11/01 15:09:50    108s]     127                             Via6
[11/01 15:09:50    108s]     122                           Metal6
[11/01 15:09:50    108s]     121                           Metal6
[11/01 15:09:50    108s]     120                           Metal6
[11/01 15:09:50    108s]     119                           Metal6
[11/01 15:09:50    108s]     118                           Metal6
[11/01 15:09:50    108s]     117                           Metal6
[11/01 15:09:50    108s]     53                            Metal3
[11/01 15:09:50    108s]     52                            Metal3
[11/01 15:09:50    108s]     185                           Metal9
[11/01 15:09:50    108s]     48                              Via2
[11/01 15:09:50    108s]     29                            Metal2
[11/01 15:09:50    108s]     180                           Metal9
[11/01 15:09:50    108s]     47                              Via2
[11/01 15:09:50    108s]     182                           Metal9
[11/01 15:09:50    108s]     44                              Via2
[11/01 15:09:50    108s]     43                              Via2
[11/01 15:09:50    108s]     172                             Via8
[11/01 15:09:50    108s]     38                            Metal2
[11/01 15:09:50    108s]     95                            Metal5
[11/01 15:09:50    108s]     36                            Metal2
[11/01 15:09:50    108s]     93                            Metal5
[11/01 15:09:50    108s]     112                             Via5
[11/01 15:09:50    108s]     32                            Metal2
[11/01 15:09:50    108s]     54                            Metal3
[11/01 15:09:50    108s]     31                            Metal2
[11/01 15:09:50    108s]     107                             Via5
[11/01 15:09:50    108s]     30                            Metal2
[11/01 15:09:50    108s]     49                              Via2
[11/01 15:09:50    108s]     106                             Via5
[11/01 15:09:50    108s]     164                           Metal8
[11/01 15:09:50    108s]     27                              Via1
[11/01 15:09:50    108s]     8                             Metal1
[11/01 15:09:50    108s]     33                            Metal2
[11/01 15:09:50    108s]     109                             Via5
[11/01 15:09:50    108s]     10                            Metal1
[11/01 15:09:50    108s]     86                              Via4
[11/01 15:09:50    108s]     50                            Metal3
[11/01 15:09:50    108s]     69                              Via3
[11/01 15:09:50    108s]     143                           Metal7
[11/01 15:09:50    108s]     6                               Cont
[11/01 15:09:50    108s]     169                             Via8
[11/01 15:09:50    108s]     35                            Metal2
[11/01 15:09:50    108s]     141                           Metal7
[11/01 15:09:50    108s]     3                               Cont
[11/01 15:09:50    108s]     51                            Metal3
[11/01 15:09:50    108s]     70                              Via3
[11/01 15:09:50    108s]     7                               Cont
[11/01 15:09:50    108s]     64                              Via3
[11/01 15:09:50    108s]     173                             Via8
[11/01 15:09:50    108s]     34                            Metal2
[11/01 15:09:50    108s]     92                            Metal5
[11/01 15:09:50    108s]     111                             Via5
[11/01 15:09:50    108s]     11                            Metal1
[11/01 15:09:50    108s]     9                             Metal1
[11/01 15:09:50    108s]     28                              Via1
[11/01 15:09:50    108s]     85                              Via4
[11/01 15:09:50    108s]     142                           Metal7
[11/01 15:09:50    108s]     4                               Cont
[11/01 15:09:50    108s]     138                           Metal7
[11/01 15:09:50    108s]     5                               Cont
[11/01 15:09:50    108s]     12                            Metal1
[11/01 15:09:50    108s]     88                              Via4
[11/01 15:09:50    108s]     183                           Metal9
[11/01 15:09:50    108s]     45                              Via2
[11/01 15:09:50    108s]     22                              Via1
[11/01 15:09:50    108s]     152                             Via7
[11/01 15:09:50    108s]     13                            Metal1
[11/01 15:09:50    108s]     71                            Metal4
[11/01 15:09:50    108s]     90                              Via4
[11/01 15:09:50    108s]     184                           Metal9
[11/01 15:09:50    108s]     46                              Via2
[11/01 15:09:50    108s]     161                           Metal8
[11/01 15:09:50    108s]     23                              Via1
[11/01 15:09:50    108s]     171                             Via8
[11/01 15:09:50    108s]     37                            Metal2
[11/01 15:09:50    108s]     94                            Metal5
[11/01 15:09:50    108s]     148                             Via7
[11/01 15:09:50    108s]     14                            Metal1
[11/01 15:09:50    108s]     15                            Metal1
[11/01 15:09:50    108s]     72                            Metal4
[11/01 15:09:50    108s]     91                              Via4
[11/01 15:09:50    108s]     150                             Via7
[11/01 15:09:50    108s]     16                            Metal1
[11/01 15:09:50    108s]     73                            Metal4
[11/01 15:09:50    108s]     159                           Metal8
[11/01 15:09:50    108s]     26                              Via1
[11/01 15:09:50    108s]     151                             Via7
[11/01 15:09:50    108s]     17                            Metal1
[11/01 15:09:50    108s]     74                            Metal4
[11/01 15:09:50    108s]     1                               Cont
[11/01 15:09:50    108s]     162                           Metal8
[11/01 15:09:50    108s]     24                              Via1
[11/01 15:09:50    108s]     140                           Metal7
[11/01 15:09:50    108s]     2                               Cont
[11/01 15:09:50    108s]     163                           Metal8
[11/01 15:09:50    108s]     25                              Via1
[11/01 15:09:50    108s]     55                            Metal3
[11/01 15:09:50    108s]     113                           Metal6
[11/01 15:09:50    108s]     56                            Metal3
[11/01 15:09:50    108s]     57                            Metal3
[11/01 15:09:50    108s]     114                           Metal6
[11/01 15:09:50    108s]     58                            Metal3
[11/01 15:09:50    108s]     115                           Metal6
[11/01 15:09:50    108s]     59                            Metal3
[11/01 15:09:50    108s]     116                           Metal6
[11/01 15:09:50    108s]     65                              Via3
[11/01 15:09:50    108s]     66                              Via3
[11/01 15:09:50    108s]     67                              Via3
[11/01 15:09:50    108s]     68                              Via3
[11/01 15:09:50    108s]     75                            Metal4
[11/01 15:09:50    108s]     76                            Metal4
[11/01 15:09:50    108s]     77                            Metal4
[11/01 15:09:50    108s]     78                            Metal4
[11/01 15:09:50    108s]     79                            Metal4
[11/01 15:09:50    108s]     80                            Metal4
[11/01 15:09:50    108s]     87                              Via4
[11/01 15:09:50    108s]     89                              Via4
[11/01 15:09:50    108s]     96                            Metal5
[11/01 15:09:50    108s]     97                            Metal5
[11/01 15:09:50    108s]     98                            Metal5
[11/01 15:09:50    108s]     99                            Metal5
[11/01 15:09:50    108s]     100                           Metal5
[11/01 15:09:50    108s]     101                           Metal5
[11/01 15:09:50    108s]     108                             Via5
[11/01 15:09:50    108s]     110                             Via5
[11/01 15:09:50    108s]     189                           Metal9
[11/01 15:09:50    108s]     188                           Metal9
[11/01 15:09:50    108s]     187                           Metal9
[11/01 15:09:50    108s]     186                           Metal9
[11/01 15:09:50    108s]     168                           Metal8
[11/01 15:09:50    108s]     167                           Metal8
[11/01 15:09:50    108s]     166                           Metal8
[11/01 15:09:50    108s]     165                           Metal8
[11/01 15:09:50    108s]     147                           Metal7
[11/01 15:09:50    108s]     146                           Metal7
[11/01 15:09:50    108s]     145                           Metal7
[11/01 15:09:50    108s]     144                           Metal7
[11/01 15:09:50    108s]     63                            Metal3
[11/01 15:09:50    108s]     62                            Metal3
[11/01 15:09:50    108s]     39                            Metal2
[11/01 15:09:50    108s]     105                           Metal5
[11/01 15:09:50    108s]     103                           Metal5
[11/01 15:09:50    108s]     42                            Metal2
[11/01 15:09:50    108s]     41                            Metal2
[11/01 15:09:50    108s]     40                            Metal2
[11/01 15:09:50    108s]     18                            Metal1
[11/01 15:09:50    108s]     20                            Metal1
[11/01 15:09:50    108s]     60                            Metal3
[11/01 15:09:50    108s]     61                            Metal3
[11/01 15:09:50    108s]     102                           Metal5
[11/01 15:09:50    108s]     21                            Metal1
[11/01 15:09:50    108s]     19                            Metal1
[11/01 15:09:50    108s]     81                            Metal4
[11/01 15:09:50    108s]     104                           Metal5
[11/01 15:09:50    108s]     82                            Metal4
[11/01 15:09:50    108s]     83                            Metal4
[11/01 15:09:50    108s]     84                            Metal4
[11/01 15:09:50    108s]     123                           Metal6
[11/01 15:09:50    108s]     124                           Metal6
[11/01 15:09:50    108s]     125                           Metal6
[11/01 15:09:50    108s]     126                           Metal6
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Stream Out Information Processed for GDS version 3:
[11/01 15:09:50    108s] Units: 2000 DBU
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Object                             Count
[11/01 15:09:50    108s] ----------------------------------------
[11/01 15:09:50    108s] Instances                             15
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Ports/Pins                            20
[11/01 15:09:50    108s]     metal layer Metal2                 8
[11/01 15:09:50    108s]     metal layer Metal3                 6
[11/01 15:09:50    108s]     metal layer Metal4                 2
[11/01 15:09:50    108s]     metal layer Metal5                 2
[11/01 15:09:50    108s]     metal layer Metal6                 1
[11/01 15:09:50    108s]     metal layer Metal8                 1
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Nets                                 121
[11/01 15:09:50    108s]     metal layer Metal1                11
[11/01 15:09:50    108s]     metal layer Metal2                81
[11/01 15:09:50    108s]     metal layer Metal3                25
[11/01 15:09:50    108s]     metal layer Metal4                 2
[11/01 15:09:50    108s]     metal layer Metal5                 2
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s]     Via Instances                     70
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Special Nets                          12
[11/01 15:09:50    108s]     metal layer Metal8                 6
[11/01 15:09:50    108s]     metal layer Metal9                 6
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s]     Via Instances                     26
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Metal Fills                            0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s]     Via Instances                      0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Metal FillOPCs                         0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s]     Via Instances                      0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Metal FillDRCs                         0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s]     Via Instances                      0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Text                                  42
[11/01 15:09:50    108s]     metal layer Metal2                22
[11/01 15:09:50    108s]     metal layer Metal3                11
[11/01 15:09:50    108s]     metal layer Metal4                 2
[11/01 15:09:50    108s]     metal layer Metal5                 3
[11/01 15:09:50    108s]     metal layer Metal6                 1
[11/01 15:09:50    108s]     metal layer Metal8                 3
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Blockages                              0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Custom Text                            0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Custom Box                             0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] Trim Metal                             0
[11/01 15:09:50    108s] 
[11/01 15:09:50    108s] ######Streamout is finished!
[11/01 15:09:51    109s] <CMD> streamOut de.gds -libName DesignLib -units 2000 -mode ALL
[11/01 15:09:51    109s] Parse flat map file...
[11/01 15:09:51    109s] Writing GDSII file ...
[11/01 15:09:51    109s] 	****** db unit per micron = 2000 ******
[11/01 15:09:51    109s] 	****** output gds2 file unit per micron = 2000 ******
[11/01 15:09:51    109s] 	****** unit scaling factor = 1 ******
[11/01 15:09:51    109s] Output for instance
[11/01 15:09:51    109s] Output for bump
[11/01 15:09:51    109s] Output for physical terminals
[11/01 15:09:51    109s] Output for logical terminals
[11/01 15:09:51    109s] Output for regular nets
[11/01 15:09:51    109s] Output for special nets and metal fills
[11/01 15:09:51    109s] Output for via structure generation total number 6
[11/01 15:09:51    109s] Statistics for GDS generated (version 3)
[11/01 15:09:51    109s] ----------------------------------------
[11/01 15:09:51    109s] Stream Out Layer Mapping Information:
[11/01 15:09:51    109s] GDS Layer Number          GDS Layer Name
[11/01 15:09:51    109s] ----------------------------------------
[11/01 15:09:51    109s]     191                             COMP
[11/01 15:09:51    109s]     192                          DIEAREA
[11/01 15:09:51    109s]     181                           Metal9
[11/01 15:09:51    109s]     179                           Metal9
[11/01 15:09:51    109s]     178                           Metal9
[11/01 15:09:51    109s]     177                           Metal9
[11/01 15:09:51    109s]     176                           Metal9
[11/01 15:09:51    109s]     175                             Via8
[11/01 15:09:51    109s]     174                             Via8
[11/01 15:09:51    109s]     170                             Via8
[11/01 15:09:51    109s]     160                           Metal8
[11/01 15:09:51    109s]     158                           Metal8
[11/01 15:09:51    109s]     157                           Metal8
[11/01 15:09:51    109s]     156                           Metal8
[11/01 15:09:51    109s]     155                           Metal8
[11/01 15:09:51    109s]     154                             Via7
[11/01 15:09:51    109s]     153                             Via7
[11/01 15:09:51    109s]     149                             Via7
[11/01 15:09:51    109s]     139                           Metal7
[11/01 15:09:51    109s]     137                           Metal7
[11/01 15:09:51    109s]     136                           Metal7
[11/01 15:09:51    109s]     135                           Metal7
[11/01 15:09:51    109s]     134                           Metal7
[11/01 15:09:51    109s]     133                             Via6
[11/01 15:09:51    109s]     132                             Via6
[11/01 15:09:51    109s]     131                             Via6
[11/01 15:09:51    109s]     130                             Via6
[11/01 15:09:51    109s]     129                             Via6
[11/01 15:09:51    109s]     128                             Via6
[11/01 15:09:51    109s]     127                             Via6
[11/01 15:09:51    109s]     122                           Metal6
[11/01 15:09:51    109s]     121                           Metal6
[11/01 15:09:51    109s]     120                           Metal6
[11/01 15:09:51    109s]     119                           Metal6
[11/01 15:09:51    109s]     118                           Metal6
[11/01 15:09:51    109s]     117                           Metal6
[11/01 15:09:51    109s]     53                            Metal3
[11/01 15:09:51    109s]     52                            Metal3
[11/01 15:09:51    109s]     185                           Metal9
[11/01 15:09:51    109s]     48                              Via2
[11/01 15:09:51    109s]     29                            Metal2
[11/01 15:09:51    109s]     180                           Metal9
[11/01 15:09:51    109s]     47                              Via2
[11/01 15:09:51    109s]     182                           Metal9
[11/01 15:09:51    109s]     44                              Via2
[11/01 15:09:51    109s]     43                              Via2
[11/01 15:09:51    109s]     172                             Via8
[11/01 15:09:51    109s]     38                            Metal2
[11/01 15:09:51    109s]     95                            Metal5
[11/01 15:09:51    109s]     36                            Metal2
[11/01 15:09:51    109s]     93                            Metal5
[11/01 15:09:51    109s]     112                             Via5
[11/01 15:09:51    109s]     32                            Metal2
[11/01 15:09:51    109s]     54                            Metal3
[11/01 15:09:51    109s]     31                            Metal2
[11/01 15:09:51    109s]     107                             Via5
[11/01 15:09:51    109s]     30                            Metal2
[11/01 15:09:51    109s]     49                              Via2
[11/01 15:09:51    109s]     106                             Via5
[11/01 15:09:51    109s]     164                           Metal8
[11/01 15:09:51    109s]     27                              Via1
[11/01 15:09:51    109s]     8                             Metal1
[11/01 15:09:51    109s]     33                            Metal2
[11/01 15:09:51    109s]     109                             Via5
[11/01 15:09:51    109s]     10                            Metal1
[11/01 15:09:51    109s]     86                              Via4
[11/01 15:09:51    109s]     50                            Metal3
[11/01 15:09:51    109s]     69                              Via3
[11/01 15:09:51    109s]     143                           Metal7
[11/01 15:09:51    109s]     6                               Cont
[11/01 15:09:51    109s]     169                             Via8
[11/01 15:09:51    109s]     35                            Metal2
[11/01 15:09:51    109s]     141                           Metal7
[11/01 15:09:51    109s]     3                               Cont
[11/01 15:09:51    109s]     51                            Metal3
[11/01 15:09:51    109s]     70                              Via3
[11/01 15:09:51    109s]     7                               Cont
[11/01 15:09:51    109s]     64                              Via3
[11/01 15:09:51    109s]     173                             Via8
[11/01 15:09:51    109s]     34                            Metal2
[11/01 15:09:51    109s]     92                            Metal5
[11/01 15:09:51    109s]     111                             Via5
[11/01 15:09:51    109s]     11                            Metal1
[11/01 15:09:51    109s]     9                             Metal1
[11/01 15:09:51    109s]     28                              Via1
[11/01 15:09:51    109s]     85                              Via4
[11/01 15:09:51    109s]     142                           Metal7
[11/01 15:09:51    109s]     4                               Cont
[11/01 15:09:51    109s]     138                           Metal7
[11/01 15:09:51    109s]     5                               Cont
[11/01 15:09:51    109s]     12                            Metal1
[11/01 15:09:51    109s]     88                              Via4
[11/01 15:09:51    109s]     183                           Metal9
[11/01 15:09:51    109s]     45                              Via2
[11/01 15:09:51    109s]     22                              Via1
[11/01 15:09:51    109s]     152                             Via7
[11/01 15:09:51    109s]     13                            Metal1
[11/01 15:09:51    109s]     71                            Metal4
[11/01 15:09:51    109s]     90                              Via4
[11/01 15:09:51    109s]     184                           Metal9
[11/01 15:09:51    109s]     46                              Via2
[11/01 15:09:51    109s]     161                           Metal8
[11/01 15:09:51    109s]     23                              Via1
[11/01 15:09:51    109s]     171                             Via8
[11/01 15:09:51    109s]     37                            Metal2
[11/01 15:09:51    109s]     94                            Metal5
[11/01 15:09:51    109s]     148                             Via7
[11/01 15:09:51    109s]     14                            Metal1
[11/01 15:09:51    109s]     15                            Metal1
[11/01 15:09:51    109s]     72                            Metal4
[11/01 15:09:51    109s]     91                              Via4
[11/01 15:09:51    109s]     150                             Via7
[11/01 15:09:51    109s]     16                            Metal1
[11/01 15:09:51    109s]     73                            Metal4
[11/01 15:09:51    109s]     159                           Metal8
[11/01 15:09:51    109s]     26                              Via1
[11/01 15:09:51    109s]     151                             Via7
[11/01 15:09:51    109s]     17                            Metal1
[11/01 15:09:51    109s]     74                            Metal4
[11/01 15:09:51    109s]     1                               Cont
[11/01 15:09:51    109s]     162                           Metal8
[11/01 15:09:51    109s]     24                              Via1
[11/01 15:09:51    109s]     140                           Metal7
[11/01 15:09:51    109s]     2                               Cont
[11/01 15:09:51    109s]     163                           Metal8
[11/01 15:09:51    109s]     25                              Via1
[11/01 15:09:51    109s]     55                            Metal3
[11/01 15:09:51    109s]     113                           Metal6
[11/01 15:09:51    109s]     56                            Metal3
[11/01 15:09:51    109s]     57                            Metal3
[11/01 15:09:51    109s]     114                           Metal6
[11/01 15:09:51    109s]     58                            Metal3
[11/01 15:09:51    109s]     115                           Metal6
[11/01 15:09:51    109s]     59                            Metal3
[11/01 15:09:51    109s]     116                           Metal6
[11/01 15:09:51    109s]     65                              Via3
[11/01 15:09:51    109s]     66                              Via3
[11/01 15:09:51    109s]     67                              Via3
[11/01 15:09:51    109s]     68                              Via3
[11/01 15:09:51    109s]     75                            Metal4
[11/01 15:09:51    109s]     76                            Metal4
[11/01 15:09:51    109s]     77                            Metal4
[11/01 15:09:51    109s]     78                            Metal4
[11/01 15:09:51    109s]     79                            Metal4
[11/01 15:09:51    109s]     80                            Metal4
[11/01 15:09:51    109s]     87                              Via4
[11/01 15:09:51    109s]     89                              Via4
[11/01 15:09:51    109s]     96                            Metal5
[11/01 15:09:51    109s]     97                            Metal5
[11/01 15:09:51    109s]     98                            Metal5
[11/01 15:09:51    109s]     99                            Metal5
[11/01 15:09:51    109s]     100                           Metal5
[11/01 15:09:51    109s]     101                           Metal5
[11/01 15:09:51    109s]     108                             Via5
[11/01 15:09:51    109s]     110                             Via5
[11/01 15:09:51    109s]     189                           Metal9
[11/01 15:09:51    109s]     188                           Metal9
[11/01 15:09:51    109s]     187                           Metal9
[11/01 15:09:51    109s]     186                           Metal9
[11/01 15:09:51    109s]     168                           Metal8
[11/01 15:09:51    109s]     167                           Metal8
[11/01 15:09:51    109s]     166                           Metal8
[11/01 15:09:51    109s]     165                           Metal8
[11/01 15:09:51    109s]     147                           Metal7
[11/01 15:09:51    109s]     146                           Metal7
[11/01 15:09:51    109s]     145                           Metal7
[11/01 15:09:51    109s]     144                           Metal7
[11/01 15:09:51    109s]     63                            Metal3
[11/01 15:09:51    109s]     62                            Metal3
[11/01 15:09:51    109s]     39                            Metal2
[11/01 15:09:51    109s]     105                           Metal5
[11/01 15:09:51    109s]     103                           Metal5
[11/01 15:09:51    109s]     42                            Metal2
[11/01 15:09:51    109s]     41                            Metal2
[11/01 15:09:51    109s]     40                            Metal2
[11/01 15:09:51    109s]     18                            Metal1
[11/01 15:09:51    109s]     20                            Metal1
[11/01 15:09:51    109s]     60                            Metal3
[11/01 15:09:51    109s]     61                            Metal3
[11/01 15:09:51    109s]     102                           Metal5
[11/01 15:09:51    109s]     21                            Metal1
[11/01 15:09:51    109s]     19                            Metal1
[11/01 15:09:51    109s]     81                            Metal4
[11/01 15:09:51    109s]     104                           Metal5
[11/01 15:09:51    109s]     82                            Metal4
[11/01 15:09:51    109s]     83                            Metal4
[11/01 15:09:51    109s]     84                            Metal4
[11/01 15:09:51    109s]     123                           Metal6
[11/01 15:09:51    109s]     124                           Metal6
[11/01 15:09:51    109s]     125                           Metal6
[11/01 15:09:51    109s]     126                           Metal6
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Stream Out Information Processed for GDS version 3:
[11/01 15:09:51    109s] Units: 2000 DBU
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Object                             Count
[11/01 15:09:51    109s] ----------------------------------------
[11/01 15:09:51    109s] Instances                             15
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Ports/Pins                            20
[11/01 15:09:51    109s]     metal layer Metal2                 8
[11/01 15:09:51    109s]     metal layer Metal3                 6
[11/01 15:09:51    109s]     metal layer Metal4                 2
[11/01 15:09:51    109s]     metal layer Metal5                 2
[11/01 15:09:51    109s]     metal layer Metal6                 1
[11/01 15:09:51    109s]     metal layer Metal8                 1
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Nets                                 121
[11/01 15:09:51    109s]     metal layer Metal1                11
[11/01 15:09:51    109s]     metal layer Metal2                81
[11/01 15:09:51    109s]     metal layer Metal3                25
[11/01 15:09:51    109s]     metal layer Metal4                 2
[11/01 15:09:51    109s]     metal layer Metal5                 2
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s]     Via Instances                     70
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Special Nets                          12
[11/01 15:09:51    109s]     metal layer Metal8                 6
[11/01 15:09:51    109s]     metal layer Metal9                 6
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s]     Via Instances                     26
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Metal Fills                            0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s]     Via Instances                      0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Metal FillOPCs                         0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s]     Via Instances                      0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Metal FillDRCs                         0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s]     Via Instances                      0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Text                                  42
[11/01 15:09:51    109s]     metal layer Metal2                22
[11/01 15:09:51    109s]     metal layer Metal3                11
[11/01 15:09:51    109s]     metal layer Metal4                 2
[11/01 15:09:51    109s]     metal layer Metal5                 3
[11/01 15:09:51    109s]     metal layer Metal6                 1
[11/01 15:09:51    109s]     metal layer Metal8                 3
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Blockages                              0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Custom Text                            0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Custom Box                             0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] Trim Metal                             0
[11/01 15:09:51    109s] 
[11/01 15:09:51    109s] ######Streamout is finished!
[11/01 15:10:33    112s] <CMD> fit
[11/01 15:10:37    112s] <CMD> zoomBox -9.56300 0.91800 31.37900 20.71200
[11/01 15:10:37    112s] <CMD> zoomBox -21.00100 -6.12100 45.66700 26.11050
[11/01 15:10:38    112s] <CMD> zoomBox -16.52750 -3.38500 40.14050 24.01200
[11/01 15:10:39    112s] <CMD> zoomBox -12.72500 -1.05950 35.44300 22.22800
[11/01 15:10:40    112s] <CMD> zoomBox -9.49250 0.91750 31.45000 20.71150
[11/01 15:10:40    112s] <CMD> zoomBox -12.72500 -1.05900 35.44250 22.22800
[11/01 15:10:41    113s] <CMD> zoomBox -9.49250 0.91750 31.45000 20.71150
[11/01 15:10:42    113s] <CMD> fit
[11/01 15:10:42    113s] <CMD> fit
[11/01 15:10:45    113s] <CMD> fit
[11/01 15:10:51    114s] <CMD> setLayerPreference node_layer -isVisible 0
[11/01 15:11:03    114s] <CMD> setLayerPreference node_layer -isVisible 1
[11/01 15:11:45    118s] <CMD> setLayerPreference node_module -isSelectable 0
[11/01 15:11:45    118s] <CMD> setLayerPreference node_module -isVisible 0
[11/01 15:11:46    118s] <CMD> setLayerPreference node_module -isVisible 1
[11/01 15:11:47    118s] <CMD> setLayerPreference node_module -isSelectable 1
[11/01 15:11:51    119s] <CMD> zoomBox -8.30750 0.22300 32.63450 20.01700
[11/01 15:11:51    119s] <CMD> zoomBox -12.76050 -1.00650 35.40650 22.28050
