
wifi_udp_moon_demo.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000917c  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000b200  8000b200  0000b600  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000898  8000b400  8000b400  0000b800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         000005f0  00000008  8000bc98  0000c408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000a48  000005f8  000005f8  00000000  2**2
                  ALLOC
  8 .heap         00005fc0  00001040  00001040  00000000  2**0
                  ALLOC
  9 .comment      00000030  00000000  00000000  0000c9f8  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001290  00000000  00000000  0000ca28  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 0000286b  00000000  00000000  0000dcb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00032b15  00000000  00000000  00010523  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006569  00000000  00000000  00043038  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00012cbd  00000000  00000000  000495a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002e90  00000000  00000000  0005c260  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009e28  00000000  00000000  0005f0f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000c834  00000000  00000000  00068f18  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 00d98eb8  00000000  00000000  0007574c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  00007000  00007000  00000000  2**0
                  ALLOC
 20 .debug_ranges 000013a8  00000000  00000000  00e0e608  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf c5 60 	sub	pc,pc,-15008

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf e5 64 	sub	pc,pc,-6812

Disassembly of section .text:

80002008 <tc_init_waveform>:
80002008:	76 09       	ld.w	r9,r11[0x0]
8000200a:	58 29       	cp.w	r9,2


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000200c:	e0 88 00 03 	brls	80002012 <tc_init_waveform+0xa>
80002010:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002012:	76 18       	ld.w	r8,r11[0x4]
80002014:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002018:	af ba       	sbr	r10,0xf
8000201a:	10 9b       	mov	r11,r8
8000201c:	e6 1b c0 00 	andh	r11,0xc000,COH
80002020:	16 4a       	or	r10,r11
80002022:	10 9b       	mov	r11,r8
80002024:	e6 1b 30 00 	andh	r11,0x3000,COH
80002028:	16 4a       	or	r10,r11
8000202a:	10 9b       	mov	r11,r8
8000202c:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002030:	16 4a       	or	r10,r11
80002032:	10 9b       	mov	r11,r8
80002034:	e6 1b 03 00 	andh	r11,0x300,COH
80002038:	16 4a       	or	r10,r11
8000203a:	10 9b       	mov	r11,r8
8000203c:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002040:	16 4a       	or	r10,r11
80002042:	10 9b       	mov	r11,r8
80002044:	e6 1b 00 30 	andh	r11,0x30,COH
80002048:	16 4a       	or	r10,r11
8000204a:	10 9b       	mov	r11,r8
8000204c:	e6 1b 00 0c 	andh	r11,0xc,COH
80002050:	16 4a       	or	r10,r11
80002052:	10 9b       	mov	r11,r8
80002054:	e6 1b 00 03 	andh	r11,0x3,COH
80002058:	16 4a       	or	r10,r11
8000205a:	10 9b       	mov	r11,r8
8000205c:	e2 1b 60 00 	andl	r11,0x6000,COH
80002060:	16 4a       	or	r10,r11
80002062:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002066:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
8000206a:	10 9b       	mov	r11,r8
8000206c:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002070:	16 4a       	or	r10,r11
80002072:	10 9b       	mov	r11,r8
80002074:	e2 1b 03 00 	andl	r11,0x300,COH
80002078:	16 4a       	or	r10,r11
8000207a:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
8000207e:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002082:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002086:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
8000208a:	10 9b       	mov	r11,r8
8000208c:	e2 1b 00 30 	andl	r11,0x30,COH
80002090:	16 4a       	or	r10,r11
80002092:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002096:	f5 e8 10 38 	or	r8,r10,r8<<0x3
8000209a:	a5 69       	lsl	r9,0x4
8000209c:	2f f9       	sub	r9,-1
8000209e:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800020a2:	5e fd       	retal	0

800020a4 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800020a4:	58 2b       	cp.w	r11,2
800020a6:	e0 88 00 03 	brls	800020ac <tc_start+0x8>
800020aa:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800020ac:	a7 6b       	lsl	r11,0x6
800020ae:	16 0c       	add	r12,r11
800020b0:	30 58       	mov	r8,5
800020b2:	99 08       	st.w	r12[0x0],r8
800020b4:	5e fd       	retal	0

800020b6 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800020b6:	58 2b       	cp.w	r11,2
800020b8:	e0 88 00 03 	brls	800020be <tc_read_sr+0x8>
800020bc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
800020be:	a7 6b       	lsl	r11,0x6
800020c0:	2e 0b       	sub	r11,-32
800020c2:	16 0c       	add	r12,r11
800020c4:	78 0c       	ld.w	r12,r12[0x0]
}
800020c6:	5e fc       	retal	r12

800020c8 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800020c8:	58 2b       	cp.w	r11,2
800020ca:	e0 88 00 03 	brls	800020d0 <tc_write_rc+0x8>
800020ce:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800020d0:	f6 08 15 04 	lsl	r8,r11,0x4
800020d4:	2f f8       	sub	r8,-1
800020d6:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800020da:	e2 18 80 00 	andl	r8,0x8000,COH
800020de:	c0 c0       	breq	800020f6 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800020e0:	a7 6b       	lsl	r11,0x6
800020e2:	16 0c       	add	r12,r11
800020e4:	2e 4c       	sub	r12,-28
800020e6:	78 08       	ld.w	r8,r12[0x0]
800020e8:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800020ec:	e0 18 00 00 	andl	r8,0x0
800020f0:	f3 e8 10 08 	or	r8,r9,r8
800020f4:	99 08       	st.w	r12[0x0],r8

  return value;
800020f6:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800020fa:	5e fc       	retal	r12

800020fc <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800020fc:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002100:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002104:	58 2b       	cp.w	r11,2
80002106:	e0 88 00 04 	brls	8000210e <tc_configure_interrupts+0x12>
8000210a:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
8000210e:	ee 19 00 01 	eorh	r9,0x1
80002112:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002116:	74 08       	ld.w	r8,r10[0x0]
80002118:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
8000211c:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002120:	a7 6e       	lsl	lr,0x6
80002122:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002126:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
8000212a:	0e 4e       	or	lr,r7
8000212c:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002130:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002134:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002138:	fd e7 10 4e 	or	lr,lr,r7<<0x4
8000213c:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002140:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002144:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002148:	fd e7 10 2e 	or	lr,lr,r7<<0x2
8000214c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002150:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002154:	f6 0e 15 06 	lsl	lr,r11,0x6
80002158:	f8 0e 00 0e 	add	lr,r12,lr
8000215c:	2d ce       	sub	lr,-36
8000215e:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002160:	58 09       	cp.w	r9,0
80002162:	c0 20       	breq	80002166 <tc_configure_interrupts+0x6a>
80002164:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002166:	74 08       	ld.w	r8,r10[0x0]
80002168:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
8000216c:	e0 65 00 80 	mov	r5,128
80002170:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002174:	74 08       	ld.w	r8,r10[0x0]
80002176:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
8000217a:	f9 b4 00 40 	moveq	r4,64
8000217e:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002182:	74 08       	ld.w	r8,r10[0x0]
80002184:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002188:	f9 b3 00 20 	moveq	r3,32
8000218c:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002190:	74 08       	ld.w	r8,r10[0x0]
80002192:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002196:	f9 b2 00 10 	moveq	r2,16
8000219a:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
8000219e:	74 08       	ld.w	r8,r10[0x0]
800021a0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800021a4:	f9 b6 00 08 	moveq	r6,8
800021a8:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800021ac:	74 08       	ld.w	r8,r10[0x0]
800021ae:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800021b2:	f9 b7 00 04 	moveq	r7,4
800021b6:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
800021ba:	74 08       	ld.w	r8,r10[0x0]
800021bc:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800021c0:	f9 be 00 02 	moveq	lr,2
800021c4:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800021c8:	74 08       	ld.w	r8,r10[0x0]
800021ca:	ec 18 00 01 	eorl	r8,0x1
800021ce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800021d2:	eb e8 10 08 	or	r8,r5,r8
800021d6:	08 48       	or	r8,r4
800021d8:	06 48       	or	r8,r3
800021da:	04 48       	or	r8,r2
800021dc:	0c 48       	or	r8,r6
800021de:	0e 48       	or	r8,r7
800021e0:	1c 48       	or	r8,lr
800021e2:	f6 0a 15 06 	lsl	r10,r11,0x6
800021e6:	f8 0a 00 0a 	add	r10,r12,r10
800021ea:	2d 8a       	sub	r10,-40
800021ec:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800021ee:	a7 6b       	lsl	r11,0x6
800021f0:	2e 0b       	sub	r11,-32
800021f2:	16 0c       	add	r12,r11
800021f4:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
800021f6:	58 09       	cp.w	r9,0
800021f8:	c0 31       	brne	800021fe <tc_configure_interrupts+0x102>
800021fa:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021fe:	d5 03       	csrf	0x10
80002200:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002204 <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
80002204:	4a 68       	lddpc	r8,8000229c <twi_master_interrupt_handler+0x98>
80002206:	70 08       	ld.w	r8,r8[0x0]
80002208:	70 89       	ld.w	r9,r8[0x20]
8000220a:	4a 6a       	lddpc	r10,800022a0 <twi_master_interrupt_handler+0x9c>
8000220c:	74 0a       	ld.w	r10,r10[0x0]
8000220e:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
80002212:	12 9a       	mov	r10,r9
80002214:	e2 1a 01 00 	andl	r10,0x100,COH
80002218:	c3 81       	brne	80002288 <twi_master_interrupt_handler+0x84>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
8000221a:	12 9a       	mov	r10,r9
8000221c:	e2 1a 00 02 	andl	r10,0x2,COH
80002220:	c1 60       	breq	8000224c <twi_master_interrupt_handler+0x48>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
80002222:	4a 19       	lddpc	r9,800022a4 <twi_master_interrupt_handler+0xa0>
80002224:	72 0a       	ld.w	r10,r9[0x0]
80002226:	70 cb       	ld.w	r11,r8[0x30]
80002228:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
8000222a:	72 0a       	ld.w	r10,r9[0x0]
8000222c:	2f fa       	sub	r10,-1
8000222e:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
80002230:	49 e9       	lddpc	r9,800022a8 <twi_master_interrupt_handler+0xa4>
80002232:	72 0a       	ld.w	r10,r9[0x0]
80002234:	20 1a       	sub	r10,1
80002236:	93 0a       	st.w	r9[0x0],r10
80002238:	72 09       	ld.w	r9,r9[0x0]
8000223a:	58 19       	cp.w	r9,1
8000223c:	c0 31       	brne	80002242 <twi_master_interrupt_handler+0x3e>
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
8000223e:	30 29       	mov	r9,2
80002240:	91 09       	st.w	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
80002242:	49 a9       	lddpc	r9,800022a8 <twi_master_interrupt_handler+0xa4>
80002244:	72 09       	ld.w	r9,r9[0x0]
80002246:	58 09       	cp.w	r9,0
80002248:	c2 30       	breq	8000228e <twi_master_interrupt_handler+0x8a>
8000224a:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
8000224c:	12 9a       	mov	r10,r9
8000224e:	e2 1a 00 04 	andl	r10,0x4,COH
80002252:	c1 70       	breq	80002280 <twi_master_interrupt_handler+0x7c>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
80002254:	49 69       	lddpc	r9,800022ac <twi_master_interrupt_handler+0xa8>
80002256:	72 0a       	ld.w	r10,r9[0x0]
80002258:	20 1a       	sub	r10,1
8000225a:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
8000225c:	72 09       	ld.w	r9,r9[0x0]
8000225e:	58 09       	cp.w	r9,0
80002260:	e0 89 00 0a 	brgt	80002274 <twi_master_interrupt_handler+0x70>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
80002264:	48 f9       	lddpc	r9,800022a0 <twi_master_interrupt_handler+0x9c>
80002266:	30 1a       	mov	r10,1
80002268:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
8000226a:	3f fa       	mov	r10,-1
8000226c:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
8000226e:	72 09       	ld.w	r9,r9[0x0]
80002270:	91 99       	st.w	r8[0x24],r9
80002272:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
80002274:	48 fa       	lddpc	r10,800022b0 <twi_master_interrupt_handler+0xac>
80002276:	74 09       	ld.w	r9,r10[0x0]
80002278:	13 3b       	ld.ub	r11,r9++
8000227a:	91 db       	st.w	r8[0x34],r11
8000227c:	95 09       	st.w	r10[0x0],r9
8000227e:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
80002280:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80002284:	c0 51       	brne	8000228e <twi_master_interrupt_handler+0x8a>
80002286:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
80002288:	30 1a       	mov	r10,1
8000228a:	48 b9       	lddpc	r9,800022b4 <twi_master_interrupt_handler+0xb0>
8000228c:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
8000228e:	3f f9       	mov	r9,-1
80002290:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
80002292:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
80002294:	30 09       	mov	r9,0
80002296:	48 98       	lddpc	r8,800022b8 <twi_master_interrupt_handler+0xb4>
80002298:	b0 89       	st.b	r8[0x0],r9
8000229a:	d6 03       	rete
8000229c:	00 00       	add	r0,r0
8000229e:	06 04       	add	r4,r3
800022a0:	00 00       	add	r0,r0
800022a2:	06 00       	add	r0,r3
800022a4:	00 00       	add	r0,r0
800022a6:	06 10       	sub	r0,r3
800022a8:	00 00       	add	r0,r0
800022aa:	06 0c       	add	r12,r3
800022ac:	00 00       	add	r0,r0
800022ae:	05 fc       	ld.ub	r12,r2[0x7]
800022b0:	00 00       	add	r0,r0
800022b2:	06 08       	add	r8,r3
800022b4:	00 00       	add	r0,r0
800022b6:	05 f9       	ld.ub	r9,r2[0x7]
800022b8:	00 00       	add	r0,r0
800022ba:	05 f8       	ld.ub	r8,r2[0x7]

800022bc <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
800022bc:	18 98       	mov	r8,r12
	uint32_t val;

	if (len == 0)
800022be:	58 0b       	cp.w	r11,0
800022c0:	c0 21       	brne	800022c4 <twi_mk_addr+0x8>
800022c2:	5e fd       	retal	0
		return 0;

	val = addr[0];
800022c4:	19 8c       	ld.ub	r12,r12[0x0]
	if (len > 1) {
800022c6:	58 1b       	cp.w	r11,1
800022c8:	e0 8a 00 05 	brle	800022d2 <twi_mk_addr+0x16>
		val <<= 8;
		val |= addr[1];
800022cc:	11 99       	ld.ub	r9,r8[0x1]
800022ce:	f3 ec 10 8c 	or	r12,r9,r12<<0x8
	}
	if (len > 2) {
800022d2:	58 2b       	cp.w	r11,2
800022d4:	5e ac       	retle	r12
		val <<= 8;
		val |= addr[2];
800022d6:	11 a8       	ld.ub	r8,r8[0x2]
800022d8:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	}
	return val;
}
800022dc:	5e fc       	retal	r12
800022de:	d7 03       	nop

800022e0 <twi_is_busy>:
}


bool twi_is_busy(void)
{
	if (twi_busy) {
800022e0:	48 28       	lddpc	r8,800022e8 <twi_is_busy+0x8>
800022e2:	11 8c       	ld.ub	r12,r8[0x0]
		return true;          // Still receiving/transmitting...
	} else {
		return false;
	}
}
800022e4:	5e fc       	retal	r12
800022e6:	00 00       	add	r0,r0
800022e8:	00 00       	add	r0,r0
800022ea:	05 f8       	ld.ub	r8,r2[0x7]

800022ec <twi_master_read>:
	}
	return val;
}

int twi_master_read(volatile avr32_twi_t *twi, const twi_package_t *package)
{
800022ec:	eb cd 40 c0 	pushm	r6-r7,lr
800022f0:	18 96       	mov	r6,r12
800022f2:	16 97       	mov	r7,r11
	// check argument
	if (package->length == 0) {
800022f4:	76 38       	ld.w	r8,r11[0xc]
800022f6:	58 08       	cp.w	r8,0
800022f8:	c0 51       	brne	80002302 <twi_master_read+0x16>
800022fa:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
		return TWI_INVALID_ARGUMENT;
	}
#if 1	//20141209
	while (twi_is_busy()) {
		cpu_relax();
800022fe:	fe cf ff fc 	sub	pc,pc,-4
	// check argument
	if (package->length == 0) {
		return TWI_INVALID_ARGUMENT;
	}
#if 1	//20141209
	while (twi_is_busy()) {
80002302:	f0 1f 00 21 	mcall	80002384 <twi_master_read+0x98>
80002306:	cf c1       	brne	800022fe <twi_master_read+0x12>
		cpu_relax();
	};
#endif
	twi_nack = false;
80002308:	30 09       	mov	r9,0
8000230a:	4a 08       	lddpc	r8,80002388 <twi_master_read+0x9c>
8000230c:	b0 89       	st.b	r8[0x0],r9
	twi_busy = true;
8000230e:	30 19       	mov	r9,1
80002310:	49 f8       	lddpc	r8,8000238c <twi_master_read+0xa0>
80002312:	b0 89       	st.b	r8[0x0],r9

	// set read mode, slave address and 3 internal address byte length
	twi->mmr = (package->chip << AVR32_TWI_MMR_DADR_OFFSET) |
80002314:	0f 89       	ld.ub	r9,r7[0x0]
80002316:	6e 18       	ld.w	r8,r7[0x4]
80002318:	a9 68       	lsl	r8,0x8
8000231a:	e2 18 03 00 	andl	r8,0x300,COH
8000231e:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80002322:	ad a8       	sbr	r8,0xc
80002324:	8d 18       	st.w	r6[0x4],r8
			((package->addr_length << AVR32_TWI_MMR_IADRSZ_OFFSET) & AVR32_TWI_MMR_IADRSZ_MASK) |
			(1 << AVR32_TWI_MMR_MREAD_OFFSET);

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
80002326:	49 b8       	lddpc	r8,80002390 <twi_master_read+0xa4>
80002328:	91 06       	st.w	r8[0x0],r6

	// set internal address for remote chip
	twi->iadr = twi_mk_addr(package->addr, package->addr_length);
8000232a:	6e 1b       	ld.w	r11,r7[0x4]
8000232c:	ee cc ff ff 	sub	r12,r7,-1
80002330:	f0 1f 00 19 	mcall	80002394 <twi_master_read+0xa8>
80002334:	8d 3c       	st.w	r6[0xc],r12

	// get a pointer to applicative data
	twi_rx_data = package->buffer;
80002336:	6e 29       	ld.w	r9,r7[0x8]
80002338:	49 88       	lddpc	r8,80002398 <twi_master_read+0xac>
8000233a:	91 09       	st.w	r8[0x0],r9

	// get a copy of nb bytes to read
	twi_rx_nb_bytes = package->length;
8000233c:	6e 39       	ld.w	r9,r7[0xc]
8000233e:	49 88       	lddpc	r8,8000239c <twi_master_read+0xb0>
80002340:	91 09       	st.w	r8[0x0],r9

	// Enable master transfer
	twi->cr =  AVR32_TWI_CR_MSEN_MASK;
80002342:	30 49       	mov	r9,4
80002344:	8d 09       	st.w	r6[0x0],r9

	// Send start condition
	twi->cr = AVR32_TWI_START_MASK;
80002346:	30 19       	mov	r9,1
80002348:	8d 09       	st.w	r6[0x0],r9

	// only one byte to receive
	if (twi_rx_nb_bytes == 1) {
8000234a:	70 08       	ld.w	r8,r8[0x0]
8000234c:	12 38       	cp.w	r8,r9
8000234e:	c0 31       	brne	80002354 <twi_master_read+0x68>
		// set stop bit
		twi->cr = AVR32_TWI_STOP_MASK;
80002350:	30 28       	mov	r8,2
80002352:	8d 08       	st.w	r6[0x0],r8
	}

	// mask NACK and RXRDY interrupts
	twi_it_mask = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_RXRDY_MASK;
80002354:	49 38       	lddpc	r8,800023a0 <twi_master_read+0xb4>
80002356:	e0 69 01 02 	mov	r9,258
8000235a:	91 09       	st.w	r8[0x0],r9

	// update IMR through IER
	twi->ier = twi_it_mask;
8000235c:	70 08       	ld.w	r8,r8[0x0]
8000235e:	8d 98       	st.w	r6[0x24],r8
#if 1	//20141209
	// get data
	while (twi_is_busy()) {
80002360:	c0 38       	rjmp	80002366 <twi_master_read+0x7a>
		cpu_relax();
80002362:	fe cf ff fc 	sub	pc,pc,-4

	// update IMR through IER
	twi->ier = twi_it_mask;
#if 1	//20141209
	// get data
	while (twi_is_busy()) {
80002366:	f0 1f 00 08 	mcall	80002384 <twi_master_read+0x98>
8000236a:	cf c1       	brne	80002362 <twi_master_read+0x76>
		cpu_relax();
	}
#endif
	// Disable master transfer
	twi->cr =  AVR32_TWI_CR_MSDIS_MASK;
8000236c:	30 88       	mov	r8,8
8000236e:	8d 08       	st.w	r6[0x0],r8

	if (twi_nack) {
80002370:	48 68       	lddpc	r8,80002388 <twi_master_read+0x9c>
80002372:	11 8c       	ld.ub	r12,r8[0x0]
80002374:	58 0c       	cp.w	r12,0
80002376:	f9 bc 01 fb 	movne	r12,-5
8000237a:	f9 bc 00 00 	moveq	r12,0
		return TWI_RECEIVE_NACK;
	}

	return TWI_SUCCESS;
}
8000237e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002382:	00 00       	add	r0,r0
80002384:	80 00       	ld.sh	r0,r0[0x0]
80002386:	22 e0       	sub	r0,46
80002388:	00 00       	add	r0,r0
8000238a:	05 f9       	ld.ub	r9,r2[0x7]
8000238c:	00 00       	add	r0,r0
8000238e:	05 f8       	ld.ub	r8,r2[0x7]
80002390:	00 00       	add	r0,r0
80002392:	06 04       	add	r4,r3
80002394:	80 00       	ld.sh	r0,r0[0x0]
80002396:	22 bc       	sub	r12,43
80002398:	00 00       	add	r0,r0
8000239a:	06 10       	sub	r0,r3
8000239c:	00 00       	add	r0,r0
8000239e:	06 0c       	add	r12,r3
800023a0:	00 00       	add	r0,r0
800023a2:	06 00       	add	r0,r3

800023a4 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
800023a4:	eb cd 40 e0 	pushm	r5-r7,lr
800023a8:	18 97       	mov	r7,r12
800023aa:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
800023ac:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
800023b0:	49 f9       	lddpc	r9,8000242c <twi_master_init+0x88>
800023b2:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
800023b4:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
800023b6:	3f f9       	mov	r9,-1
800023b8:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
800023ba:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
800023bc:	e0 69 00 80 	mov	r9,128
800023c0:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800023c2:	e6 18 00 01 	andh	r8,0x1,COH
800023c6:	c0 21       	brne	800023ca <twi_master_init+0x26>
      cpu_irq_enable();
800023c8:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
800023ca:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800023cc:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
800023d0:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
800023d2:	30 3a       	mov	r10,3
800023d4:	e0 6b 01 60 	mov	r11,352
800023d8:	49 6c       	lddpc	r12,80002430 <twi_master_init+0x8c>
800023da:	f0 1f 00 17 	mcall	80002434 <twi_master_init+0x90>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800023de:	e6 16 00 01 	andh	r6,0x1,COH
800023e2:	c0 21       	brne	800023e6 <twi_master_init+0x42>
      cpu_irq_enable();
800023e4:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
800023e6:	6a 19       	ld.w	r9,r5[0x4]
800023e8:	a1 79       	lsl	r9,0x1
800023ea:	6a 08       	ld.w	r8,r5[0x0]
800023ec:	f0 09 0d 08 	divu	r8,r8,r9
800023f0:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800023f2:	e0 48 00 ff 	cp.w	r8,255
800023f6:	e0 8b 00 04 	brhi	800023fe <twi_master_init+0x5a>
800023fa:	30 09       	mov	r9,0
800023fc:	c0 f8       	rjmp	8000241a <twi_master_init+0x76>
800023fe:	30 09       	mov	r9,0
80002400:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
80002402:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
80002404:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80002406:	e0 48 00 ff 	cp.w	r8,255
8000240a:	5f bb       	srhi	r11
8000240c:	58 69       	cp.w	r9,6
8000240e:	5f 8a       	srls	r10
80002410:	f7 ea 00 0a 	and	r10,r11,r10
80002414:	f8 0a 18 00 	cp.b	r10,r12
80002418:	cf 51       	brne	80002402 <twi_master_init+0x5e>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
8000241a:	b1 69       	lsl	r9,0x10
8000241c:	f3 e8 10 89 	or	r9,r9,r8<<0x8
80002420:	f3 e8 10 08 	or	r8,r9,r8
80002424:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
80002426:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000242a:	00 00       	add	r0,r0
8000242c:	00 00       	add	r0,r0
8000242e:	06 04       	add	r4,r3
80002430:	80 00       	ld.sh	r0,r0[0x0]
80002432:	22 04       	sub	r4,32
80002434:	80 00       	ld.sh	r0,r0[0x0]
80002436:	27 b4       	sub	r4,123

80002438 <ui_com_open>:
{
	LED_On(LED0);
}

void ui_com_open(uint8_t port)
{
80002438:	d4 01       	pushm	lr
	LED_On(LED2);
8000243a:	30 4c       	mov	r12,4
8000243c:	f0 1f 00 02 	mcall	80002444 <ui_com_open+0xc>
}
80002440:	d8 02       	popm	pc
80002442:	00 00       	add	r0,r0
80002444:	80 00       	ld.sh	r0,r0[0x0]
80002446:	25 9c       	sub	r12,89

80002448 <ui_wakeup>:
	LED_Off(LED1);
	LED_Off(LED2);
}

void ui_wakeup(void)
{
80002448:	d4 01       	pushm	lr
	LED_On(LED0);
8000244a:	30 1c       	mov	r12,1
8000244c:	f0 1f 00 02 	mcall	80002454 <ui_wakeup+0xc>
}
80002450:	d8 02       	popm	pc
80002452:	00 00       	add	r0,r0
80002454:	80 00       	ld.sh	r0,r0[0x0]
80002456:	25 9c       	sub	r12,89

80002458 <ui_process>:
void ui_com_overflow(void)
{
}

void ui_process(uint16_t framenumber)
{
80002458:	d4 01       	pushm	lr
	if ((framenumber % 1000) == 0) {
8000245a:	5c 7c       	castu.h	r12
8000245c:	e0 69 4d d3 	mov	r9,19923
80002460:	ea 19 10 62 	orh	r9,0x1062
80002464:	f8 09 06 48 	mulu.d	r8,r12,r9
80002468:	f2 08 16 06 	lsr	r8,r9,0x6
8000246c:	e0 69 03 e8 	mov	r9,1000
80002470:	b3 38       	mul	r8,r9
80002472:	10 1c       	sub	r12,r8
80002474:	5c 8c       	casts.h	r12
80002476:	c0 51       	brne	80002480 <ui_process+0x28>
		LED_On(LED1);
80002478:	30 2c       	mov	r12,2
8000247a:	f0 1f 00 07 	mcall	80002494 <ui_process+0x3c>
8000247e:	d8 02       	popm	pc
	}
	if ((framenumber % 1000) == 500) {
80002480:	e0 68 01 f4 	mov	r8,500
80002484:	f0 0c 19 00 	cp.h	r12,r8
80002488:	c0 41       	brne	80002490 <ui_process+0x38>
		LED_Off(LED1);
8000248a:	30 2c       	mov	r12,2
8000248c:	f0 1f 00 03 	mcall	80002498 <ui_process+0x40>
80002490:	d8 02       	popm	pc
80002492:	00 00       	add	r0,r0
80002494:	80 00       	ld.sh	r0,r0[0x0]
80002496:	25 9c       	sub	r12,89
80002498:	80 00       	ld.sh	r0,r0[0x0]
8000249a:	25 ec       	sub	r12,94

8000249c <ui_com_close>:
{
	LED_On(LED2);
}

void ui_com_close(uint8_t port)
{
8000249c:	d4 01       	pushm	lr
	LED_Off(LED2);
8000249e:	30 4c       	mov	r12,4
800024a0:	f0 1f 00 02 	mcall	800024a8 <ui_com_close+0xc>
}
800024a4:	d8 02       	popm	pc
800024a6:	00 00       	add	r0,r0
800024a8:	80 00       	ld.sh	r0,r0[0x0]
800024aa:	25 ec       	sub	r12,94

800024ac <ui_powerdown>:
	LED_Off(LED1);
	LED_Off(LED2);
}

void ui_powerdown(void)
{
800024ac:	d4 01       	pushm	lr
	LED_Off(LED0);
800024ae:	30 1c       	mov	r12,1
800024b0:	f0 1f 00 05 	mcall	800024c4 <ui_powerdown+0x18>
	LED_Off(LED1);
800024b4:	30 2c       	mov	r12,2
800024b6:	f0 1f 00 04 	mcall	800024c4 <ui_powerdown+0x18>
	LED_Off(LED2);
800024ba:	30 4c       	mov	r12,4
800024bc:	f0 1f 00 02 	mcall	800024c4 <ui_powerdown+0x18>
}
800024c0:	d8 02       	popm	pc
800024c2:	00 00       	add	r0,r0
800024c4:	80 00       	ld.sh	r0,r0[0x0]
800024c6:	25 ec       	sub	r12,94

800024c8 <ui_init>:

#include <asf.h>
#include "ui.h"

void ui_init(void)
{
800024c8:	d4 01       	pushm	lr
	LED_On(LED0);
800024ca:	30 1c       	mov	r12,1
800024cc:	f0 1f 00 05 	mcall	800024e0 <ui_init+0x18>
	LED_Off(LED1);
800024d0:	30 2c       	mov	r12,2
800024d2:	f0 1f 00 05 	mcall	800024e4 <ui_init+0x1c>
	LED_Off(LED2);
800024d6:	30 4c       	mov	r12,4
800024d8:	f0 1f 00 03 	mcall	800024e4 <ui_init+0x1c>
}
800024dc:	d8 02       	popm	pc
800024de:	00 00       	add	r0,r0
800024e0:	80 00       	ld.sh	r0,r0[0x0]
800024e2:	25 9c       	sub	r12,89
800024e4:	80 00       	ld.sh	r0,r0[0x0]
800024e6:	25 ec       	sub	r12,94

800024e8 <board_init>:
#if defined (CONF_BOARD_AT45DBX)
#	define AT45DBX_MEM_CNT  1
#endif

void board_init(void)
{
800024e8:	d4 01       	pushm	lr
	gpio_configure_pin(LED0_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800024ea:	30 3b       	mov	r11,3
800024ec:	30 7c       	mov	r12,7
800024ee:	f0 1f 00 14 	mcall	8000253c <board_init+0x54>
	gpio_configure_pin(LED1_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800024f2:	30 3b       	mov	r11,3
800024f4:	30 8c       	mov	r12,8
800024f6:	f0 1f 00 12 	mcall	8000253c <board_init+0x54>
	gpio_configure_pin(LED2_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800024fa:	30 3b       	mov	r11,3
800024fc:	31 5c       	mov	r12,21
800024fe:	f0 1f 00 10 	mcall	8000253c <board_init+0x54>
	gpio_configure_pin(LED3_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002502:	30 3b       	mov	r11,3
80002504:	31 6c       	mov	r12,22
80002506:	f0 1f 00 0e 	mcall	8000253c <board_init+0x54>
//20141103	gpio_configure_pin(GPIO_JOYSTICK_LEFT,GPIO_DIR_INPUT);
//20141103	gpio_configure_pin(GPIO_JOYSTICK_UP,GPIO_DIR_INPUT);
//20141103	gpio_configure_pin(GPIO_JOYSTICK_DOWN,GPIO_DIR_INPUT);

//20141103
	gpio_configure_pin(SGA100_ACC_INT_PIN,GPIO_DIR_INPUT);
8000250a:	30 0b       	mov	r11,0
8000250c:	30 5c       	mov	r12,5
8000250e:	f0 1f 00 0c 	mcall	8000253c <board_init+0x54>
	gpio_configure_pin(BMA150_ACC_INT_PIN,GPIO_DIR_INPUT);
80002512:	30 0b       	mov	r11,0
80002514:	32 2c       	mov	r12,34
80002516:	f0 1f 00 0a 	mcall	8000253c <board_init+0x54>
	gpio_configure_pin(ITG3200_GYR_INT_PIN,GPIO_DIR_INPUT);
8000251a:	30 0b       	mov	r11,0
8000251c:	32 3c       	mov	r12,35
8000251e:	f0 1f 00 08 	mcall	8000253c <board_init+0x54>
	gpio_configure_pin(AK8975_MAG_INT_PIN,GPIO_DIR_INPUT);
80002522:	30 0b       	mov	r11,0
80002524:	30 6c       	mov	r12,6
80002526:	f0 1f 00 06 	mcall	8000253c <board_init+0x54>
		{AVR32_TWI_SDA_0_0_PIN, AVR32_TWI_SDA_0_0_FUNCTION},
		{AVR32_TWI_SCL_0_0_PIN, AVR32_TWI_SCL_0_0_FUNCTION},
	};

	// TWI gpio pins configuration
	gpio_enable_module(TWI_GPIO_MAP,
8000252a:	30 2b       	mov	r11,2
8000252c:	48 5c       	lddpc	r12,80002540 <board_init+0x58>
8000252e:	f0 1f 00 06 	mcall	80002544 <board_init+0x5c>
	// USART GPIO pin configuration.
	static const gpio_map_t COMPORT_GPIO_MAP = {
		{USART_RXD_PIN, USART_RXD_FUNCTION },
		{USART_TXD_PIN, USART_TXD_FUNCTION },
	};
	gpio_enable_module(COMPORT_GPIO_MAP,
80002532:	30 2b       	mov	r11,2
80002534:	48 5c       	lddpc	r12,80002548 <board_init+0x60>
80002536:	f0 1f 00 04 	mcall	80002544 <board_init+0x5c>

	// Assign GPIO pins to USB.
	gpio_enable_module(USB_GPIO_MAP,
			sizeof(USB_GPIO_MAP) / sizeof(USB_GPIO_MAP[0]));
#endif
}
8000253a:	d8 02       	popm	pc
8000253c:	80 00       	ld.sh	r0,r0[0x0]
8000253e:	26 f8       	sub	r8,111
80002540:	80 00       	ld.sh	r0,r0[0x0]
80002542:	b4 10       	st.h	r10[0x2],r0
80002544:	80 00       	ld.sh	r0,r0[0x0]
80002546:	26 c8       	sub	r8,108
80002548:	80 00       	ld.sh	r0,r0[0x0]
8000254a:	b4 00       	st.h	r10[0x0],r0

8000254c <LED_Toggle>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
8000254c:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4

  // Update the saved state of all LEDs with the requested changes.
  Tgl_bits(LED_State, leds);
80002550:	49 18       	lddpc	r8,80002594 <LED_Toggle+0x48>
80002552:	70 09       	ld.w	r9,r8[0x0]
80002554:	f9 e9 20 09 	eor	r9,r12,r9
80002558:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
8000255a:	58 0c       	cp.w	r12,0
8000255c:	5e 0c       	reteq	r12
8000255e:	48 f8       	lddpc	r8,80002598 <LED_Toggle+0x4c>
80002560:	21 08       	sub	r8,16
  {
    // Select the next specified LED and toggle it.
    led_shift = 1 + ctz(leds);
80002562:	18 9a       	mov	r10,r12
80002564:	5c 9a       	brev	r10
80002566:	f4 0a 12 00 	clz	r10,r10
8000256a:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
8000256c:	f4 09 15 04 	lsl	r9,r10,0x4
80002570:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
80002572:	70 09       	ld.w	r9,r8[0x0]
80002574:	a9 69       	lsl	r9,0x8
80002576:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrt  = led_descriptor->GPIO.PIN_MASK;
8000257a:	70 1b       	ld.w	r11,r8[0x4]
8000257c:	f3 4b 00 5c 	st.w	r9[92],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
80002580:	70 1b       	ld.w	r11,r8[0x4]
80002582:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
80002586:	70 1b       	ld.w	r11,r8[0x4]
80002588:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
8000258a:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Tgl_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
8000258e:	ce a1       	brne	80002562 <LED_Toggle+0x16>
80002590:	5e fc       	retal	r12
80002592:	00 00       	add	r0,r0
80002594:	00 00       	add	r0,r0
80002596:	00 08       	add	r8,r0
80002598:	80 00       	ld.sh	r0,r0[0x0]
8000259a:	b4 20       	st.h	r10[0x4],r0

8000259c <LED_On>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
8000259c:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);
800025a0:	49 18       	lddpc	r8,800025e4 <LED_On+0x48>
800025a2:	70 09       	ld.w	r9,r8[0x0]
800025a4:	f9 e9 10 09 	or	r9,r12,r9
800025a8:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
800025aa:	58 0c       	cp.w	r12,0
800025ac:	5e 0c       	reteq	r12
800025ae:	48 f8       	lddpc	r8,800025e8 <LED_On+0x4c>
800025b0:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it on.
    led_shift = 1 + ctz(leds);
800025b2:	18 9a       	mov	r10,r12
800025b4:	5c 9a       	brev	r10
800025b6:	f4 0a 12 00 	clz	r10,r10
800025ba:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
800025bc:	f4 09 15 04 	lsl	r9,r10,0x4
800025c0:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
800025c2:	70 09       	ld.w	r9,r8[0x0]
800025c4:	a9 69       	lsl	r9,0x8
800025c6:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrc  = led_descriptor->GPIO.PIN_MASK;
800025ca:	70 1b       	ld.w	r11,r8[0x4]
800025cc:	f3 4b 00 58 	st.w	r9[88],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
800025d0:	70 1b       	ld.w	r11,r8[0x4]
800025d2:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
800025d6:	70 1b       	ld.w	r11,r8[0x4]
800025d8:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
800025da:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
800025de:	ce a1       	brne	800025b2 <LED_On+0x16>
800025e0:	5e fc       	retal	r12
800025e2:	00 00       	add	r0,r0
800025e4:	00 00       	add	r0,r0
800025e6:	00 08       	add	r8,r0
800025e8:	80 00       	ld.sh	r0,r0[0x0]
800025ea:	b4 20       	st.h	r10[0x4],r0

800025ec <LED_Off>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
800025ec:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);
800025f0:	49 28       	lddpc	r8,80002638 <LED_Off+0x4c>
800025f2:	70 09       	ld.w	r9,r8[0x0]
800025f4:	f8 0a 11 ff 	rsub	r10,r12,-1
800025f8:	f5 e9 00 09 	and	r9,r10,r9
800025fc:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
800025fe:	58 0c       	cp.w	r12,0
80002600:	5e 0c       	reteq	r12
80002602:	48 f8       	lddpc	r8,8000263c <LED_Off+0x50>
80002604:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it off.
    led_shift = 1 + ctz(leds);
80002606:	18 9a       	mov	r10,r12
80002608:	5c 9a       	brev	r10
8000260a:	f4 0a 12 00 	clz	r10,r10
8000260e:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
80002610:	f4 09 15 04 	lsl	r9,r10,0x4
80002614:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
80002616:	70 09       	ld.w	r9,r8[0x0]
80002618:	a9 69       	lsl	r9,0x8
8000261a:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrs  = led_descriptor->GPIO.PIN_MASK;
8000261e:	70 1b       	ld.w	r11,r8[0x4]
80002620:	f3 4b 00 54 	st.w	r9[84],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
80002624:	70 1b       	ld.w	r11,r8[0x4]
80002626:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
8000262a:	70 1b       	ld.w	r11,r8[0x4]
8000262c:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
8000262e:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
80002632:	ce a1       	brne	80002606 <LED_Off+0x1a>
80002634:	5e fc       	retal	r12
80002636:	00 00       	add	r0,r0
80002638:	00 00       	add	r0,r0
8000263a:	00 08       	add	r8,r0
8000263c:	80 00       	ld.sh	r0,r0[0x0]
8000263e:	b4 20       	st.h	r10[0x4],r0

80002640 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002640:	fe 68 14 00 	mov	r8,-125952
80002644:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
80002646:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000264a:	91 09       	st.w	r8[0x0],r9
}
8000264c:	5e fc       	retal	r12
8000264e:	d7 03       	nop

80002650 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
80002650:	d4 01       	pushm	lr
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
80002652:	e0 68 8a 3f 	mov	r8,35391
80002656:	ea 18 01 f7 	orh	r8,0x1f7
8000265a:	10 3c       	cp.w	r12,r8
8000265c:	e0 88 00 06 	brls	80002668 <flashc_set_bus_freq+0x18>
		// Set 1 WS.
		flashc_set_wait_state(1);
80002660:	30 1c       	mov	r12,1
80002662:	f0 1f 00 04 	mcall	80002670 <flashc_set_bus_freq+0x20>
80002666:	d8 02       	popm	pc
	} else {
		// Set 0 WS.
		flashc_set_wait_state(0);
80002668:	30 0c       	mov	r12,0
8000266a:	f0 1f 00 02 	mcall	80002670 <flashc_set_bus_freq+0x20>
8000266e:	d8 02       	popm	pc
80002670:	80 00       	ld.sh	r0,r0[0x0]
80002672:	26 40       	sub	r0,100

80002674 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002674:	f8 08 16 05 	lsr	r8,r12,0x5
80002678:	a9 68       	lsl	r8,0x8
8000267a:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000267e:	58 1b       	cp.w	r11,1
80002680:	c0 d0       	breq	8000269a <gpio_enable_module_pin+0x26>
80002682:	c0 63       	brcs	8000268e <gpio_enable_module_pin+0x1a>
80002684:	58 2b       	cp.w	r11,2
80002686:	c1 00       	breq	800026a6 <gpio_enable_module_pin+0x32>
80002688:	58 3b       	cp.w	r11,3
8000268a:	c1 40       	breq	800026b2 <gpio_enable_module_pin+0x3e>
8000268c:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000268e:	30 19       	mov	r9,1
80002690:	f2 0c 09 49 	lsl	r9,r9,r12
80002694:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002696:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002698:	c1 28       	rjmp	800026bc <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000269a:	30 19       	mov	r9,1
8000269c:	f2 0c 09 49 	lsl	r9,r9,r12
800026a0:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800026a2:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800026a4:	c0 c8       	rjmp	800026bc <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800026a6:	30 19       	mov	r9,1
800026a8:	f2 0c 09 49 	lsl	r9,r9,r12
800026ac:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800026ae:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800026b0:	c0 68       	rjmp	800026bc <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800026b2:	30 19       	mov	r9,1
800026b4:	f2 0c 09 49 	lsl	r9,r9,r12
800026b8:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800026ba:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800026bc:	30 19       	mov	r9,1
800026be:	f2 0c 09 4c 	lsl	r12,r9,r12
800026c2:	91 2c       	st.w	r8[0x8],r12
800026c4:	5e fd       	retal	0
800026c6:	d7 03       	nop

800026c8 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800026c8:	d4 21       	pushm	r4-r7,lr
800026ca:	18 97       	mov	r7,r12
800026cc:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800026ce:	58 0b       	cp.w	r11,0
800026d0:	c0 31       	brne	800026d6 <gpio_enable_module+0xe>
800026d2:	30 05       	mov	r5,0
800026d4:	c0 d8       	rjmp	800026ee <gpio_enable_module+0x26>
800026d6:	30 06       	mov	r6,0
800026d8:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800026da:	6e 1b       	ld.w	r11,r7[0x4]
800026dc:	6e 0c       	ld.w	r12,r7[0x0]
800026de:	f0 1f 00 06 	mcall	800026f4 <gpio_enable_module+0x2c>
800026e2:	18 45       	or	r5,r12
		gpiomap++;
800026e4:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800026e6:	2f f6       	sub	r6,-1
800026e8:	0c 34       	cp.w	r4,r6
800026ea:	fe 9b ff f8 	brhi	800026da <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800026ee:	0a 9c       	mov	r12,r5
800026f0:	d8 22       	popm	r4-r7,pc
800026f2:	00 00       	add	r0,r0
800026f4:	80 00       	ld.sh	r0,r0[0x0]
800026f6:	26 74       	sub	r4,103

800026f8 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026f8:	f8 08 16 05 	lsr	r8,r12,0x5
800026fc:	a9 68       	lsl	r8,0x8
800026fe:	e0 28 f0 00 	sub	r8,61440
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
80002702:	16 99       	mov	r9,r11
80002704:	e2 19 00 04 	andl	r9,0x4,COH
80002708:	c0 70       	breq	80002716 <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
8000270a:	30 19       	mov	r9,1
8000270c:	f2 0c 09 49 	lsl	r9,r9,r12
80002710:	f1 49 00 74 	st.w	r8[116],r9
80002714:	c0 68       	rjmp	80002720 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
80002716:	30 19       	mov	r9,1
80002718:	f2 0c 09 49 	lsl	r9,r9,r12
8000271c:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80002720:	16 99       	mov	r9,r11
80002722:	e2 19 00 80 	andl	r9,0x80,COH
80002726:	c2 40       	breq	8000276e <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
80002728:	16 99       	mov	r9,r11
8000272a:	e2 19 01 80 	andl	r9,0x180,COH
8000272e:	c0 90       	breq	80002740 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002730:	30 19       	mov	r9,1
80002732:	f2 0c 09 49 	lsl	r9,r9,r12
80002736:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
8000273a:	f1 49 00 b8 	st.w	r8[184],r9
8000273e:	c1 88       	rjmp	8000276e <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002740:	16 99       	mov	r9,r11
80002742:	e2 19 02 80 	andl	r9,0x280,COH
80002746:	c0 90       	breq	80002758 <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
80002748:	30 19       	mov	r9,1
8000274a:	f2 0c 09 49 	lsl	r9,r9,r12
8000274e:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002752:	f1 49 00 b8 	st.w	r8[184],r9
80002756:	c0 c8       	rjmp	8000276e <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
80002758:	16 99       	mov	r9,r11
8000275a:	e2 19 03 80 	andl	r9,0x380,COH
8000275e:	c0 80       	breq	8000276e <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002760:	30 19       	mov	r9,1
80002762:	f2 0c 09 49 	lsl	r9,r9,r12
80002766:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000276a:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
8000276e:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002772:	c1 50       	breq	8000279c <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002774:	e2 1b 00 02 	andl	r11,0x2,COH
80002778:	c0 70       	breq	80002786 <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000277a:	30 19       	mov	r9,1
8000277c:	f2 0c 09 49 	lsl	r9,r9,r12
80002780:	f1 49 00 54 	st.w	r8[84],r9
80002784:	c0 68       	rjmp	80002790 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
80002786:	30 19       	mov	r9,1
80002788:	f2 0c 09 49 	lsl	r9,r9,r12
8000278c:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002790:	30 19       	mov	r9,1
80002792:	f2 0c 09 49 	lsl	r9,r9,r12
80002796:	f1 49 00 44 	st.w	r8[68],r9
8000279a:	c0 68       	rjmp	800027a6 <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
8000279c:	30 19       	mov	r9,1
8000279e:	f2 0c 09 49 	lsl	r9,r9,r12
800027a2:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
800027a6:	30 19       	mov	r9,1
800027a8:	f2 0c 09 4c 	lsl	r12,r9,r12
800027ac:	91 1c       	st.w	r8[0x4],r12
}
800027ae:	5e fc       	retal	r12

800027b0 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800027b0:	c0 08       	rjmp	800027b0 <_unhandled_interrupt>
800027b2:	d7 03       	nop

800027b4 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800027b4:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800027b8:	49 99       	lddpc	r9,8000281c <INTC_register_interrupt+0x68>
800027ba:	f2 08 00 39 	add	r9,r9,r8<<0x3
800027be:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800027c2:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800027c4:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800027c8:	58 0a       	cp.w	r10,0
800027ca:	c0 91       	brne	800027dc <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800027cc:	49 59       	lddpc	r9,80002820 <INTC_register_interrupt+0x6c>
800027ce:	49 6a       	lddpc	r10,80002824 <INTC_register_interrupt+0x70>
800027d0:	12 1a       	sub	r10,r9
800027d2:	fe 79 08 00 	mov	r9,-63488
800027d6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027da:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800027dc:	58 1a       	cp.w	r10,1
800027de:	c0 a1       	brne	800027f2 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800027e0:	49 09       	lddpc	r9,80002820 <INTC_register_interrupt+0x6c>
800027e2:	49 2a       	lddpc	r10,80002828 <INTC_register_interrupt+0x74>
800027e4:	12 1a       	sub	r10,r9
800027e6:	bf aa       	sbr	r10,0x1e
800027e8:	fe 79 08 00 	mov	r9,-63488
800027ec:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027f0:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800027f2:	58 2a       	cp.w	r10,2
800027f4:	c0 a1       	brne	80002808 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800027f6:	48 b9       	lddpc	r9,80002820 <INTC_register_interrupt+0x6c>
800027f8:	48 da       	lddpc	r10,8000282c <INTC_register_interrupt+0x78>
800027fa:	12 1a       	sub	r10,r9
800027fc:	bf ba       	sbr	r10,0x1f
800027fe:	fe 79 08 00 	mov	r9,-63488
80002802:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002806:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002808:	48 69       	lddpc	r9,80002820 <INTC_register_interrupt+0x6c>
8000280a:	48 aa       	lddpc	r10,80002830 <INTC_register_interrupt+0x7c>
8000280c:	12 1a       	sub	r10,r9
8000280e:	ea 1a c0 00 	orh	r10,0xc000
80002812:	fe 79 08 00 	mov	r9,-63488
80002816:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000281a:	5e fc       	retal	r12
8000281c:	80 00       	ld.sh	r0,r0[0x0]
8000281e:	b4 60       	st.h	r10[0xc],r0
80002820:	80 00       	ld.sh	r0,r0[0x0]
80002822:	b2 00       	st.h	r9[0x0],r0
80002824:	80 00       	ld.sh	r0,r0[0x0]
80002826:	b3 04       	ld.d	r4,r9
80002828:	80 00       	ld.sh	r0,r0[0x0]
8000282a:	b3 12       	ld.d	r2,--r9
8000282c:	80 00       	ld.sh	r0,r0[0x0]
8000282e:	b3 20       	st.d	r9++,r0
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	b3 2e       	st.d	r9++,lr

80002834 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002834:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002836:	49 18       	lddpc	r8,80002878 <INTC_init_interrupts+0x44>
80002838:	e3 b8 00 01 	mtsr	0x4,r8
8000283c:	49 0e       	lddpc	lr,8000287c <INTC_init_interrupts+0x48>
8000283e:	30 07       	mov	r7,0
80002840:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002842:	49 0c       	lddpc	r12,80002880 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002844:	49 05       	lddpc	r5,80002884 <INTC_init_interrupts+0x50>
80002846:	10 15       	sub	r5,r8
80002848:	fe 76 08 00 	mov	r6,-63488
8000284c:	c1 08       	rjmp	8000286c <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000284e:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002850:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002852:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002854:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002858:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000285a:	10 3a       	cp.w	r10,r8
8000285c:	fe 9b ff fc 	brhi	80002854 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002860:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002864:	2f f7       	sub	r7,-1
80002866:	2f 8e       	sub	lr,-8
80002868:	59 27       	cp.w	r7,18
8000286a:	c0 50       	breq	80002874 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000286c:	7c 08       	ld.w	r8,lr[0x0]
8000286e:	58 08       	cp.w	r8,0
80002870:	ce f1       	brne	8000284e <INTC_init_interrupts+0x1a>
80002872:	cf 7b       	rjmp	80002860 <INTC_init_interrupts+0x2c>
80002874:	d8 22       	popm	r4-r7,pc
80002876:	00 00       	add	r0,r0
80002878:	80 00       	ld.sh	r0,r0[0x0]
8000287a:	b2 00       	st.h	r9[0x0],r0
8000287c:	80 00       	ld.sh	r0,r0[0x0]
8000287e:	b4 60       	st.h	r10[0xc],r0
80002880:	80 00       	ld.sh	r0,r0[0x0]
80002882:	27 b0       	sub	r0,123
80002884:	80 00       	ld.sh	r0,r0[0x0]
80002886:	b3 04       	ld.d	r4,r9

80002888 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002888:	fe 78 08 00 	mov	r8,-63488
8000288c:	e0 69 00 83 	mov	r9,131
80002890:	f2 0c 01 0c 	sub	r12,r9,r12
80002894:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002898:	f2 ca ff c0 	sub	r10,r9,-64
8000289c:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800028a0:	58 08       	cp.w	r8,0
800028a2:	c0 21       	brne	800028a6 <_get_interrupt_handler+0x1e>
800028a4:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800028a6:	f0 08 12 00 	clz	r8,r8
800028aa:	48 5a       	lddpc	r10,800028bc <_get_interrupt_handler+0x34>
800028ac:	f4 09 00 39 	add	r9,r10,r9<<0x3
800028b0:	f0 08 11 1f 	rsub	r8,r8,31
800028b4:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800028b6:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800028ba:	5e fc       	retal	r12
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	b4 60       	st.h	r10[0xc],r0

800028c0 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
800028c0:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
800028c2:	f6 08 15 04 	lsl	r8,r11,0x4
800028c6:	14 38       	cp.w	r8,r10
800028c8:	f9 b8 08 10 	movls	r8,16
800028cc:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
800028d0:	f0 0b 02 4b 	mul	r11,r8,r11
800028d4:	f6 09 16 01 	lsr	r9,r11,0x1
800028d8:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
800028dc:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
800028e0:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
800028e4:	f2 cb 00 01 	sub	r11,r9,1
800028e8:	e0 4b ff fe 	cp.w	r11,65534
800028ec:	e0 88 00 03 	brls	800028f2 <usart_set_async_baudrate+0x32>
800028f0:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
800028f2:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
800028f4:	e8 6e 00 00 	mov	lr,524288
800028f8:	59 08       	cp.w	r8,16
800028fa:	fc 08 17 10 	movne	r8,lr
800028fe:	f9 b8 00 00 	moveq	r8,0
80002902:	e4 1b ff f7 	andh	r11,0xfff7
80002906:	e0 1b fe cf 	andl	r11,0xfecf
8000290a:	16 48       	or	r8,r11
8000290c:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
8000290e:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002912:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002916:	99 89       	st.w	r12[0x20],r9
80002918:	d8 0a       	popm	pc,r12=0

8000291a <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
8000291a:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
8000291c:	e2 18 00 02 	andl	r8,0x2,COH
80002920:	c0 31       	brne	80002926 <usart_write_char+0xc>
80002922:	30 2c       	mov	r12,2
80002924:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002926:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
8000292a:	99 7b       	st.w	r12[0x1c],r11
8000292c:	5e fd       	retal	0
8000292e:	d7 03       	nop

80002930 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002930:	eb cd 40 e0 	pushm	r5-r7,lr
80002934:	18 96       	mov	r6,r12
80002936:	16 95       	mov	r5,r11
80002938:	e0 67 27 0f 	mov	r7,9999
8000293c:	c0 68       	rjmp	80002948 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
8000293e:	58 07       	cp.w	r7,0
80002940:	c0 31       	brne	80002946 <usart_putchar+0x16>
80002942:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002946:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002948:	0a 9b       	mov	r11,r5
8000294a:	0c 9c       	mov	r12,r6
8000294c:	f0 1f 00 03 	mcall	80002958 <usart_putchar+0x28>
80002950:	cf 71       	brne	8000293e <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002952:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002956:	00 00       	add	r0,r0
80002958:	80 00       	ld.sh	r0,r0[0x0]
8000295a:	29 1a       	sub	r10,-111

8000295c <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
8000295c:	78 58       	ld.w	r8,r12[0x14]
8000295e:	e2 18 00 e0 	andl	r8,0xe0,COH
80002962:	c0 30       	breq	80002968 <usart_read_char+0xc>
80002964:	30 4c       	mov	r12,4
80002966:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002968:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
8000296a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000296e:	c0 31       	brne	80002974 <usart_read_char+0x18>
80002970:	30 3c       	mov	r12,3
80002972:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002974:	78 68       	ld.w	r8,r12[0x18]
80002976:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
8000297a:	97 08       	st.w	r11[0x0],r8
8000297c:	5e fd       	retal	0
8000297e:	d7 03       	nop

80002980 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002980:	eb cd 40 c0 	pushm	r6-r7,lr
80002984:	18 96       	mov	r6,r12
80002986:	16 97       	mov	r7,r11
  while (*string != '\0')
80002988:	17 8b       	ld.ub	r11,r11[0x0]
8000298a:	58 0b       	cp.w	r11,0
8000298c:	c0 80       	breq	8000299c <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
8000298e:	2f f7       	sub	r7,-1
80002990:	0c 9c       	mov	r12,r6
80002992:	f0 1f 00 04 	mcall	800029a0 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002996:	0f 8b       	ld.ub	r11,r7[0x0]
80002998:	58 0b       	cp.w	r11,0
8000299a:	cf a1       	brne	8000298e <usart_write_line+0xe>
8000299c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029a0:	80 00       	ld.sh	r0,r0[0x0]
800029a2:	29 30       	sub	r0,-109

800029a4 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
800029a4:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
800029a8:	e6 18 00 01 	andh	r8,0x1,COH
800029ac:	c0 71       	brne	800029ba <usart_reset+0x16>
800029ae:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
800029b0:	3f f8       	mov	r8,-1
800029b2:	99 38       	st.w	r12[0xc],r8
  usart->csr;
800029b4:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
800029b6:	d5 03       	csrf	0x10
800029b8:	c0 48       	rjmp	800029c0 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
800029ba:	3f f8       	mov	r8,-1
800029bc:	99 38       	st.w	r12[0xc],r8
  usart->csr;
800029be:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
800029c0:	30 08       	mov	r8,0
800029c2:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
800029c4:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
800029c6:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
800029c8:	ea 68 61 0c 	mov	r8,680204
800029cc:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
800029ce:	5e fc       	retal	r12

800029d0 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
800029d0:	eb cd 40 e0 	pushm	r5-r7,lr
800029d4:	18 96       	mov	r6,r12
800029d6:	16 97       	mov	r7,r11
800029d8:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
800029da:	f0 1f 00 2f 	mcall	80002a94 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
800029de:	58 07       	cp.w	r7,0
800029e0:	c5 80       	breq	80002a90 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
800029e2:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
800029e4:	30 49       	mov	r9,4
800029e6:	f2 08 18 00 	cp.b	r8,r9
800029ea:	e0 88 00 53 	brls	80002a90 <usart_init_rs232+0xc0>
800029ee:	30 99       	mov	r9,9
800029f0:	f2 08 18 00 	cp.b	r8,r9
800029f4:	e0 8b 00 4e 	brhi	80002a90 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
800029f8:	0f d9       	ld.ub	r9,r7[0x5]
800029fa:	30 78       	mov	r8,7
800029fc:	f0 09 18 00 	cp.b	r9,r8
80002a00:	e0 8b 00 48 	brhi	80002a90 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002a04:	8e 39       	ld.sh	r9,r7[0x6]
80002a06:	e0 68 01 01 	mov	r8,257
80002a0a:	f0 09 19 00 	cp.h	r9,r8
80002a0e:	e0 8b 00 41 	brhi	80002a90 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002a12:	ef 39 00 08 	ld.ub	r9,r7[8]
80002a16:	30 38       	mov	r8,3
80002a18:	f0 09 18 00 	cp.b	r9,r8
80002a1c:	e0 8b 00 3a 	brhi	80002a90 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002a20:	0a 9a       	mov	r10,r5
80002a22:	6e 0b       	ld.w	r11,r7[0x0]
80002a24:	0c 9c       	mov	r12,r6
80002a26:	f0 1f 00 1d 	mcall	80002a98 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002a2a:	58 1c       	cp.w	r12,1
80002a2c:	c3 20       	breq	80002a90 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002a2e:	0f c8       	ld.ub	r8,r7[0x4]
80002a30:	30 99       	mov	r9,9
80002a32:	f2 08 18 00 	cp.b	r8,r9
80002a36:	c0 51       	brne	80002a40 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002a38:	6c 18       	ld.w	r8,r6[0x4]
80002a3a:	b1 b8       	sbr	r8,0x11
80002a3c:	8d 18       	st.w	r6[0x4],r8
80002a3e:	c0 68       	rjmp	80002a4a <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002a40:	6c 19       	ld.w	r9,r6[0x4]
80002a42:	20 58       	sub	r8,5
80002a44:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002a48:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002a4a:	6c 19       	ld.w	r9,r6[0x4]
80002a4c:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002a50:	0f d8       	ld.ub	r8,r7[0x5]
80002a52:	a9 78       	lsl	r8,0x9
80002a54:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002a58:	12 48       	or	r8,r9
80002a5a:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002a5c:	8e 38       	ld.sh	r8,r7[0x6]
80002a5e:	30 29       	mov	r9,2
80002a60:	f2 08 19 00 	cp.h	r8,r9
80002a64:	e0 88 00 09 	brls	80002a76 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002a68:	6c 18       	ld.w	r8,r6[0x4]
80002a6a:	ad b8       	sbr	r8,0xd
80002a6c:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002a6e:	8e b8       	ld.uh	r8,r7[0x6]
80002a70:	20 28       	sub	r8,2
80002a72:	8d a8       	st.w	r6[0x28],r8
80002a74:	c0 68       	rjmp	80002a80 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002a76:	6c 19       	ld.w	r9,r6[0x4]
80002a78:	5c 78       	castu.h	r8
80002a7a:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002a7e:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002a80:	6c 18       	ld.w	r8,r6[0x4]
80002a82:	e0 18 ff f0 	andl	r8,0xfff0
80002a86:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002a88:	35 08       	mov	r8,80
80002a8a:	8d 08       	st.w	r6[0x0],r8
80002a8c:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002a90:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002a94:	80 00       	ld.sh	r0,r0[0x0]
80002a96:	29 a4       	sub	r4,-102
80002a98:	80 00       	ld.sh	r0,r0[0x0]
80002a9a:	28 c0       	sub	r0,-116

80002a9c <udd_sleep_mode>:
		sleepmgr_unlock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
80002a9c:	48 28       	lddpc	r8,80002aa4 <udd_sleep_mode+0x8>
80002a9e:	b0 8c       	st.b	r8[0x0],r12
}
80002aa0:	5e fc       	retal	r12
80002aa2:	00 00       	add	r0,r0
80002aa4:	00 00       	add	r0,r0
80002aa6:	06 f8       	st.b	--r3,r8

80002aa8 <udd_detach>:
	cpu_irq_restore(flags);
}


void udd_detach(void)
{
80002aa8:	d4 01       	pushm	lr
	otg_unfreeze_clock();
80002aaa:	fe 68 08 00 	mov	r8,-129024
80002aae:	70 09       	ld.w	r9,r8[0x0]
80002ab0:	af c9       	cbr	r9,0xe
80002ab2:	91 09       	st.w	r8[0x0],r9

	// Detach device from the bus
	udd_detach_device();
80002ab4:	fe 69 00 00 	mov	r9,-131072
80002ab8:	72 0a       	ld.w	r10,r9[0x0]
80002aba:	a9 aa       	sbr	r10,0x8
80002abc:	93 0a       	st.w	r9[0x0],r10
	otg_freeze_clock();
80002abe:	70 09       	ld.w	r9,r8[0x0]
80002ac0:	af a9       	sbr	r9,0xe
80002ac2:	91 09       	st.w	r8[0x0],r9
	udd_sleep_mode(false);
80002ac4:	30 0c       	mov	r12,0
80002ac6:	f0 1f 00 02 	mcall	80002acc <udd_detach+0x24>
}
80002aca:	d8 02       	popm	pc
80002acc:	80 00       	ld.sh	r0,r0[0x0]
80002ace:	2a 9c       	sub	r12,-87

80002ad0 <udd_is_high_speed>:
#ifdef USB_DEVICE_HS_SUPPORT
	return !Is_udd_full_speed_mode();
#else
	return false;
#endif
}
80002ad0:	5e fd       	retal	0

80002ad2 <udd_set_address>:


void udd_set_address(uint8_t address)
{
	udd_disable_address();
80002ad2:	fe 68 00 00 	mov	r8,-131072
80002ad6:	70 09       	ld.w	r9,r8[0x0]
80002ad8:	a7 d9       	cbr	r9,0x7
80002ada:	91 09       	st.w	r8[0x0],r9
	udd_configure_address(address);
80002adc:	70 09       	ld.w	r9,r8[0x0]
80002ade:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80002ae2:	e0 19 ff 80 	andl	r9,0xff80
80002ae6:	f9 e9 10 09 	or	r9,r12,r9
80002aea:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
80002aec:	70 09       	ld.w	r9,r8[0x0]
80002aee:	a7 b9       	sbr	r9,0x7
80002af0:	91 09       	st.w	r8[0x0],r9
}
80002af2:	5e fc       	retal	r12

80002af4 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
	return udd_get_configured_address();
80002af4:	fe 68 00 00 	mov	r8,-131072
80002af8:	70 0c       	ld.w	r12,r8[0x0]
}
80002afa:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80002afe:	5e fc       	retal	r12

80002b00 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
80002b00:	fe 68 00 20 	mov	r8,-131040
80002b04:	70 0c       	ld.w	r12,r8[0x0]
}
80002b06:	f9 dc c0 6b 	bfextu	r12,r12,0x3,0xb
80002b0a:	5e fc       	retal	r12

80002b0c <udd_get_micro_frame_number>:

uint16_t udd_get_micro_frame_number(void)
{
	return udd_micro_frame_number();
80002b0c:	fe 68 00 00 	mov	r8,-131072
80002b10:	70 8c       	ld.w	r12,r8[0x20]
}
80002b12:	f9 dc c0 0e 	bfextu	r12,r12,0x0,0xe
80002b16:	5e fc       	retal	r12

80002b18 <udd_set_setup_payload>:
}


void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
80002b18:	48 28       	lddpc	r8,80002b20 <udd_set_setup_payload+0x8>
80002b1a:	91 2c       	st.w	r8[0x8],r12
	udd_g_ctrlreq.payload_size = payload_size;
80002b1c:	b0 6b       	st.h	r8[0xc],r11
}
80002b1e:	5e fc       	retal	r12
80002b20:	00 00       	add	r0,r0
80002b22:	0f f0       	ld.ub	r0,r7[0x7]

80002b24 <udd_ep_is_halted>:
}


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	return Is_udd_endpoint_stall_requested(ep & USB_EP_ADDR_MASK);
80002b24:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80002b28:	a3 68       	lsl	r8,0x2
80002b2a:	e0 38 fe 40 	sub	r8,130624
80002b2e:	70 0c       	ld.w	r12,r8[0x0]
}
80002b30:	f9 dc c2 61 	bfextu	r12,r12,0x13,0x1
80002b34:	5e fc       	retal	r12
80002b36:	d7 03       	nop

80002b38 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
80002b38:	d4 01       	pushm	lr
	udd_ep_job_t *ptr_job;
	uint8_t index = ep & USB_EP_ADDR_MASK;
80002b3a:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4

	if (USB_DEVICE_MAX_EP < index) {
80002b3e:	30 39       	mov	r9,3
80002b40:	f2 08 18 00 	cp.b	r8,r9
80002b44:	e0 8b 00 49 	brhi	80002bd6 <udd_ep_set_halt+0x9e>
		return false;
	}

	ptr_job = &udd_ep_job[index - 1];

	if (Is_udd_endpoint_stall_requested(index) // Endpoint stalled
80002b48:	f0 09 15 02 	lsl	r9,r8,0x2
80002b4c:	fe 6e 01 c0 	mov	lr,-130624
80002b50:	f2 0e 00 0a 	add	r10,r9,lr
80002b54:	74 0a       	ld.w	r10,r10[0x0]
80002b56:	e6 1a 00 08 	andh	r10,0x8,COH
80002b5a:	c3 f1       	brne	80002bd8 <udd_ep_set_halt+0xa0>

	if (USB_DEVICE_MAX_EP < index) {
		return false;
	}

	ptr_job = &udd_ep_job[index - 1];
80002b5c:	f0 ca 00 01 	sub	r10,r8,1
80002b60:	f4 0a 00 2a 	add	r10,r10,r10<<0x2
80002b64:	49 eb       	lddpc	r11,80002bdc <udd_ep_set_halt+0xa4>
80002b66:	f6 0a 00 2a 	add	r10,r11,r10<<0x2

	if (Is_udd_endpoint_stall_requested(index) // Endpoint stalled
			|| ptr_job->stall_requested) { // Endpoint stall is requested
80002b6a:	74 0b       	ld.w	r11,r10[0x0]
		return false;
	}

	ptr_job = &udd_ep_job[index - 1];

	if (Is_udd_endpoint_stall_requested(index) // Endpoint stalled
80002b6c:	16 9e       	mov	lr,r11
80002b6e:	e6 1e 20 00 	andh	lr,0x2000,COH
80002b72:	c3 31       	brne	80002bd8 <udd_ep_set_halt+0xa0>
			|| ptr_job->stall_requested) { // Endpoint stall is requested
		return true; // Already STALL
	}

	if (ptr_job->busy == true) {
80002b74:	58 0b       	cp.w	r11,0
80002b76:	c3 05       	brlt	80002bd6 <udd_ep_set_halt+0x9e>
		return false; // Job on going, stall impossible
	}

	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(index))) {
80002b78:	30 0b       	mov	r11,0
80002b7a:	f6 0c 18 00 	cp.b	r12,r11
80002b7e:	c1 94       	brge	80002bb0 <udd_ep_set_halt+0x78>
80002b80:	fe 6c 01 30 	mov	r12,-130768
80002b84:	f2 0c 00 0b 	add	r11,r9,r12
80002b88:	76 0b       	ld.w	r11,r11[0x0]
80002b8a:	f7 db c1 82 	bfextu	r11,r11,0xc,0x2
80002b8e:	c1 10       	breq	80002bb0 <udd_ep_set_halt+0x78>
			// Delay the stall after the end of IN transfer on USB line
			ptr_job->stall_requested = true;
80002b90:	74 0b       	ld.w	r11,r10[0x0]
80002b92:	30 1c       	mov	r12,1
80002b94:	f7 dc d3 a1 	bfins	r11,r12,0x1d,0x1
80002b98:	95 0b       	st.w	r10[0x0],r11
			udd_enable_bank_interrupt(index);
80002b9a:	e0 39 fe 10 	sub	r9,130576
80002b9e:	e0 6a 10 00 	mov	r10,4096
80002ba2:	93 0a       	st.w	r9[0x0],r10
			udd_enable_endpoint_interrupt(index);
80002ba4:	f4 08 09 48 	lsl	r8,r10,r8
80002ba8:	fe 69 00 00 	mov	r9,-131072
80002bac:	93 68       	st.w	r9[0x18],r8
			return true;
80002bae:	d8 02       	popm	pc
	}
	
	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(index);
80002bb0:	fe 6a 01 00 	mov	r10,-130816
80002bb4:	f2 0a 00 08 	add	r8,r9,r10
80002bb8:	70 0a       	ld.w	r10,r8[0x0]
80002bba:	a9 da       	cbr	r10,0x9
80002bbc:	91 0a       	st.w	r8[0x0],r10
	udd_ack_stall(index);
80002bbe:	fe 6e 01 60 	mov	lr,-130720
80002bc2:	f2 0e 00 08 	add	r8,r9,lr
80002bc6:	34 0a       	mov	r10,64
80002bc8:	91 0a       	st.w	r8[0x0],r10
	udd_enable_stall_handshake(index);
80002bca:	e0 39 fe 10 	sub	r9,130576
80002bce:	e8 68 00 00 	mov	r8,524288
80002bd2:	93 08       	st.w	r9[0x0],r8
80002bd4:	da 0a       	popm	pc,r12=1
	return true;
80002bd6:	d8 0a       	popm	pc,r12=0
80002bd8:	da 0a       	popm	pc,r12=1
80002bda:	00 00       	add	r0,r0
80002bdc:	00 00       	add	r0,r0
80002bde:	06 bc       	st.h	r3++,r12

80002be0 <udd_ep_clear_halt>:
}


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
80002be0:	d4 01       	pushm	lr
	bool b_stall_cleared = false;
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
80002be2:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep)
80002be6:	30 38       	mov	r8,3
80002be8:	f0 0c 18 00 	cp.b	r12,r8
80002bec:	e0 88 00 03 	brls	80002bf2 <udd_ep_clear_halt+0x12>
80002bf0:	d8 0a       	popm	pc,r12=0
		return false;
	ptr_job = &udd_ep_job[ep - 1];
80002bf2:	18 99       	mov	r9,r12
80002bf4:	f8 c8 00 01 	sub	r8,r12,1
80002bf8:	f0 08 00 28 	add	r8,r8,r8<<0x2
80002bfc:	4a aa       	lddpc	r10,80002ca4 <udd_ep_clear_halt+0xc4>
80002bfe:	f4 08 00 28 	add	r8,r10,r8<<0x2

	if (ptr_job->stall_requested) {
80002c02:	70 0a       	ld.w	r10,r8[0x0]
80002c04:	e6 1a 20 00 	andh	r10,0x2000,COH
80002c08:	c0 31       	brne	80002c0e <udd_ep_clear_halt+0x2e>
80002c0a:	30 0b       	mov	r11,0
80002c0c:	c1 38       	rjmp	80002c32 <udd_ep_clear_halt+0x52>
		// Endpoint stall has been requested but not done
		// Remove stall request
		ptr_job->stall_requested = false;
80002c0e:	70 0a       	ld.w	r10,r8[0x0]
80002c10:	30 0b       	mov	r11,0
80002c12:	f5 db d3 a1 	bfins	r10,r11,0x1d,0x1
80002c16:	91 0a       	st.w	r8[0x0],r10
		udd_disable_bank_interrupt(ep);
80002c18:	f8 0b 15 02 	lsl	r11,r12,0x2
80002c1c:	e0 3b fd e0 	sub	r11,130528
80002c20:	e0 6a 10 00 	mov	r10,4096
80002c24:	97 0a       	st.w	r11[0x0],r10
		udd_disable_endpoint_interrupt(ep);
80002c26:	f4 0c 09 4c 	lsl	r12,r10,r12
80002c2a:	fe 6b 00 00 	mov	r11,-131072
80002c2e:	97 5c       	st.w	r11[0x14],r12
80002c30:	30 1b       	mov	r11,1
		b_stall_cleared = true;
	}
	if (Is_udd_endpoint_stall_requested(ep)) { 
80002c32:	a3 69       	lsl	r9,0x2
80002c34:	fe 6c 01 c0 	mov	r12,-130624
80002c38:	f2 0c 00 0a 	add	r10,r9,r12
80002c3c:	74 0a       	ld.w	r10,r10[0x0]
80002c3e:	e6 1a 00 08 	andh	r10,0x8,COH
80002c42:	c2 30       	breq	80002c88 <udd_ep_clear_halt+0xa8>
		if (Is_udd_stall(ep)) {
80002c44:	fe 6b 01 30 	mov	r11,-130768
80002c48:	f2 0b 00 0a 	add	r10,r9,r11
80002c4c:	74 0a       	ld.w	r10,r10[0x0]
80002c4e:	e2 1a 00 40 	andl	r10,0x40,COH
80002c52:	c0 e0       	breq	80002c6e <udd_ep_clear_halt+0x8e>
			udd_ack_stall(ep);
80002c54:	fe 6c 01 60 	mov	r12,-130720
80002c58:	f2 0c 00 0a 	add	r10,r9,r12
80002c5c:	34 0b       	mov	r11,64
80002c5e:	95 0b       	st.w	r10[0x0],r11
			// A packet has been stalled
			// then reset datatoggle
			udd_reset_data_toggle(ep);
80002c60:	fe 6b 01 f0 	mov	r11,-130576
80002c64:	f2 0b 00 0a 	add	r10,r9,r11
80002c68:	e4 6b 00 00 	mov	r11,262144
80002c6c:	95 0b       	st.w	r10[0x0],r11
		}
		// Disable stall
		udd_disable_stall_handshake(ep);
80002c6e:	fe 6c 02 20 	mov	r12,-130528
80002c72:	f2 0c 00 0a 	add	r10,r9,r12
80002c76:	e8 6b 00 00 	mov	r11,524288
80002c7a:	95 0b       	st.w	r10[0x0],r11
		udd_enable_endpoint_bank_autoswitch(ep);
80002c7c:	e0 39 ff 00 	sub	r9,130816
80002c80:	72 0a       	ld.w	r10,r9[0x0]
80002c82:	a9 ba       	sbr	r10,0x9
80002c84:	93 0a       	st.w	r9[0x0],r10
80002c86:	c0 38       	rjmp	80002c8c <udd_ep_clear_halt+0xac>
		b_stall_cleared = true;
	}
	if (b_stall_cleared) {
80002c88:	58 0b       	cp.w	r11,0
80002c8a:	c0 b0       	breq	80002ca0 <udd_ep_clear_halt+0xc0>
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
80002c8c:	70 09       	ld.w	r9,r8[0x0]
80002c8e:	58 09       	cp.w	r9,0
80002c90:	c0 84       	brge	80002ca0 <udd_ep_clear_halt+0xc0>
			ptr_job->busy = false;
80002c92:	30 0a       	mov	r10,0
80002c94:	f3 da d3 e1 	bfins	r9,r10,0x1f,0x1
80002c98:	91 09       	st.w	r8[0x0],r9
			ptr_job->call_nohalt();
80002c9a:	70 48       	ld.w	r8,r8[0x10]
80002c9c:	5d 18       	icall	r8
80002c9e:	da 0a       	popm	pc,r12=1
80002ca0:	da 0a       	popm	pc,r12=1
80002ca2:	00 00       	add	r0,r0
80002ca4:	00 00       	add	r0,r0
80002ca6:	06 bc       	st.h	r3++,r12

80002ca8 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
80002ca8:	30 59       	mov	r9,5
80002caa:	48 58       	lddpc	r8,80002cbc <udd_ctrl_stall_data+0x14>
80002cac:	91 09       	st.w	r8[0x0],r9
	udd_enable_stall_handshake(0);
80002cae:	e8 69 00 00 	mov	r9,524288
80002cb2:	fe 68 01 f0 	mov	r8,-130576
80002cb6:	91 09       	st.w	r8[0x0],r9
}
80002cb8:	5e fc       	retal	r12
80002cba:	00 00       	add	r0,r0
80002cbc:	00 00       	add	r0,r0
80002cbe:	07 00       	ld.w	r0,r3++

80002cc0 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
80002cc0:	d4 01       	pushm	lr
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
80002cc2:	48 48       	lddpc	r8,80002cd0 <udd_ctrl_endofrequest+0x10>
80002cc4:	70 48       	ld.w	r8,r8[0x10]
80002cc6:	58 08       	cp.w	r8,0
80002cc8:	c0 20       	breq	80002ccc <udd_ctrl_endofrequest+0xc>
		udd_g_ctrlreq.callback();
80002cca:	5d 18       	icall	r8
80002ccc:	d8 02       	popm	pc
80002cce:	00 00       	add	r0,r0
80002cd0:	00 00       	add	r0,r0
80002cd2:	0f f0       	ld.ub	r0,r7[0x7]

80002cd4 <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
80002cd4:	d4 01       	pushm	lr
80002cd6:	16 99       	mov	r9,r11
	if (ptr_job->busy == false) {
80002cd8:	78 08       	ld.w	r8,r12[0x0]
80002cda:	58 08       	cp.w	r8,0
80002cdc:	c1 84       	brge	80002d0c <udd_ep_finish_job+0x38>
		return; // No on-going job
	}
	ptr_job->busy = false;
80002cde:	30 0b       	mov	r11,0
80002ce0:	f1 db d3 e1 	bfins	r8,r11,0x1f,0x1
80002ce4:	99 08       	st.w	r12[0x0],r8
	if (NULL == ptr_job->call_trans) {
80002ce6:	78 48       	ld.w	r8,r12[0x10]
80002ce8:	58 08       	cp.w	r8,0
80002cea:	c1 10       	breq	80002d0c <udd_ep_finish_job+0x38>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
80002cec:	f4 0b 15 02 	lsl	r11,r10,0x2
80002cf0:	e0 3b ff 00 	sub	r11,130816
80002cf4:	76 0b       	ld.w	r11,r11[0x0]
80002cf6:	e2 1b 01 00 	andl	r11,0x100,COH
80002cfa:	c0 60       	breq	80002d06 <udd_ep_finish_job+0x32>
		ep_num |= USB_EP_DIR_IN;
80002cfc:	ea 1a ff ff 	orh	r10,0xffff
80002d00:	e8 1a ff 80 	orl	r10,0xff80
80002d04:	5c 5a       	castu.b	r10
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
80002d06:	78 2b       	ld.w	r11,r12[0x8]
80002d08:	12 9c       	mov	r12,r9
80002d0a:	5d 18       	icall	r8
80002d0c:	d8 02       	popm	pc
80002d0e:	d7 03       	nop

80002d10 <udd_ep_abort_job>:
	}
}


static void udd_ep_abort_job(udd_ep_id_t ep)
{
80002d10:	d4 01       	pushm	lr
	ep &= USB_EP_ADDR_MASK;
80002d12:	f5 dc c0 04 	bfextu	r10,r12,0x0,0x4

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
80002d16:	f4 cc 00 01 	sub	r12,r10,1
80002d1a:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80002d1e:	30 1b       	mov	r11,1
80002d20:	48 38       	lddpc	r8,80002d2c <udd_ep_abort_job+0x1c>
80002d22:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80002d26:	f0 1f 00 03 	mcall	80002d30 <udd_ep_abort_job+0x20>
}
80002d2a:	d8 02       	popm	pc
80002d2c:	00 00       	add	r0,r0
80002d2e:	06 bc       	st.h	r3++,r12
80002d30:	80 00       	ld.sh	r0,r0[0x0]
80002d32:	2c d4       	sub	r4,-51

80002d34 <udd_ep_abort>:
	return true;
}


void udd_ep_abort(udd_ep_id_t ep)
{
80002d34:	d4 01       	pushm	lr
	uint8_t index = ep & USB_EP_ADDR_MASK;
80002d36:	f3 dc c0 04 	bfextu	r9,r12,0x0,0x4

	// Stop DMA transfer
	udd_disable_endpoint_dma_interrupt(index);
80002d3a:	f2 c8 00 01 	sub	r8,r9,1
80002d3e:	30 0a       	mov	r10,0
80002d40:	ea 1a 02 00 	orh	r10,0x200
80002d44:	f4 08 09 4a 	lsl	r10,r10,r8
80002d48:	fe 68 00 00 	mov	r8,-131072
80002d4c:	91 5a       	st.w	r8[0x14],r10
	udd_endpoint_dma_set_control(index, 0);
80002d4e:	f2 0a 15 04 	lsl	r10,r9,0x4
80002d52:	e0 3a fd 00 	sub	r10,130304
80002d56:	30 0b       	mov	r11,0
80002d58:	95 2b       	st.w	r10[0x8],r11
	// Kill banks
	udd_disable_endpoint_interrupt(index);
80002d5a:	e0 6a 10 00 	mov	r10,4096
80002d5e:	f4 09 09 4a 	lsl	r10,r10,r9
80002d62:	91 5a       	st.w	r8[0x14],r10
	while (udd_nb_busy_bank(index)) {
80002d64:	a3 69       	lsl	r9,0x2
80002d66:	fe 68 01 30 	mov	r8,-130768
80002d6a:	f2 08 00 0a 	add	r10,r9,r8
		udd_kill_last_in_bank(index);
80002d6e:	fe 68 01 f0 	mov	r8,-130576
80002d72:	f2 08 00 0e 	add	lr,r9,r8
80002d76:	e0 6b 20 00 	mov	r11,8192
		while(Is_udd_killing_last_in_bank(index));
80002d7a:	e0 39 fe 40 	sub	r9,130624
	// Stop DMA transfer
	udd_disable_endpoint_dma_interrupt(index);
	udd_endpoint_dma_set_control(index, 0);
	// Kill banks
	udd_disable_endpoint_interrupt(index);
	while (udd_nb_busy_bank(index)) {
80002d7e:	c0 68       	rjmp	80002d8a <udd_ep_abort+0x56>
		udd_kill_last_in_bank(index);
80002d80:	9d 0b       	st.w	lr[0x0],r11
		while(Is_udd_killing_last_in_bank(index));
80002d82:	72 08       	ld.w	r8,r9[0x0]
80002d84:	e2 18 20 00 	andl	r8,0x2000,COH
80002d88:	cf d1       	brne	80002d82 <udd_ep_abort+0x4e>
	// Stop DMA transfer
	udd_disable_endpoint_dma_interrupt(index);
	udd_endpoint_dma_set_control(index, 0);
	// Kill banks
	udd_disable_endpoint_interrupt(index);
	while (udd_nb_busy_bank(index)) {
80002d8a:	74 08       	ld.w	r8,r10[0x0]
80002d8c:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80002d90:	cf 81       	brne	80002d80 <udd_ep_abort+0x4c>
		udd_kill_last_in_bank(index);
		while(Is_udd_killing_last_in_bank(index));
	}
	udd_ep_abort_job(ep);
80002d92:	f0 1f 00 02 	mcall	80002d98 <udd_ep_abort+0x64>
}
80002d96:	d8 02       	popm	pc
80002d98:	80 00       	ld.sh	r0,r0[0x0]
80002d9a:	2d 10       	sub	r0,-47

80002d9c <udd_ep_free>:
	return true;
}


void udd_ep_free(udd_ep_id_t ep)
{
80002d9c:	eb cd 40 80 	pushm	r7,lr
	uint8_t index = ep & USB_EP_ADDR_MASK;
80002da0:	ef dc c0 04 	bfextu	r7,r12,0x0,0x4

	if (USB_DEVICE_MAX_EP < index) {
80002da4:	30 38       	mov	r8,3
80002da6:	f0 07 18 00 	cp.b	r7,r8
80002daa:	e0 8b 00 1f 	brhi	80002de8 <udd_ep_free+0x4c>
		return;
	}
	udd_disable_endpoint(index);
80002dae:	fe 68 00 00 	mov	r8,-131072
80002db2:	70 7a       	ld.w	r10,r8[0x1c]
80002db4:	30 19       	mov	r9,1
80002db6:	f2 07 09 49 	lsl	r9,r9,r7
80002dba:	5c d9       	com	r9
80002dbc:	14 69       	and	r9,r10
80002dbe:	91 79       	st.w	r8[0x1c],r9
	udd_unallocate_memory(index);
80002dc0:	ee 08 15 02 	lsl	r8,r7,0x2
80002dc4:	e0 38 ff 00 	sub	r8,130816
80002dc8:	70 09       	ld.w	r9,r8[0x0]
80002dca:	a1 d9       	cbr	r9,0x1
80002dcc:	91 09       	st.w	r8[0x0],r9
	udd_ep_abort_job(ep);
80002dce:	f0 1f 00 08 	mcall	80002dec <udd_ep_free+0x50>
	udd_ep_job[index - 1].stall_requested = false;
80002dd2:	20 17       	sub	r7,1
80002dd4:	ee 07 00 27 	add	r7,r7,r7<<0x2
80002dd8:	48 68       	lddpc	r8,80002df0 <udd_ep_free+0x54>
80002dda:	f0 07 00 27 	add	r7,r8,r7<<0x2
80002dde:	6e 08       	ld.w	r8,r7[0x0]
80002de0:	30 09       	mov	r9,0
80002de2:	f1 d9 d3 a1 	bfins	r8,r9,0x1d,0x1
80002de6:	8f 08       	st.w	r7[0x0],r8
80002de8:	e3 cd 80 80 	ldm	sp++,r7,pc
80002dec:	80 00       	ld.sh	r0,r0[0x0]
80002dee:	2d 10       	sub	r0,-47
80002df0:	00 00       	add	r0,r0
80002df2:	06 bc       	st.h	r3++,r12

80002df4 <udd_ep_trans_done>:
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}

static void udd_ep_trans_done(udd_ep_id_t ep)
{
80002df4:	eb cd 40 c0 	pushm	r6-r7,lr
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
80002df8:	18 99       	mov	r9,r12
80002dfa:	f8 c8 00 01 	sub	r8,r12,1
80002dfe:	f0 08 00 28 	add	r8,r8,r8<<0x2
80002e02:	4d 1a       	lddpc	r10,80002f44 <udd_ep_trans_done+0x150>
80002e04:	f4 08 00 28 	add	r8,r10,r8<<0x2

	if (!ptr_job->busy) {
80002e08:	70 0a       	ld.w	r10,r8[0x0]
80002e0a:	58 0a       	cp.w	r10,0
80002e0c:	e0 84 00 9a 	brge	80002f40 <udd_ep_trans_done+0x14c>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->nb_trans != ptr_job->buf_size) {
80002e10:	70 3a       	ld.w	r10,r8[0xc]
80002e12:	70 2b       	ld.w	r11,r8[0x8]
80002e14:	16 3a       	cp.w	r10,r11
80002e16:	c6 20       	breq	80002eda <udd_ep_trans_done+0xe6>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
80002e18:	f6 0a 01 0a 	sub	r10,r11,r10

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
80002e1c:	e0 5a 00 00 	cp.w	r10,65536
80002e20:	e0 88 00 06 	brls	80002e2c <udd_ep_trans_done+0x38>
80002e24:	e0 7a 00 00 	mov	r10,65536
80002e28:	30 0e       	mov	lr,0
80002e2a:	c0 38       	rjmp	80002e30 <udd_ep_trans_done+0x3c>
			// Set 0 to transfer the maximum
			udd_dma_ctrl = (0 <<
					AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		} else {
			udd_dma_ctrl = (next_trans <<
80002e2c:	f4 0e 15 10 	lsl	lr,r10,0x10
					AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		}
		if (Is_udd_endpoint_in(ep)) {
80002e30:	f2 0b 15 02 	lsl	r11,r9,0x2
80002e34:	e0 3b ff 00 	sub	r11,130816
80002e38:	76 07       	ld.w	r7,r11[0x0]
80002e3a:	e2 17 01 00 	andl	r7,0x100,COH
80002e3e:	c1 20       	breq	80002e62 <udd_ep_trans_done+0x6e>
			if (0 != next_trans % udd_get_endpoint_size(ep)) {
80002e40:	76 0b       	ld.w	r11,r11[0x0]
80002e42:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80002e46:	30 87       	mov	r7,8
80002e48:	ee 0b 09 4b 	lsl	r11,r7,r11
80002e4c:	20 1b       	sub	r11,1
80002e4e:	f5 eb 00 0b 	and	r11,r10,r11
80002e52:	c1 80       	breq	80002e82 <udd_ep_trans_done+0x8e>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_DMAEND_EN_MASK;
80002e54:	0e 4e       	or	lr,r7
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
80002e56:	70 0b       	ld.w	r11,r8[0x0]
80002e58:	30 07       	mov	r7,0
80002e5a:	f7 d7 d3 c1 	bfins	r11,r7,0x1e,0x1
80002e5e:	91 0b       	st.w	r8[0x0],r11
80002e60:	c1 18       	rjmp	80002e82 <udd_ep_trans_done+0x8e>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
80002e62:	76 07       	ld.w	r7,r11[0x0]
80002e64:	ef d7 c1 62 	bfextu	r7,r7,0xb,0x2
80002e68:	58 17       	cp.w	r7,1
80002e6a:	c0 a1       	brne	80002e7e <udd_ep_trans_done+0x8a>
					|| (next_trans <= udd_get_endpoint_size(ep))) {
80002e6c:	76 0b       	ld.w	r11,r11[0x0]
				udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_DMAEND_EN_MASK;
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
80002e6e:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80002e72:	30 87       	mov	r7,8
80002e74:	ee 0b 09 4b 	lsl	r11,r7,r11
80002e78:	16 3a       	cp.w	r10,r11
80002e7a:	e0 8b 00 04 	brhi	80002e82 <udd_ep_trans_done+0x8e>
					|| (next_trans <= udd_get_endpoint_size(ep))) {

				// Enable short packet reception
				udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_EOT_IRQ_EN_MASK
80002e7e:	e8 1e 00 14 	orl	lr,0x14
						| AVR32_USBB_UDDMA1_CONTROL_BUFF_CLOSE_IN_EN_MASK;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (U32) &ptr_job->buf[ptr_job->nb_trans]);
80002e82:	f2 0b 15 04 	lsl	r11,r9,0x4
80002e86:	e0 3b fd 00 	sub	r11,130304
80002e8a:	70 16       	ld.w	r6,r8[0x4]
80002e8c:	70 37       	ld.w	r7,r8[0xc]
80002e8e:	ec 07 00 07 	add	r7,r6,r7
80002e92:	97 17       	st.w	r11[0x4],r7

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002e94:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002e98:	d3 03       	ssrf	0x10
				AVR32_USBB_UDDMA1_CONTROL_CH_EN_MASK;

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if ( !(udd_endpoint_dma_get_status(ep)
80002e9a:	76 37       	ld.w	r7,r11[0xc]
80002e9c:	e2 17 00 10 	andl	r7,0x10,COH
80002ea0:	c1 71       	brne	80002ece <udd_ep_trans_done+0xda>
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (U32) &ptr_job->buf[ptr_job->nb_trans]);
		udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_EOBUFF_IRQ_EN_MASK |
80002ea2:	e8 1e 00 21 	orl	lr,0x21
		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if ( !(udd_endpoint_dma_get_status(ep)
				& AVR32_USBB_UDDMA1_STATUS_EOT_STA_MASK)) {
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
80002ea6:	97 2e       	st.w	r11[0x8],lr
			ptr_job->nb_trans += next_trans;
80002ea8:	70 39       	ld.w	r9,r8[0xc]
80002eaa:	f2 0a 00 0a 	add	r10,r9,r10
80002eae:	91 3a       	st.w	r8[0xc],r10
			udd_enable_endpoint_dma_interrupt(ep);
80002eb0:	20 1c       	sub	r12,1
80002eb2:	30 08       	mov	r8,0
80002eb4:	ea 18 02 00 	orh	r8,0x200
80002eb8:	f0 0c 09 4c 	lsl	r12,r8,r12
80002ebc:	fe 68 00 00 	mov	r8,-131072
80002ec0:	91 6c       	st.w	r8[0x18],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002ec2:	e6 16 00 01 	andh	r6,0x1,COH
80002ec6:	c0 21       	brne	80002eca <udd_ep_trans_done+0xd6>
      cpu_irq_enable();
80002ec8:	d5 03       	csrf	0x10
			cpu_irq_restore(flags);
			return;
80002eca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002ece:	e6 16 00 01 	andh	r6,0x1,COH
80002ed2:	c0 21       	brne	80002ed6 <udd_ep_trans_done+0xe2>
      cpu_irq_enable();
80002ed4:	d5 03       	csrf	0x10
		cpu_irq_restore(flags);

		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->nb_trans;
80002ed6:	70 3a       	ld.w	r10,r8[0xc]
80002ed8:	91 2a       	st.w	r8[0x8],r10
	}
	if (Is_udd_endpoint_in(ep)) {
80002eda:	a3 69       	lsl	r9,0x2
80002edc:	fe 6b 01 00 	mov	r11,-130816
80002ee0:	f2 0b 00 0a 	add	r10,r9,r11
80002ee4:	74 0a       	ld.w	r10,r10[0x0]
80002ee6:	e2 1a 01 00 	andl	r10,0x100,COH
80002eea:	c2 60       	breq	80002f36 <udd_ep_trans_done+0x142>
		if (ptr_job->b_shortpacket) {
80002eec:	70 0a       	ld.w	r10,r8[0x0]
80002eee:	e6 1a 40 00 	andh	r10,0x4000,COH
80002ef2:	c2 20       	breq	80002f36 <udd_ep_trans_done+0x142>
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			udd_ack_in_send(ep);
80002ef4:	fe 6a 01 60 	mov	r10,-130720
80002ef8:	f2 0a 00 08 	add	r8,r9,r10
80002efc:	30 1a       	mov	r10,1
80002efe:	91 0a       	st.w	r8[0x0],r10
			if (Is_udd_write_enabled(ep)) {
80002f00:	fe 6b 01 30 	mov	r11,-130768
80002f04:	f2 0b 00 08 	add	r8,r9,r11
80002f08:	70 08       	ld.w	r8,r8[0x0]
80002f0a:	e6 18 00 01 	andh	r8,0x1,COH
80002f0e:	c0 70       	breq	80002f1c <udd_ep_trans_done+0x128>
				// Force interrupt in case of ep already free
				udd_raise_in_send(ep);
80002f10:	fe 6a 01 90 	mov	r10,-130672
80002f14:	f2 0a 00 08 	add	r8,r9,r10
80002f18:	30 1a       	mov	r10,1
80002f1a:	91 0a       	st.w	r8[0x0],r10
			}
			udd_enable_in_send_interrupt(ep);
80002f1c:	e0 39 fe 10 	sub	r9,130576
80002f20:	30 18       	mov	r8,1
80002f22:	93 08       	st.w	r9[0x0],r8
			udd_enable_endpoint_interrupt(ep);
80002f24:	e0 68 10 00 	mov	r8,4096
80002f28:	f0 0c 09 4c 	lsl	r12,r8,r12
80002f2c:	fe 68 00 00 	mov	r8,-131072
80002f30:	91 6c       	st.w	r8[0x18],r12
			return;
80002f32:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
	}
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
80002f36:	18 9a       	mov	r10,r12
80002f38:	30 0b       	mov	r11,0
80002f3a:	10 9c       	mov	r12,r8
80002f3c:	f0 1f 00 03 	mcall	80002f48 <udd_ep_trans_done+0x154>
80002f40:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002f44:	00 00       	add	r0,r0
80002f46:	06 bc       	st.h	r3++,r12
80002f48:	80 00       	ld.sh	r0,r0[0x0]
80002f4a:	2c d4       	sub	r4,-51

80002f4c <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
80002f4c:	eb cd 40 e0 	pushm	r5-r7,lr
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
80002f50:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep) {
80002f54:	30 3e       	mov	lr,3
80002f56:	fc 0c 18 00 	cp.b	r12,lr
80002f5a:	e0 8b 00 40 	brhi	80002fda <udd_ep_run+0x8e>
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
80002f5e:	fe 6e 00 00 	mov	lr,-131072
80002f62:	7c 77       	ld.w	r7,lr[0x1c]
80002f64:	18 96       	mov	r6,r12
80002f66:	30 1e       	mov	lr,1
80002f68:	fc 0c 09 4e 	lsl	lr,lr,r12
80002f6c:	0e 6e       	and	lr,r7
80002f6e:	c3 60       	breq	80002fda <udd_ep_run+0x8e>
			|| Is_udd_endpoint_stall_requested(ep)
80002f70:	f8 0e 15 02 	lsl	lr,r12,0x2
80002f74:	e0 3e fe 40 	sub	lr,130624
80002f78:	7c 0e       	ld.w	lr,lr[0x0]
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
80002f7a:	e6 1e 00 08 	andh	lr,0x8,COH
80002f7e:	c2 e1       	brne	80002fda <udd_ep_run+0x8e>
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
80002f80:	20 1c       	sub	r12,1
80002f82:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80002f86:	49 77       	lddpc	r7,80002fe0 <udd_ep_run+0x94>
80002f88:	ee 0c 00 2e 	add	lr,r7,r12<<0x2

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
80002f8c:	7c 0c       	ld.w	r12,lr[0x0]
80002f8e:	e6 1c 20 00 	andh	r12,0x2000,COH
80002f92:	c2 41       	brne	80002fda <udd_ep_run+0x8e>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f94:	e1 bc 00 00 	mfsr	r12,0x0
	cpu_irq_disable();
80002f98:	d3 03       	ssrf	0x10
		return false; // Endpoint is halted
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
80002f9a:	7c 07       	ld.w	r7,lr[0x0]
80002f9c:	58 07       	cp.w	r7,0
80002f9e:	c0 74       	brge	80002fac <udd_ep_run+0x60>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002fa0:	e6 1c 00 01 	andh	r12,0x1,COH
80002fa4:	c0 21       	brne	80002fa8 <udd_ep_run+0x5c>
      cpu_irq_enable();
80002fa6:	d5 03       	csrf	0x10
   }

	barrier();
80002fa8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
		cpu_irq_restore(flags);
		return false; // Job already on going
	}
	ptr_job->busy = true;
80002fac:	7c 07       	ld.w	r7,lr[0x0]
80002fae:	30 15       	mov	r5,1
80002fb0:	ef d5 d3 e1 	bfins	r7,r5,0x1f,0x1
80002fb4:	9d 07       	st.w	lr[0x0],r7
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002fb6:	e6 1c 00 01 	andh	r12,0x1,COH
80002fba:	c0 21       	brne	80002fbe <udd_ep_run+0x72>
      cpu_irq_enable();
80002fbc:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// No job running. Let's setup a new one.
	//
	ptr_job->buf = buf;
80002fbe:	9d 1a       	st.w	lr[0x4],r10
	ptr_job->buf_size = buf_size;
80002fc0:	9d 29       	st.w	lr[0x8],r9
	ptr_job->nb_trans = 0;
80002fc2:	30 09       	mov	r9,0
80002fc4:	9d 39       	st.w	lr[0xc],r9
	ptr_job->call_trans = callback;
80002fc6:	9d 48       	st.w	lr[0x10],r8
	ptr_job->b_shortpacket = b_shortpacket;
80002fc8:	7c 08       	ld.w	r8,lr[0x0]
80002fca:	f1 db d3 c1 	bfins	r8,r11,0x1e,0x1
80002fce:	9d 08       	st.w	lr[0x0],r8


	// Request first transfer
	udd_ep_trans_done(ep);
80002fd0:	0c 9c       	mov	r12,r6
80002fd2:	f0 1f 00 05 	mcall	80002fe4 <udd_ep_run+0x98>
80002fd6:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
	return true;
80002fda:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002fde:	00 00       	add	r0,r0
80002fe0:	00 00       	add	r0,r0
80002fe2:	06 bc       	st.h	r3++,r12
80002fe4:	80 00       	ld.sh	r0,r0[0x0]
80002fe6:	2d f4       	sub	r4,-33

80002fe8 <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
80002fe8:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002fec:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80002ff0:	d3 03       	ssrf	0x10
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
80002ff2:	30 1c       	mov	r12,1
80002ff4:	f0 1f 00 19 	mcall	80003058 <udd_attach+0x70>
	otg_unfreeze_clock();
80002ff8:	fe 68 08 00 	mov	r8,-129024
80002ffc:	70 09       	ld.w	r9,r8[0x0]
80002ffe:	af c9       	cbr	r9,0xe
80003000:	91 09       	st.w	r8[0x0],r9
	while( !Is_otg_clock_usable() );
80003002:	fe 68 08 04 	mov	r8,-129020
80003006:	70 09       	ld.w	r9,r8[0x0]
80003008:	e2 19 40 00 	andl	r9,0x4000,COH
8000300c:	cf d0       	breq	80003006 <udd_attach+0x1e>

	// Authorize attach if Vbus is present
	udd_attach_device();
8000300e:	fe 68 00 00 	mov	r8,-131072
80003012:	70 09       	ld.w	r9,r8[0x0]
80003014:	a9 c9       	cbr	r9,0x8
80003016:	91 09       	st.w	r8[0x0],r9

	// Enable USB line events
	udd_enable_reset_interrupt();
80003018:	fe 68 00 18 	mov	r8,-131048
8000301c:	30 8c       	mov	r12,8
8000301e:	91 0c       	st.w	r8[0x0],r12
	udd_enable_suspend_interrupt();
80003020:	30 1a       	mov	r10,1
80003022:	91 0a       	st.w	r8[0x0],r10
	udd_enable_wake_up_interrupt();
80003024:	31 09       	mov	r9,16
80003026:	91 09       	st.w	r8[0x0],r9
	udd_enable_sof_interrupt();
80003028:	30 4b       	mov	r11,4
8000302a:	91 0b       	st.w	r8[0x0],r11
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
#endif
	// Reset following interrupts flag
	udd_ack_reset();
8000302c:	fe 68 00 08 	mov	r8,-131064
80003030:	91 0c       	st.w	r8[0x0],r12
	udd_ack_sof();
80003032:	91 0b       	st.w	r8[0x0],r11
	udd_ack_msof();
80003034:	30 2b       	mov	r11,2
80003036:	91 0b       	st.w	r8[0x0],r11
#if UC3A3
	// With UTMI, the first suspend is detected but must be cleared to reoccur interrupt
	udd_ack_suspend();
#else
	// The first suspend interrupt is not detected else raise it
	udd_raise_suspend();
80003038:	fe 6b 00 0c 	mov	r11,-131060
8000303c:	97 0a       	st.w	r11[0x0],r10
#endif
	udd_ack_wake_up();
8000303e:	91 09       	st.w	r8[0x0],r9
	otg_freeze_clock();
80003040:	fe 68 08 00 	mov	r8,-129024
80003044:	70 09       	ld.w	r9,r8[0x0]
80003046:	af a9       	sbr	r9,0xe
80003048:	91 09       	st.w	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000304a:	e6 17 00 01 	andh	r7,0x1,COH
8000304e:	c0 21       	brne	80003052 <udd_attach+0x6a>
      cpu_irq_enable();
80003050:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80003052:	e3 cd 80 80 	ldm	sp++,r7,pc
80003056:	00 00       	add	r0,r0
80003058:	80 00       	ld.sh	r0,r0[0x0]
8000305a:	2a 9c       	sub	r12,-87

8000305c <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
8000305c:	30 39       	mov	r9,3
8000305e:	48 b8       	lddpc	r8,80003088 <udd_ctrl_send_zlp_in+0x2c>
80003060:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003062:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
80003066:	d3 03       	ssrf	0x10

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
80003068:	fe 6a 01 60 	mov	r10,-130720
8000306c:	30 19       	mov	r9,1
8000306e:	95 09       	st.w	r10[0x0],r9
	udd_enable_in_send_interrupt(0);
80003070:	fe 68 01 f0 	mov	r8,-130576
80003074:	91 09       	st.w	r8[0x0],r9
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
80003076:	30 89       	mov	r9,8
80003078:	95 09       	st.w	r10[0x0],r9
	udd_enable_nak_out_interrupt(0);
8000307a:	91 09       	st.w	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000307c:	16 98       	mov	r8,r11
8000307e:	e6 18 00 01 	andh	r8,0x1,COH
80003082:	c0 21       	brne	80003086 <udd_ctrl_send_zlp_in+0x2a>
      cpu_irq_enable();
80003084:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80003086:	5e fc       	retal	r12
80003088:	00 00       	add	r0,r0
8000308a:	07 00       	ld.w	r0,r3++

8000308c <udd_ctrl_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000308c:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003090:	d3 03       	ssrf	0x10
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
80003092:	30 1a       	mov	r10,1
80003094:	fe 69 02 20 	mov	r9,-130528
80003098:	93 0a       	st.w	r9[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000309a:	e6 18 00 01 	andh	r8,0x1,COH
8000309e:	c0 21       	brne	800030a2 <udd_ctrl_init+0x16>
      cpu_irq_enable();
800030a0:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
800030a2:	30 29       	mov	r9,2
800030a4:	fe 68 01 60 	mov	r8,-130720
800030a8:	91 09       	st.w	r8[0x0],r9

	udd_g_ctrlreq.callback = NULL;
800030aa:	48 59       	lddpc	r9,800030bc <udd_ctrl_init+0x30>
800030ac:	30 08       	mov	r8,0
800030ae:	93 48       	st.w	r9[0x10],r8
	udd_g_ctrlreq.over_under_run = NULL;
800030b0:	93 58       	st.w	r9[0x14],r8
	udd_g_ctrlreq.payload_size = 0;
800030b2:	b2 68       	st.h	r9[0xc],r8
	udd_ep_control_state = UDD_EPCTRL_SETUP;
800030b4:	48 39       	lddpc	r9,800030c0 <udd_ctrl_init+0x34>
800030b6:	93 08       	st.w	r9[0x0],r8
}
800030b8:	5e fc       	retal	r12
800030ba:	00 00       	add	r0,r0
800030bc:	00 00       	add	r0,r0
800030be:	0f f0       	ld.ub	r0,r7[0x7]
800030c0:	00 00       	add	r0,r0
800030c2:	07 00       	ld.w	r0,r3++

800030c4 <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
800030c4:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800030c8:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800030cc:	d3 03       	ssrf	0x10
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
	udd_disable_in_send_interrupt(0);
800030ce:	30 1a       	mov	r10,1
800030d0:	fe 69 02 20 	mov	r9,-130528
800030d4:	93 0a       	st.w	r9[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800030d6:	e6 18 00 01 	andh	r8,0x1,COH
800030da:	c0 21       	brne	800030de <udd_ctrl_in_sent+0x1a>
      cpu_irq_enable();
800030dc:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
800030de:	4c 38       	lddpc	r8,800031e8 <udd_ctrl_in_sent+0x124>
800030e0:	70 08       	ld.w	r8,r8[0x0]
800030e2:	58 38       	cp.w	r8,3
800030e4:	c0 71       	brne	800030f2 <udd_ctrl_in_sent+0x2e>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
800030e6:	f0 1f 00 42 	mcall	800031ec <udd_ctrl_in_sent+0x128>
		// Reinitializes control endpoint management
		udd_ctrl_init();
800030ea:	f0 1f 00 42 	mcall	800031f0 <udd_ctrl_in_sent+0x12c>
		return;
800030ee:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
800030f2:	4c 18       	lddpc	r8,800031f4 <udd_ctrl_in_sent+0x130>
800030f4:	90 08       	ld.sh	r8,r8[0x0]
800030f6:	4c 19       	lddpc	r9,800031f8 <udd_ctrl_in_sent+0x134>
800030f8:	92 67       	ld.sh	r7,r9[0xc]
800030fa:	10 17       	sub	r7,r8
800030fc:	5c 87       	casts.h	r7
	if (0 == nb_remain) {
800030fe:	c3 01       	brne	8000315e <udd_ctrl_in_sent+0x9a>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous payload buffer
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
80003100:	4b f9       	lddpc	r9,800031fc <udd_ctrl_in_sent+0x138>
80003102:	92 0a       	ld.sh	r10,r9[0x0]
80003104:	f4 08 00 08 	add	r8,r10,r8
80003108:	b2 08       	st.h	r9[0x0],r8
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
8000310a:	4b c9       	lddpc	r9,800031f8 <udd_ctrl_in_sent+0x134>
8000310c:	92 39       	ld.sh	r9,r9[0x6]
8000310e:	f0 09 19 00 	cp.h	r9,r8
80003112:	c0 70       	breq	80003120 <udd_ctrl_in_sent+0x5c>
80003114:	4b b8       	lddpc	r8,80003200 <udd_ctrl_in_sent+0x13c>
80003116:	11 89       	ld.ub	r9,r8[0x0]
80003118:	30 08       	mov	r8,0
8000311a:	f0 09 18 00 	cp.b	r9,r8
8000311e:	c1 50       	breq	80003148 <udd_ctrl_in_sent+0x84>

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
80003120:	30 49       	mov	r9,4
80003122:	4b 28       	lddpc	r8,800031e8 <udd_ctrl_in_sent+0x124>
80003124:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003126:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
8000312a:	d3 03       	ssrf	0x10
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
8000312c:	31 08       	mov	r8,16
8000312e:	fe 6a 01 60 	mov	r10,-130720
80003132:	95 08       	st.w	r10[0x0],r8
	udd_enable_nak_in_interrupt(0);
80003134:	fe 6a 01 f0 	mov	r10,-130576
80003138:	95 08       	st.w	r10[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000313a:	12 98       	mov	r8,r9
8000313c:	e6 18 00 01 	andh	r8,0x1,COH
80003140:	c0 21       	brne	80003144 <udd_ctrl_in_sent+0x80>
      cpu_irq_enable();
80003142:	d5 03       	csrf	0x10
					|| b_shortpacket) {
			// All data requested are transfered or a short packet has been sent
			// then it is the end of data phase.
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
80003144:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
80003148:	4a c8       	lddpc	r8,800031f8 <udd_ctrl_in_sent+0x134>
8000314a:	70 5c       	ld.w	r12,r8[0x14]
8000314c:	58 0c       	cp.w	r12,0
8000314e:	c1 20       	breq	80003172 <udd_ctrl_in_sent+0xae>
80003150:	5d 1c       	icall	r12
80003152:	c1 00       	breq	80003172 <udd_ctrl_in_sent+0xae>
				|| (!udd_g_ctrlreq.over_under_run())) {
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_nb_trans = 0;
80003154:	30 09       	mov	r9,0
80003156:	4a 88       	lddpc	r8,800031f4 <udd_ctrl_in_sent+0x130>
80003158:	b0 09       	st.h	r8[0x0],r9
			nb_remain = udd_g_ctrlreq.payload_size;
8000315a:	4a 88       	lddpc	r8,800031f8 <udd_ctrl_in_sent+0x134>
8000315c:	90 67       	ld.sh	r7,r8[0xc]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
8000315e:	33 f8       	mov	r8,63
80003160:	f0 07 19 00 	cp.h	r7,r8
80003164:	e0 88 00 07 	brls	80003172 <udd_ctrl_in_sent+0xae>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
80003168:	30 09       	mov	r9,0
8000316a:	4a 68       	lddpc	r8,80003200 <udd_ctrl_in_sent+0x13c>
8000316c:	b0 89       	st.b	r8[0x0],r9
8000316e:	34 07       	mov	r7,64
80003170:	c0 48       	rjmp	80003178 <udd_ctrl_in_sent+0xb4>
	} else {
		b_shortpacket = true;
80003172:	30 19       	mov	r9,1
80003174:	4a 38       	lddpc	r8,80003200 <udd_ctrl_in_sent+0x13c>
80003176:	b0 89       	st.b	r8[0x0],r9
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80003178:	4a 08       	lddpc	r8,800031f8 <udd_ctrl_in_sent+0x134>
8000317a:	70 2a       	ld.w	r10,r8[0x8]
8000317c:	49 e8       	lddpc	r8,800031f4 <udd_ctrl_in_sent+0x130>
8000317e:	90 09       	ld.sh	r9,r8[0x0]

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003180:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
80003184:	d3 03       	ssrf	0x10
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is received the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
80003186:	fe 68 01 30 	mov	r8,-130768
8000318a:	70 08       	ld.w	r8,r8[0x0]
8000318c:	e2 18 00 02 	andl	r8,0x2,COH
80003190:	c0 41       	brne	80003198 <udd_ctrl_in_sent+0xd4>
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
80003192:	58 07       	cp.w	r7,0
80003194:	c0 b1       	brne	800031aa <udd_ctrl_in_sent+0xe6>
80003196:	c1 78       	rjmp	800031c4 <udd_ctrl_in_sent+0x100>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003198:	e6 1b 00 01 	andh	r11,0x1,COH
8000319c:	c0 21       	brne	800031a0 <udd_ctrl_in_sent+0xdc>
      cpu_irq_enable();
8000319e:	d5 03       	csrf	0x10
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
800031a0:	30 49       	mov	r9,4
800031a2:	49 28       	lddpc	r8,800031e8 <udd_ctrl_in_sent+0x124>
800031a4:	91 09       	st.w	r8[0x0],r9
		return; // Exit of IN DATA phase
800031a6:	e3 cd 80 80 	ldm	sp++,r7,pc
	} else {
		b_shortpacket = true;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
800031aa:	5c 79       	castu.h	r9
800031ac:	f4 09 00 09 	add	r9,r10,r9
800031b0:	30 08       	mov	r8,0
800031b2:	ea 18 d0 00 	orh	r8,0xd000
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
800031b6:	13 3a       	ld.ub	r10,r9++
800031b8:	10 ca       	st.b	r8++,r10
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
800031ba:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
800031be:	ee 0a 19 00 	cp.h	r10,r7
800031c2:	cf a3       	brcs	800031b6 <udd_ctrl_in_sent+0xf2>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_remain;
800031c4:	48 c8       	lddpc	r8,800031f4 <udd_ctrl_in_sent+0x130>
800031c6:	90 09       	ld.sh	r9,r8[0x0]
800031c8:	f2 07 00 07 	add	r7,r9,r7
800031cc:	b0 07       	st.h	r8[0x0],r7

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
800031ce:	30 18       	mov	r8,1
800031d0:	fe 69 01 60 	mov	r9,-130720
800031d4:	93 08       	st.w	r9[0x0],r8
	udd_enable_in_send_interrupt(0);
800031d6:	fe 69 01 f0 	mov	r9,-130576
800031da:	93 08       	st.w	r9[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800031dc:	e6 1b 00 01 	andh	r11,0x1,COH
800031e0:	c0 21       	brne	800031e4 <udd_ctrl_in_sent+0x120>
      cpu_irq_enable();
800031e2:	d5 03       	csrf	0x10
   }

	barrier();
800031e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800031e8:	00 00       	add	r0,r0
800031ea:	07 00       	ld.w	r0,r3++
800031ec:	80 00       	ld.sh	r0,r0[0x0]
800031ee:	2c c0       	sub	r0,-52
800031f0:	80 00       	ld.sh	r0,r0[0x0]
800031f2:	30 8c       	mov	r12,8
800031f4:	00 00       	add	r0,r0
800031f6:	06 fa       	st.b	--r3,r10
800031f8:	00 00       	add	r0,r0
800031fa:	0f f0       	ld.ub	r0,r7[0x7]
800031fc:	00 00       	add	r0,r0
800031fe:	06 b8       	st.h	r3++,r8
80003200:	00 00       	add	r0,r0
80003202:	06 fc       	st.b	--r3,r12

80003204 <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
80003204:	d4 31       	pushm	r0-r7,lr
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t bank, i;

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;
80003206:	ef dc c0 04 	bfextu	r7,r12,0x0,0x4

	if (ep > USB_DEVICE_MAX_EP) {
8000320a:	30 38       	mov	r8,3
8000320c:	f0 07 18 00 	cp.b	r7,r8
80003210:	e0 8b 00 ae 	brhi	8000336c <udd_ep_alloc+0x168>
		return false;
	}
	if (Is_udd_endpoint_enabled(ep)) {
80003214:	fe 68 00 00 	mov	r8,-131072
80003218:	70 78       	ld.w	r8,r8[0x1c]
8000321a:	30 15       	mov	r5,1
8000321c:	ea 07 09 45 	lsl	r5,r5,r7
80003220:	eb e8 00 08 	and	r8,r5,r8
80003224:	e0 81 00 a4 	brne	8000336c <udd_ep_alloc+0x168>
		return false;
	}

	// Bank choice
	switch(bmAttributes&USB_EP_TYPE_MASK) {
80003228:	f1 db c0 02 	bfextu	r8,r11,0x0,0x2
8000322c:	58 18       	cp.w	r8,1
8000322e:	e0 85 00 9f 	brlt	8000336c <udd_ep_alloc+0x168>
80003232:	58 28       	cp.w	r8,2
80003234:	e0 8a 00 07 	brle	80003242 <udd_ep_alloc+0x3e>
80003238:	58 38       	cp.w	r8,3
8000323a:	e0 81 00 99 	brne	8000336c <udd_ep_alloc+0x168>
8000323e:	30 09       	mov	r9,0
80003240:	c0 28       	rjmp	80003244 <udd_ep_alloc+0x40>
80003242:	30 19       	mov	r9,1
	Assert(MaxEndpointSize < 1024);
	Assert((MaxEndpointSize == 1023) || !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);

	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
80003244:	ee 08 15 02 	lsl	r8,r7,0x2
80003248:	e0 38 ff 00 	sub	r8,130816
8000324c:	70 0e       	ld.w	lr,r8[0x0]
8000324e:	5c 7a       	castu.h	r10
80003250:	30 86       	mov	r6,8
80003252:	f4 06 0c 4a 	max	r10,r10,r6
80003256:	e0 66 04 00 	mov	r6,1024
8000325a:	f4 06 0d 4a 	min	r10,r10,r6
8000325e:	a1 7a       	lsl	r10,0x1
80003260:	20 1a       	sub	r10,1
80003262:	f4 0a 12 00 	clz	r10,r10
80003266:	f9 dc c0 e1 	bfextu	r12,r12,0x7,0x1
8000326a:	ab 7b       	lsl	r11,0xb
8000326c:	e2 1b 18 00 	andl	r11,0x1800,COH
80003270:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
80003274:	f4 0c 11 1c 	rsub	r12,r10,28
80003278:	f7 ec 10 4c 	or	r12,r11,r12<<0x4
8000327c:	f9 e9 10 29 	or	r9,r12,r9<<0x2
80003280:	e2 19 19 7c 	andl	r9,0x197c,COH
80003284:	1c 9a       	mov	r10,lr
80003286:	e0 1a e6 83 	andl	r10,0xe683
8000328a:	14 49       	or	r9,r10
8000328c:	91 09       	st.w	r8[0x0],r9
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
8000328e:	5c 85       	casts.h	r5

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
80003290:	30 28       	mov	r8,2
80003292:	f0 07 18 00 	cp.b	r7,r8
80003296:	e0 8b 00 1d 	brhi	800032d0 <udd_ep_alloc+0xcc>
8000329a:	fe 69 01 0c 	mov	r9,-130804
8000329e:	30 38       	mov	r8,3
		if (Is_udd_endpoint_enabled(i)) {
800032a0:	fe 6b 00 00 	mov	r11,-131072
800032a4:	30 1e       	mov	lr,1
800032a6:	76 7c       	ld.w	r12,r11[0x1c]
800032a8:	fc 08 09 4a 	lsl	r10,lr,r8
800032ac:	f5 ec 00 0c 	and	r12,r10,r12
800032b0:	c0 b0       	breq	800032c6 <udd_ep_alloc+0xc2>
			ep_allocated |= 1 << i;
800032b2:	f5 e5 10 05 	or	r5,r10,r5
800032b6:	5c 85       	casts.h	r5
			udd_disable_endpoint(i);
800032b8:	76 7c       	ld.w	r12,r11[0x1c]
800032ba:	5c da       	com	r10
800032bc:	18 6a       	and	r10,r12
800032be:	97 7a       	st.w	r11[0x1c],r10
			udd_unallocate_memory(i);
800032c0:	72 0a       	ld.w	r10,r9[0x0]
800032c2:	a1 da       	cbr	r10,0x1
800032c4:	93 0a       	st.w	r9[0x0],r10
800032c6:	20 18       	sub	r8,1
800032c8:	20 49       	sub	r9,4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
800032ca:	f0 07 18 00 	cp.b	r7,r8
800032ce:	ce c3       	brcs	800032a6 <udd_ep_alloc+0xa2>
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
800032d0:	5c 75       	castu.h	r5
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
800032d2:	4a 83       	lddpc	r3,80003370 <udd_ep_alloc+0x16c>
			bool b_restart = ptr_job->busy;
			ptr_job->busy = false;
800032d4:	30 02       	mov	r2,0

			udd_allocate_memory(i);
			udd_enable_endpoint(i);
800032d6:	fe 64 00 00 	mov	r4,-131072
800032da:	30 11       	mov	r1,1
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
800032dc:	30 36       	mov	r6,3
		if (ep_allocated & (1 << i)) {
800032de:	0e 9c       	mov	r12,r7
800032e0:	ea 07 08 48 	asr	r8,r5,r7
800032e4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800032e8:	c3 b0       	breq	8000335e <udd_ep_alloc+0x15a>
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
800032ea:	ee ce 00 01 	sub	lr,r7,1
800032ee:	fc 0e 00 2e 	add	lr,lr,lr<<0x2
800032f2:	e6 0e 00 2e 	add	lr,r3,lr<<0x2
			bool b_restart = ptr_job->busy;
800032f6:	7c 0a       	ld.w	r10,lr[0x0]
			ptr_job->busy = false;
800032f8:	14 98       	mov	r8,r10
800032fa:	f1 d2 d3 e1 	bfins	r8,r2,0x1f,0x1
800032fe:	9d 08       	st.w	lr[0x0],r8

			udd_allocate_memory(i);
80003300:	ee 08 15 02 	lsl	r8,r7,0x2
80003304:	fe 6b 01 00 	mov	r11,-130816
80003308:	f0 0b 00 09 	add	r9,r8,r11
8000330c:	72 0b       	ld.w	r11,r9[0x0]
8000330e:	a1 bb       	sbr	r11,0x1
80003310:	93 0b       	st.w	r9[0x0],r11
			udd_enable_endpoint(i);
80003312:	68 7b       	ld.w	r11,r4[0x1c]
80003314:	e2 07 09 40 	lsl	r0,r1,r7
80003318:	e1 eb 10 0b 	or	r11,r0,r11
8000331c:	89 7b       	st.w	r4[0x1c],r11
			if (!Is_udd_endpoint_configured(i)) {
8000331e:	e0 38 fe d0 	sub	r8,130768
80003322:	70 08       	ld.w	r8,r8[0x0]
80003324:	e6 18 00 04 	andh	r8,0x4,COH
80003328:	c0 e1       	brne	80003344 <udd_ep_alloc+0x140>
				if (NULL == ptr_job->call_trans) {
8000332a:	7c 48       	ld.w	r8,lr[0x10]
8000332c:	58 08       	cp.w	r8,0
8000332e:	c1 f0       	breq	8000336c <udd_ep_alloc+0x168>
					return false;
				}
				if (Is_udd_endpoint_in(i)) {
80003330:	72 09       	ld.w	r9,r9[0x0]
80003332:	e2 19 01 00 	andl	r9,0x100,COH
80003336:	c0 20       	breq	8000333a <udd_ep_alloc+0x136>
					i |= USB_EP_DIR_IN;
80003338:	a7 b7       	sbr	r7,0x7
				}				
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
8000333a:	0e 9a       	mov	r10,r7
8000333c:	7c 2b       	ld.w	r11,lr[0x8]
8000333e:	30 1c       	mov	r12,1
80003340:	5d 18       	icall	r8
80003342:	d8 3a       	popm	r0-r7,pc,r12=0
						ptr_job->buf_size, i);
				return false;
			}
			udd_enable_endpoint_bank_autoswitch(i);
80003344:	72 08       	ld.w	r8,r9[0x0]
80003346:	a9 b8       	sbr	r8,0x9
80003348:	93 08       	st.w	r9[0x0],r8
			if (b_restart) {
8000334a:	58 0a       	cp.w	r10,0
8000334c:	c0 94       	brge	8000335e <udd_ep_alloc+0x15a>
				// Re-run the job
				udd_ep_run(i, ptr_job->b_shortpacket,
8000334e:	7c 0b       	ld.w	r11,lr[0x0]
80003350:	7c 48       	ld.w	r8,lr[0x10]
80003352:	7c 29       	ld.w	r9,lr[0x8]
80003354:	7c 1a       	ld.w	r10,lr[0x4]
80003356:	f7 db c3 c1 	bfextu	r11,r11,0x1e,0x1
8000335a:	f0 1f 00 07 	mcall	80003374 <udd_ep_alloc+0x170>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
8000335e:	2f f7       	sub	r7,-1
80003360:	5c 57       	castu.b	r7
80003362:	ec 07 18 00 	cp.b	r7,r6
80003366:	fe 98 ff bc 	brls	800032de <udd_ep_alloc+0xda>
8000336a:	da 3a       	popm	r0-r7,pc,r12=1
8000336c:	d8 3a       	popm	r0-r7,pc,r12=0
8000336e:	00 00       	add	r0,r0
80003370:	00 00       	add	r0,r0
80003372:	06 bc       	st.h	r3++,r12
80003374:	80 00       	ld.sh	r0,r0[0x0]
80003376:	2f 4c       	sub	r12,-12

80003378 <udd_enable>:
	return true;
}


void udd_enable(void)
{
80003378:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000337c:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80003380:	d3 03       	ssrf	0x10
		cpu_irq_restore(flags);
		return;
	}
#else
	//* SINGLE DEVICE MODE INITIALIZATION
	sysclk_enable_usb();
80003382:	f0 1f 00 2f 	mcall	8000343c <udd_enable+0xc4>

	// Here, only the device mode is possible, then link USBB interrupt to UDD interrupt
	irq_register_handler(
80003386:	30 0a       	mov	r10,0
80003388:	e0 6b 02 20 	mov	r11,544
8000338c:	4a dc       	lddpc	r12,80003440 <udd_enable+0xc8>
8000338e:	f0 1f 00 2e 	mcall	80003444 <udd_enable+0xcc>
 *  AVR32_PM_AWEN_xxxxWEN_MASK in the part-specific header file under
 *  "toolchain folder"/avr32/inc(lude)/avr32/)
 */
__always_inline static void pm_asyn_wake_up_enable(unsigned long awen_mask)
{
  AVR32_PM.awen |= awen_mask;
80003392:	fe 78 0c 00 	mov	r8,-62464
80003396:	f0 f9 01 44 	ld.w	r9,r8[324]
8000339a:	a1 a9       	sbr	r9,0x0
8000339c:	f1 49 01 44 	st.w	r8[324],r9
		cpu_irq_restore(flags);
		return; // Device is not the current mode
	}
# else
	// ID pin not used then force device mode
	otg_disable_id_pin();
800033a0:	fe 68 08 00 	mov	r8,-129024
800033a4:	70 09       	ld.w	r9,r8[0x0]
800033a6:	b9 c9       	cbr	r9,0x18
800033a8:	91 09       	st.w	r8[0x0],r9
	otg_force_device_mode();
800033aa:	70 09       	ld.w	r9,r8[0x0]
800033ac:	b9 b9       	sbr	r9,0x19
800033ae:	91 09       	st.w	r8[0x0],r9
# endif

	// Enable USB hardware
	otg_enable_pad();
800033b0:	70 09       	ld.w	r9,r8[0x0]
800033b2:	ad a9       	sbr	r9,0xc
800033b4:	91 09       	st.w	r8[0x0],r9
	otg_enable();
800033b6:	70 09       	ld.w	r9,r8[0x0]
800033b8:	af b9       	sbr	r9,0xf
800033ba:	91 09       	st.w	r8[0x0],r9
	otg_unfreeze_clock();
800033bc:	70 09       	ld.w	r9,r8[0x0]
800033be:	af c9       	cbr	r9,0xe
800033c0:	91 09       	st.w	r8[0x0],r9
	(void)Is_otg_clock_frozen();
800033c2:	70 08       	ld.w	r8,r8[0x0]

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
800033c4:	4a 18       	lddpc	r8,80003448 <udd_enable+0xd0>
800033c6:	70 0a       	ld.w	r10,r8[0x0]
800033c8:	30 09       	mov	r9,0
		udd_ep_job[i].stall_requested = false;
800033ca:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
800033ce:	f5 d9 d3 a1 	bfins	r10,r9,0x1d,0x1
800033d2:	91 0a       	st.w	r8[0x0],r10

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
800033d4:	70 5a       	ld.w	r10,r8[0x14]
		udd_ep_job[i].stall_requested = false;
800033d6:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
800033da:	f5 d9 d3 a1 	bfins	r10,r9,0x1d,0x1
800033de:	91 5a       	st.w	r8[0x14],r10

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
800033e0:	70 aa       	ld.w	r10,r8[0x28]
		udd_ep_job[i].stall_requested = false;
800033e2:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
800033e6:	f5 d9 d3 a1 	bfins	r10,r9,0x1d,0x1
800033ea:	91 aa       	st.w	r8[0x28],r10

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_LOW_SPEED
	udd_low_speed_enable();
#else
	udd_low_speed_disable();
800033ec:	fe 68 00 00 	mov	r8,-131072
800033f0:	70 09       	ld.w	r9,r8[0x0]
800033f2:	ad c9       	cbr	r9,0xc
800033f4:	91 09       	st.w	r8[0x0],r9
#  ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
#  else
	udd_high_speed_disable();
800033f6:	70 09       	ld.w	r9,r8[0x0]
800033f8:	e8 19 0c 00 	orl	r9,0xc00
800033fc:	91 09       	st.w	r8[0x0],r9
#  endif
#endif
	otg_ack_vbus_transition();
800033fe:	30 29       	mov	r9,2
80003400:	fe 68 08 08 	mov	r8,-129016
80003404:	91 09       	st.w	r8[0x0],r9
	// Force Vbus interrupt in case of Vbus always with a high level
	// This is possible with a short timing between a Host mode stop/start.
	if (Is_otg_vbus_high()) {
80003406:	fe 68 08 04 	mov	r8,-129020
8000340a:	70 08       	ld.w	r8,r8[0x0]
8000340c:	e2 18 08 00 	andl	r8,0x800,COH
80003410:	c0 40       	breq	80003418 <udd_enable+0xa0>
		otg_raise_vbus_transition();
80003412:	fe 68 08 0c 	mov	r8,-129012
80003416:	91 09       	st.w	r8[0x0],r9
	}
	otg_enable_vbus_interrupt();
80003418:	fe 68 08 00 	mov	r8,-129024
8000341c:	70 09       	ld.w	r9,r8[0x0]
8000341e:	a1 b9       	sbr	r9,0x1
80003420:	91 09       	st.w	r8[0x0],r9
	otg_freeze_clock();
80003422:	70 09       	ld.w	r9,r8[0x0]
80003424:	af a9       	sbr	r9,0xe
80003426:	91 09       	st.w	r8[0x0],r9

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
80003428:	30 09       	mov	r9,0
8000342a:	48 98       	lddpc	r8,8000344c <udd_enable+0xd4>
8000342c:	b0 89       	st.b	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000342e:	e6 17 00 01 	andh	r7,0x1,COH
80003432:	c0 21       	brne	80003436 <udd_enable+0xbe>
      cpu_irq_enable();
80003434:	d5 03       	csrf	0x10
	sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_SUSPEND);
#endif

	cpu_irq_restore(flags);
}
80003436:	e3 cd 80 80 	ldm	sp++,r7,pc
8000343a:	00 00       	add	r0,r0
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	3b 54       	mov	r4,-75
80003440:	80 00       	ld.sh	r0,r0[0x0]
80003442:	34 50       	mov	r0,69
80003444:	80 00       	ld.sh	r0,r0[0x0]
80003446:	27 b4       	sub	r4,123
80003448:	00 00       	add	r0,r0
8000344a:	06 bc       	st.h	r3++,r12
8000344c:	00 00       	add	r0,r0
8000344e:	06 f8       	st.b	--r3,r8

80003450 <udd_interrupt>:
ISR_FREERTOS(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#  else
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#  endif
#endif
{
80003450:	eb cd 40 fe 	pushm	r1-r7,lr
	if (Is_udd_sof()) {
80003454:	fe 68 00 04 	mov	r8,-131068
80003458:	70 08       	ld.w	r8,r8[0x0]
8000345a:	e2 18 00 04 	andl	r8,0x4,COH
8000345e:	c1 10       	breq	80003480 <udd_interrupt+0x30>
		udd_ack_sof();
80003460:	30 49       	mov	r9,4
80003462:	fe 68 00 08 	mov	r8,-131064
80003466:	91 09       	st.w	r8[0x0],r9
		if (Is_udd_full_speed_mode()) {
80003468:	fe 68 08 04 	mov	r8,-129020
8000346c:	70 08       	ld.w	r8,r8[0x0]
8000346e:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80003472:	c0 31       	brne	80003478 <udd_interrupt+0x28>
			udc_sof_notify();
80003474:	f0 1f 01 76 	mcall	80003a4c <udd_interrupt+0x5fc>
		}
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
80003478:	f0 1f 01 76 	mcall	80003a50 <udd_interrupt+0x600>
#endif
		goto udd_interrupt_end;
8000347c:	e0 8f 02 d6 	bral	80003a28 <udd_interrupt+0x5d8>
	}
	if (Is_udd_msof()) {
80003480:	fe 68 00 04 	mov	r8,-131068
80003484:	70 08       	ld.w	r8,r8[0x0]
80003486:	e2 18 00 02 	andl	r8,0x2,COH
8000348a:	c0 90       	breq	8000349c <udd_interrupt+0x4c>
		udd_ack_msof();
8000348c:	30 29       	mov	r9,2
8000348e:	fe 68 00 08 	mov	r8,-131064
80003492:	91 09       	st.w	r8[0x0],r9
		udc_sof_notify();
80003494:	f0 1f 01 6e 	mcall	80003a4c <udd_interrupt+0x5fc>
		goto udd_interrupt_end;
80003498:	e0 8f 02 c8 	bral	80003a28 <udd_interrupt+0x5d8>


static bool udd_ctrl_interrupt(void)
{

	if (!Is_udd_endpoint_interrupt(0))
8000349c:	fe 68 00 00 	mov	r8,-131072
800034a0:	70 18       	ld.w	r8,r8[0x4]
800034a2:	e2 18 10 00 	andl	r8,0x1000,COH
800034a6:	e0 80 01 70 	breq	80003786 <udd_interrupt+0x336>
		return false; // No interrupt events on control endpoint

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
800034aa:	fe 68 02 20 	mov	r8,-130528
800034ae:	31 09       	mov	r9,16
800034b0:	91 09       	st.w	r8[0x0],r9
	udd_disable_nak_out_interrupt(0);
800034b2:	30 89       	mov	r9,8
800034b4:	91 09       	st.w	r8[0x0],r9


	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
800034b6:	fe 68 01 30 	mov	r8,-130768
800034ba:	70 08       	ld.w	r8,r8[0x0]
800034bc:	e2 18 00 04 	andl	r8,0x4,COH
800034c0:	e0 80 00 83 	breq	800035c6 <udd_interrupt+0x176>
static void udd_ctrl_setup_received(void)
{
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
800034c4:	fe f8 05 90 	ld.w	r8,pc[1424]
800034c8:	70 08       	ld.w	r8,r8[0x0]
800034ca:	58 08       	cp.w	r8,0
800034cc:	c0 50       	breq	800034d6 <udd_interrupt+0x86>
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
800034ce:	f0 1f 01 63 	mcall	80003a58 <udd_interrupt+0x608>

		// Reinitializes control endpoint management
		udd_ctrl_init();
800034d2:	f0 1f 01 63 	mcall	80003a5c <udd_interrupt+0x60c>
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
800034d6:	fe 68 01 30 	mov	r8,-130768
800034da:	70 08       	ld.w	r8,r8[0x0]
800034dc:	f1 d8 c2 8b 	bfextu	r8,r8,0x14,0xb
800034e0:	58 88       	cp.w	r8,8
800034e2:	c0 90       	breq	800034f4 <udd_interrupt+0xa4>
		udd_ctrl_stall_data();
800034e4:	f0 1f 01 5f 	mcall	80003a60 <udd_interrupt+0x610>
		udd_ack_setup_received(0);
800034e8:	30 49       	mov	r9,4
800034ea:	fe 68 01 60 	mov	r8,-130720
800034ee:	91 09       	st.w	r8[0x0],r9
800034f0:	e0 8f 02 9c 	bral	80003a28 <udd_interrupt+0x5d8>
800034f4:	30 08       	mov	r8,0
800034f6:	ea 18 d0 00 	orh	r8,0xd000
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
800034fa:	fe fc 05 6a 	ld.w	r12,pc[1386]
800034fe:	30 0b       	mov	r11,0
80003500:	ea 1b 30 00 	orh	r11,0x3000
80003504:	f0 0c 00 09 	add	r9,r8,r12
80003508:	11 3a       	ld.ub	r10,r8++
8000350a:	f2 0b 0b 0a 	st.b	r9[r11],r10
		udd_ctrl_stall_data();
		udd_ack_setup_received(0);
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
8000350e:	30 8a       	mov	r10,8
80003510:	ea 1a d0 00 	orh	r10,0xd000
80003514:	14 38       	cp.w	r8,r10
80003516:	cf 71       	brne	80003504 <udd_interrupt+0xb4>
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
80003518:	fe f8 05 4c 	ld.w	r8,pc[1356]
8000351c:	90 19       	ld.sh	r9,r8[0x2]
8000351e:	5c c9       	swap.bh	r9
80003520:	b0 19       	st.h	r8[0x2],r9
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
80003522:	90 29       	ld.sh	r9,r8[0x4]
80003524:	5c c9       	swap.bh	r9
80003526:	b0 29       	st.h	r8[0x4],r9
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
80003528:	90 39       	ld.sh	r9,r8[0x6]
8000352a:	5c c9       	swap.bh	r9
8000352c:	b0 39       	st.h	r8[0x6],r9

	// Decode setup request
	if (udc_process_setup() == false) {
8000352e:	f0 1f 01 4f 	mcall	80003a68 <udd_interrupt+0x618>
80003532:	c0 91       	brne	80003544 <udd_interrupt+0xf4>
		// Setup request unknown then stall it
		udd_ctrl_stall_data();
80003534:	f0 1f 01 4b 	mcall	80003a60 <udd_interrupt+0x610>
		udd_ack_setup_received(0);
80003538:	30 49       	mov	r9,4
8000353a:	fe 68 01 60 	mov	r8,-130720
8000353e:	91 09       	st.w	r8[0x0],r9
80003540:	e0 8f 02 74 	bral	80003a28 <udd_interrupt+0x5d8>
		return;
	}
	udd_ack_setup_received(0);
80003544:	30 49       	mov	r9,4
80003546:	fe 68 01 60 	mov	r8,-130720
8000354a:	91 09       	st.w	r8[0x0],r9

	if (Udd_setup_is_in()) {
8000354c:	fe f8 05 18 	ld.w	r8,pc[1304]
80003550:	11 89       	ld.ub	r9,r8[0x0]
80003552:	30 08       	mov	r8,0
80003554:	f0 09 18 00 	cp.b	r9,r8
80003558:	c1 04       	brge	80003578 <udd_interrupt+0x128>
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
8000355a:	30 08       	mov	r8,0
8000355c:	fe f9 05 10 	ld.w	r9,pc[1296]
80003560:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
80003562:	fe f9 05 0e 	ld.w	r9,pc[1294]
80003566:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
80003568:	30 29       	mov	r9,2
8000356a:	fe f8 04 ea 	ld.w	r8,pc[1258]
8000356e:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_in_sent(); // Send first data transfer
80003570:	f0 1f 01 41 	mcall	80003a74 <udd_interrupt+0x624>
80003574:	e0 8f 02 5a 	bral	80003a28 <udd_interrupt+0x5d8>
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
80003578:	fe f8 04 ec 	ld.w	r8,pc[1260]
8000357c:	90 39       	ld.sh	r9,r8[0x6]
8000357e:	30 08       	mov	r8,0
80003580:	f0 09 19 00 	cp.h	r9,r8
80003584:	c0 51       	brne	8000358e <udd_interrupt+0x13e>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
80003586:	f0 1f 01 3d 	mcall	80003a78 <udd_interrupt+0x628>
8000358a:	e0 8f 02 4f 	bral	80003a28 <udd_interrupt+0x5d8>
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
8000358e:	30 08       	mov	r8,0
80003590:	fe f9 04 dc 	ld.w	r9,pc[1244]
80003594:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
80003596:	fe f9 04 da 	ld.w	r9,pc[1242]
8000359a:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
8000359c:	30 19       	mov	r9,1
8000359e:	fe f8 04 b6 	ld.w	r8,pc[1206]
800035a2:	91 09       	st.w	r8[0x0],r9
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
800035a4:	31 08       	mov	r8,16
800035a6:	fe 69 01 60 	mov	r9,-130720
800035aa:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800035ac:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800035b0:	d3 03       	ssrf	0x10
		flags = cpu_irq_save();
		udd_enable_nak_in_interrupt(0);
800035b2:	fe 6a 01 f0 	mov	r10,-130576
800035b6:	95 08       	st.w	r10[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800035b8:	12 98       	mov	r8,r9
800035ba:	e6 18 00 01 	andh	r8,0x1,COH
800035be:	c0 21       	brne	800035c2 <udd_interrupt+0x172>
      cpu_irq_enable();
800035c0:	d5 03       	csrf	0x10
   }

	barrier();
800035c2:	e0 8f 02 33 	bral	80003a28 <udd_interrupt+0x5d8>
	if (Is_udd_setup_received(0)) {
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
800035c6:	fe 68 01 30 	mov	r8,-130768
800035ca:	70 08       	ld.w	r8,r8[0x0]
800035cc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800035d0:	c0 b0       	breq	800035e6 <udd_interrupt+0x196>
800035d2:	fe 68 01 c0 	mov	r8,-130624
800035d6:	70 08       	ld.w	r8,r8[0x0]
800035d8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800035dc:	c0 50       	breq	800035e6 <udd_interrupt+0x196>
		// IN packet sent
		udd_ctrl_in_sent();
800035de:	f0 1f 01 26 	mcall	80003a74 <udd_interrupt+0x624>
800035e2:	e0 8f 02 23 	bral	80003a28 <udd_interrupt+0x5d8>
		return true;
	}
	if (Is_udd_out_received(0)) {
800035e6:	fe 68 01 30 	mov	r8,-130768
800035ea:	70 08       	ld.w	r8,r8[0x0]
800035ec:	e2 18 00 02 	andl	r8,0x2,COH
800035f0:	e0 80 00 a8 	breq	80003740 <udd_interrupt+0x2f0>
{
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
800035f4:	fe f8 04 60 	ld.w	r8,pc[1120]
800035f8:	70 08       	ld.w	r8,r8[0x0]
800035fa:	58 18       	cp.w	r8,1
800035fc:	c1 10       	breq	8000361e <udd_interrupt+0x1ce>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
800035fe:	58 28       	cp.w	r8,2
80003600:	5f 09       	sreq	r9
80003602:	58 48       	cp.w	r8,4
80003604:	5f 08       	sreq	r8
80003606:	f3 e8 10 08 	or	r8,r9,r8
8000360a:	c0 40       	breq	80003612 <udd_interrupt+0x1c2>
						udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
			// - or ZLP OUT received normally.
			udd_ctrl_endofrequest();
8000360c:	f0 1f 01 13 	mcall	80003a58 <udd_interrupt+0x608>
80003610:	c0 38       	rjmp	80003616 <udd_interrupt+0x1c6>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
80003612:	f0 1f 01 14 	mcall	80003a60 <udd_interrupt+0x610>
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
80003616:	f0 1f 01 12 	mcall	80003a5c <udd_interrupt+0x60c>
8000361a:	e0 8f 02 07 	bral	80003a28 <udd_interrupt+0x5d8>
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
8000361e:	fe 68 01 30 	mov	r8,-130768
80003622:	70 0b       	ld.w	r11,r8[0x0]
80003624:	f7 db c2 8b 	bfextu	r11,r11,0x14,0xb
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
80003628:	fe f8 04 3c 	ld.w	r8,pc[1084]
8000362c:	90 69       	ld.sh	r9,r8[0xc]
8000362e:	fe f8 04 42 	ld.w	r8,pc[1090]
80003632:	90 08       	ld.sh	r8,r8[0x0]
80003634:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
80003638:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000363c:	f6 0a 00 0a 	add	r10,r11,r10
80003640:	14 3c       	cp.w	r12,r10
80003642:	c0 44       	brge	8000364a <udd_interrupt+0x1fa>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
80003644:	10 19       	sub	r9,r8
80003646:	f7 d9 b0 10 	bfexts	r11,r9,0x0,0x10
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
8000364a:	fe f9 04 1a 	ld.w	r9,pc[1050]
8000364e:	72 29       	ld.w	r9,r9[0x8]
	for (i = 0; i < nb_data; i++) {
80003650:	58 0b       	cp.w	r11,0
80003652:	e0 80 01 f2 	breq	80003a36 <udd_interrupt+0x5e6>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80003656:	5c 78       	castu.h	r8
80003658:	10 09       	add	r9,r8
8000365a:	30 08       	mov	r8,0
8000365c:	ea 18 d0 00 	orh	r8,0xd000
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
80003660:	11 3a       	ld.ub	r10,r8++
80003662:	12 ca       	st.b	r9++,r10
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
80003664:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80003668:	f6 0a 19 00 	cp.h	r10,r11
8000366c:	cf a3       	brcs	80003660 <udd_interrupt+0x210>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
8000366e:	fe f9 04 02 	ld.w	r9,pc[1026]
80003672:	92 08       	ld.sh	r8,r9[0x0]
80003674:	16 08       	add	r8,r11
80003676:	5c 88       	casts.h	r8
80003678:	b2 08       	st.h	r9[0x0],r8

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
8000367a:	34 09       	mov	r9,64
8000367c:	f2 0b 19 00 	cp.h	r11,r9
80003680:	c0 e1       	brne	8000369c <udd_interrupt+0x24c>
80003682:	fe f9 03 e2 	ld.w	r9,pc[994]
80003686:	92 ba       	ld.uh	r10,r9[0x6]
80003688:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
8000368c:	fe f9 03 e0 	ld.w	r9,pc[992]
80003690:	92 89       	ld.uh	r9,r9[0x0]
80003692:	f6 09 00 09 	add	r9,r11,r9
80003696:	12 3a       	cp.w	r10,r9
80003698:	e0 89 00 1a 	brgt	800036cc <udd_interrupt+0x27c>
							udd_ctrl_payload_nb_trans)))
	{
		// End of reception because it is a short packet
		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
8000369c:	fe f9 03 c8 	ld.w	r9,pc[968]
800036a0:	b2 68       	st.h	r9[0xc],r8
		if (NULL != udd_g_ctrlreq.over_under_run) {
800036a2:	72 5c       	ld.w	r12,r9[0x14]
800036a4:	58 0c       	cp.w	r12,0
800036a6:	c0 b0       	breq	800036bc <udd_interrupt+0x26c>
			if (!udd_g_ctrlreq.over_under_run()) {
800036a8:	5d 1c       	icall	r12
800036aa:	c0 91       	brne	800036bc <udd_interrupt+0x26c>
				// Stall ZLP
				udd_ctrl_stall_data();
800036ac:	f0 1f 00 ed 	mcall	80003a60 <udd_interrupt+0x610>
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
800036b0:	30 29       	mov	r9,2
800036b2:	fe 68 01 60 	mov	r8,-130720
800036b6:	91 09       	st.w	r8[0x0],r9
800036b8:	e0 8f 01 b8 	bral	80003a28 <udd_interrupt+0x5d8>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
800036bc:	30 29       	mov	r9,2
800036be:	fe 68 01 60 	mov	r8,-130720
800036c2:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_send_zlp_in();
800036c4:	f0 1f 00 ed 	mcall	80003a78 <udd_interrupt+0x628>
800036c8:	e0 8f 01 b0 	bral	80003a28 <udd_interrupt+0x5d8>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
800036cc:	fe f9 03 98 	ld.w	r9,pc[920]
800036d0:	92 69       	ld.sh	r9,r9[0xc]
800036d2:	f0 09 19 00 	cp.h	r9,r8
800036d6:	c2 31       	brne	8000371c <udd_interrupt+0x2cc>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
800036d8:	fe f8 03 8c 	ld.w	r8,pc[908]
800036dc:	70 5c       	ld.w	r12,r8[0x14]
800036de:	58 0c       	cp.w	r12,0
800036e0:	c0 91       	brne	800036f2 <udd_interrupt+0x2a2>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
800036e2:	f0 1f 00 e0 	mcall	80003a60 <udd_interrupt+0x610>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
800036e6:	30 29       	mov	r9,2
800036e8:	fe 68 01 60 	mov	r8,-130720
800036ec:	91 09       	st.w	r8[0x0],r9
800036ee:	e0 8f 01 9d 	bral	80003a28 <udd_interrupt+0x5d8>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
800036f2:	5d 1c       	icall	r12
800036f4:	c0 91       	brne	80003706 <udd_interrupt+0x2b6>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
800036f6:	f0 1f 00 db 	mcall	80003a60 <udd_interrupt+0x610>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
800036fa:	30 29       	mov	r9,2
800036fc:	fe 68 01 60 	mov	r8,-130720
80003700:	91 09       	st.w	r8[0x0],r9
80003702:	e0 8f 01 93 	bral	80003a28 <udd_interrupt+0x5d8>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
80003706:	fe f9 03 66 	ld.w	r9,pc[870]
8000370a:	fe f8 03 66 	ld.w	r8,pc[870]
8000370e:	90 0b       	ld.sh	r11,r8[0x0]
80003710:	92 0a       	ld.sh	r10,r9[0x0]
80003712:	f6 0a 00 0a 	add	r10,r11,r10
80003716:	b2 0a       	st.h	r9[0x0],r10
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
80003718:	30 09       	mov	r9,0
8000371a:	b0 09       	st.h	r8[0x0],r9
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
8000371c:	fe 69 01 60 	mov	r9,-130720
80003720:	30 28       	mov	r8,2
80003722:	93 08       	st.w	r9[0x0],r8
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
80003724:	31 08       	mov	r8,16
80003726:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003728:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
8000372c:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_nak_in_interrupt(0);
8000372e:	fe 6a 01 f0 	mov	r10,-130576
80003732:	95 08       	st.w	r10[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003734:	12 98       	mov	r8,r9
80003736:	e6 18 00 01 	andh	r8,0x1,COH
8000373a:	c0 21       	brne	8000373e <udd_interrupt+0x2ee>
      cpu_irq_enable();
8000373c:	d5 03       	csrf	0x10
   }

	barrier();
8000373e:	c7 59       	rjmp	80003a28 <udd_interrupt+0x5d8>
	if (Is_udd_out_received(0)) {
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_nak_out(0)) {
80003740:	fe 68 01 30 	mov	r8,-130768
80003744:	70 08       	ld.w	r8,r8[0x0]
80003746:	e2 18 00 08 	andl	r8,0x8,COH
8000374a:	c1 80       	breq	8000377a <udd_interrupt+0x32a>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
8000374c:	30 89       	mov	r9,8
8000374e:	fe 68 01 60 	mov	r8,-130720
80003752:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
80003754:	fe 68 01 30 	mov	r8,-130768
80003758:	70 08       	ld.w	r8,r8[0x0]
8000375a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000375e:	e0 81 01 65 	brne	80003a28 <udd_interrupt+0x5d8>
		return; // overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
80003762:	fe f8 02 f2 	ld.w	r8,pc[754]
80003766:	70 08       	ld.w	r8,r8[0x0]
80003768:	58 38       	cp.w	r8,3
8000376a:	e0 81 01 5f 	brne	80003a28 <udd_interrupt+0x5d8>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
8000376e:	e8 69 00 00 	mov	r9,524288
80003772:	fe 68 01 f0 	mov	r8,-130576
80003776:	91 09       	st.w	r8[0x0],r9
80003778:	c5 89       	rjmp	80003a28 <udd_interrupt+0x5d8>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
8000377a:	fe 68 01 30 	mov	r8,-130768
8000377e:	70 08       	ld.w	r8,r8[0x0]
80003780:	e2 18 00 10 	andl	r8,0x10,COH
80003784:	c0 f1       	brne	800037a2 <udd_interrupt+0x352>
80003786:	fe f7 02 f6 	ld.w	r7,pc[758]
8000378a:	0e 96       	mov	r6,r7
8000378c:	fe 6b 01 34 	mov	r11,-130764
80003790:	30 05       	mov	r5,0
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80003792:	fe 6a 00 00 	mov	r10,-131072
80003796:	30 04       	mov	r4,0
80003798:	ea 14 02 00 	orh	r4,0x200
			}
			udd_ep_trans_done(ep);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
8000379c:	e0 63 10 00 	mov	r3,4096
800037a0:	c1 e8       	rjmp	800037dc <udd_interrupt+0x38c>
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
		// Underflow on IN packet
		udd_ack_nak_in(0);
800037a2:	31 09       	mov	r9,16
800037a4:	fe 68 01 60 	mov	r8,-130720
800037a8:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_underflow(void)
{
	if (Is_udd_out_received(0))
800037aa:	fe 68 01 30 	mov	r8,-130768
800037ae:	70 08       	ld.w	r8,r8[0x0]
800037b0:	e2 18 00 02 	andl	r8,0x2,COH
800037b4:	e0 81 01 3a 	brne	80003a28 <udd_interrupt+0x5d8>
		return; // underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
800037b8:	fe f8 02 9c 	ld.w	r8,pc[668]
800037bc:	70 08       	ld.w	r8,r8[0x0]
800037be:	58 18       	cp.w	r8,1
800037c0:	c0 41       	brne	800037c8 <udd_interrupt+0x378>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
800037c2:	f0 1f 00 ae 	mcall	80003a78 <udd_interrupt+0x628>
800037c6:	c3 19       	rjmp	80003a28 <udd_interrupt+0x5d8>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
800037c8:	58 48       	cp.w	r8,4
800037ca:	e0 81 01 2f 	brne	80003a28 <udd_interrupt+0x5d8>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
800037ce:	e8 69 00 00 	mov	r9,524288
800037d2:	fe 68 01 f0 	mov	r8,-130576
800037d6:	91 09       	st.w	r8[0x0],r9
800037d8:	c2 89       	rjmp	80003a28 <udd_interrupt+0x5d8>
800037da:	12 95       	mov	r5,r9
800037dc:	ea c9 ff ff 	sub	r9,r5,-1
800037e0:	0c 98       	mov	r8,r6
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
800037e2:	74 4e       	ld.w	lr,r10[0x10]
800037e4:	12 9c       	mov	r12,r9
800037e6:	e8 05 09 45 	lsl	r5,r4,r5
800037ea:	eb ee 00 0e 	and	lr,r5,lr
800037ee:	c1 b0       	breq	80003824 <udd_interrupt+0x3d4>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
800037f0:	74 1e       	ld.w	lr,r10[0x4]
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
800037f2:	eb ee 00 0e 	and	lr,r5,lr
800037f6:	c1 70       	breq	80003824 <udd_interrupt+0x3d4>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
			uint32_t nb_remaining;
			if( udd_endpoint_dma_get_status(ep)
800037f8:	a5 69       	lsl	r9,0x4
800037fa:	e0 39 fd 00 	sub	r9,130304
800037fe:	72 3a       	ld.w	r10,r9[0xc]
80003800:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80003804:	e0 81 01 12 	brne	80003a28 <udd_interrupt+0x5d8>
					& AVR32_USBB_UDDMA1_STATUS_CH_EN_MASK) {
				return true; // Ignore EOT_STA interrupt
			}
			udd_disable_endpoint_dma_interrupt(ep);
80003808:	fe 6a 00 00 	mov	r10,-131072
8000380c:	95 55       	st.w	r10[0x14],r5
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
8000380e:	72 39       	ld.w	r9,r9[0xc]
80003810:	b1 89       	lsr	r9,0x10
					AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_MASK)
					>> AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_OFFSET;
			if (nb_remaining) {
80003812:	c0 60       	breq	8000381e <udd_interrupt+0x3ce>
				// Transfer no complete (short packet or ZLP) then:
				// Update number of data transfered
				ptr_job->nb_trans -= nb_remaining;
80003814:	6c 3a       	ld.w	r10,r6[0xc]
80003816:	f4 09 01 09 	sub	r9,r10,r9
8000381a:	8d 39       	st.w	r6[0xc],r9
				// Set transfer complete to stop the transfer
				ptr_job->buf_size = ptr_job->nb_trans;
8000381c:	8d 29       	st.w	r6[0x8],r9
			}
			udd_ep_trans_done(ep);
8000381e:	f0 1f 00 99 	mcall	80003a80 <udd_interrupt+0x630>
80003822:	c0 39       	rjmp	80003a28 <udd_interrupt+0x5d8>
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
80003824:	74 45       	ld.w	r5,r10[0x10]
80003826:	e6 0c 09 4e 	lsl	lr,r3,r12
8000382a:	fd e5 00 05 	and	r5,lr,r5
8000382e:	c4 80       	breq	800038be <udd_interrupt+0x46e>
80003830:	e0 75 fe d0 	mov	r5,130768
80003834:	f6 05 00 01 	add	r1,r11,r5
80003838:	f6 c5 ff 70 	sub	r5,r11,-144
			if (Is_udd_in_send_interrupt_enabled(ep) && Is_udd_in_send(ep)) {
8000383c:	6a 02       	ld.w	r2,r5[0x0]
8000383e:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80003842:	c1 70       	breq	80003870 <udd_interrupt+0x420>
80003844:	76 02       	ld.w	r2,r11[0x0]
80003846:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000384a:	c1 30       	breq	80003870 <udd_interrupt+0x420>
				udd_disable_in_send_interrupt(ep);
8000384c:	fe 6a 02 20 	mov	r10,-130528
80003850:	e2 0a 00 09 	add	r9,r1,r10
80003854:	30 1a       	mov	r10,1
80003856:	93 0a       	st.w	r9[0x0],r10
				// One bank is free then send a ZLP
				udd_ack_in_send(ep);
80003858:	e0 31 fe a0 	sub	r1,130720
8000385c:	83 0a       	st.w	r1[0x0],r10
				udd_ack_fifocon(ep);
8000385e:	e0 6a 40 00 	mov	r10,16384
80003862:	93 0a       	st.w	r9[0x0],r10
				udd_ep_finish_job(ptr_job, false, ep);
80003864:	18 9a       	mov	r10,r12
80003866:	30 0b       	mov	r11,0
80003868:	10 9c       	mov	r12,r8
8000386a:	f0 1f 00 87 	mcall	80003a84 <udd_interrupt+0x634>
8000386e:	cd d8       	rjmp	80003a28 <udd_interrupt+0x5d8>
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep) && (0 == udd_nb_busy_bank(ep))) {
80003870:	6a 0c       	ld.w	r12,r5[0x0]
80003872:	e2 1c 10 00 	andl	r12,0x1000,COH
80003876:	c2 40       	breq	800038be <udd_interrupt+0x46e>
80003878:	76 0c       	ld.w	r12,r11[0x0]
8000387a:	f9 dc c1 82 	bfextu	r12,r12,0xc,0x2
8000387e:	c2 01       	brne	800038be <udd_interrupt+0x46e>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
80003880:	fe 65 02 20 	mov	r5,-130528
80003884:	e2 05 00 09 	add	r9,r1,r5
80003888:	e0 6a 10 00 	mov	r10,4096
8000388c:	93 0a       	st.w	r9[0x0],r10
				udd_disable_endpoint_interrupt(ep);
8000388e:	fe 69 00 00 	mov	r9,-131072
80003892:	93 5e       	st.w	r9[0x14],lr

				Assert(ptr_job->stall_requested);
				// A stall has been requested during background transfer
				ptr_job->stall_requested = false;
80003894:	70 09       	ld.w	r9,r8[0x0]
80003896:	30 0a       	mov	r10,0
80003898:	f3 da d3 a1 	bfins	r9,r10,0x1d,0x1
8000389c:	91 09       	st.w	r8[0x0],r9
				udd_disable_endpoint_bank_autoswitch(ep);
8000389e:	fe 6a 01 00 	mov	r10,-130816
800038a2:	e2 0a 00 08 	add	r8,r1,r10
800038a6:	70 09       	ld.w	r9,r8[0x0]
800038a8:	a9 d9       	cbr	r9,0x9
800038aa:	91 09       	st.w	r8[0x0],r9
				udd_enable_stall_handshake(ep);
800038ac:	e0 31 fe 10 	sub	r1,130576
800038b0:	e8 68 00 00 	mov	r8,524288
800038b4:	83 08       	st.w	r1[0x0],r8
				udd_reset_data_toggle(ep);
800038b6:	e4 68 00 00 	mov	r8,262144
800038ba:	83 08       	st.w	r1[0x0],r8
800038bc:	cb 68       	rjmp	80003a28 <udd_interrupt+0x5d8>
800038be:	2e c6       	sub	r6,-20
800038c0:	2f cb       	sub	r11,-4
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
800038c2:	58 39       	cp.w	r9,3
800038c4:	c8 b1       	brne	800037da <udd_interrupt+0x38a>
800038c6:	cb c8       	rjmp	80003a3e <udd_interrupt+0x5ee>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
		udd_ack_reset();
800038c8:	30 89       	mov	r9,8
800038ca:	fe 68 00 08 	mov	r8,-131064
800038ce:	91 09       	st.w	r8[0x0],r9
800038d0:	30 06       	mov	r6,0
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
800038d2:	30 15       	mov	r5,1
#  ifdef FREERTOS_USED
#    include "FreeRTOS.h"
#    include "task.h"
ISR_FREERTOS(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#  else
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
800038d4:	2f f6       	sub	r6,-1
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
800038d6:	0c 9a       	mov	r10,r6
800038d8:	0a 9b       	mov	r11,r5
800038da:	0e 9c       	mov	r12,r7
800038dc:	f0 1f 00 6a 	mcall	80003a84 <udd_interrupt+0x634>
800038e0:	2e c7       	sub	r7,-20
static void udd_ep_job_table_kill(void)
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
800038e2:	58 36       	cp.w	r6,3
800038e4:	cf 81       	brne	800038d4 <udd_interrupt+0x484>
		// Abort all jobs on-going
#if (USB_DEVICE_MAX_EP != 0)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
800038e6:	f0 1f 00 69 	mcall	80003a88 <udd_interrupt+0x638>
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;

	// Reset USB address to 0
	udd_configure_address(0);
800038ea:	fe 68 00 00 	mov	r8,-131072
800038ee:	70 09       	ld.w	r9,r8[0x0]
800038f0:	e0 19 ff 80 	andl	r9,0xff80
800038f4:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
800038f6:	70 09       	ld.w	r9,r8[0x0]
800038f8:	a7 b9       	sbr	r9,0x7
800038fa:	91 09       	st.w	r8[0x0],r9

	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
800038fc:	fe 69 01 00 	mov	r9,-130816
80003900:	72 0a       	ld.w	r10,r9[0x0]
80003902:	30 8c       	mov	r12,8
80003904:	34 0b       	mov	r11,64
80003906:	f6 0c 0c 4b 	max	r11,r11,r12
8000390a:	e0 6c 04 00 	mov	r12,1024
8000390e:	f6 0c 0d 4b 	min	r11,r11,r12
80003912:	a1 7b       	lsl	r11,0x1
80003914:	20 1b       	sub	r11,1
80003916:	f6 0b 12 00 	clz	r11,r11
8000391a:	f6 0b 11 1c 	rsub	r11,r11,28
8000391e:	a5 6b       	lsl	r11,0x4
80003920:	e2 1b 19 7c 	andl	r11,0x197c,COH
80003924:	e0 1a e6 83 	andl	r10,0xe683
80003928:	f7 ea 10 0a 	or	r10,r11,r10
8000392c:	93 0a       	st.w	r9[0x0],r10
			USB_EP_TYPE_CONTROL,
			0,
			USB_DEVICE_EP_CTRL_SIZE, AVR32_USBB_UECFG0_EPBK_SINGLE);

	udd_allocate_memory(0);
8000392e:	72 0a       	ld.w	r10,r9[0x0]
80003930:	a1 ba       	sbr	r10,0x1
80003932:	93 0a       	st.w	r9[0x0],r10
	udd_enable_endpoint(0);
80003934:	70 79       	ld.w	r9,r8[0x1c]
80003936:	a1 a9       	sbr	r9,0x0
80003938:	91 79       	st.w	r8[0x1c],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000393a:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
8000393e:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
80003940:	fe 69 01 f0 	mov	r9,-130576
80003944:	30 4b       	mov	r11,4
80003946:	93 0b       	st.w	r9[0x0],r11
	udd_enable_out_received_interrupt(0);
80003948:	30 2b       	mov	r11,2
8000394a:	93 0b       	st.w	r9[0x0],r11
	udd_enable_endpoint_interrupt(0);
8000394c:	e0 69 10 00 	mov	r9,4096
80003950:	91 69       	st.w	r8[0x18],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003952:	14 98       	mov	r8,r10
80003954:	e6 18 00 01 	andh	r8,0x1,COH
80003958:	c0 21       	brne	8000395c <udd_interrupt+0x50c>
      cpu_irq_enable();
8000395a:	d5 03       	csrf	0x10
		// Reset USB Device Stack Core
		udc_reset();
		// Reset endpoint control
		udd_reset_ep_ctrl();
		// Reset endpoint control management
		udd_ctrl_init();
8000395c:	f0 1f 00 40 	mcall	80003a5c <udd_interrupt+0x60c>
		goto udd_interrupt_end;
80003960:	c6 48       	rjmp	80003a28 <udd_interrupt+0x5d8>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
80003962:	fe 68 00 10 	mov	r8,-131056
80003966:	70 08       	ld.w	r8,r8[0x0]
80003968:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000396c:	c1 d0       	breq	800039a6 <udd_interrupt+0x556>
8000396e:	fe 68 00 04 	mov	r8,-131068
80003972:	70 08       	ld.w	r8,r8[0x0]
80003974:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003978:	c1 70       	breq	800039a6 <udd_interrupt+0x556>
		otg_unfreeze_clock();
8000397a:	fe 68 08 00 	mov	r8,-129024
8000397e:	70 09       	ld.w	r9,r8[0x0]
80003980:	af c9       	cbr	r9,0xe
80003982:	91 09       	st.w	r8[0x0],r9
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
80003984:	30 1a       	mov	r10,1
80003986:	fe 69 00 14 	mov	r9,-131052
8000398a:	93 0a       	st.w	r9[0x0],r10
		udd_enable_wake_up_interrupt();
8000398c:	31 0a       	mov	r10,16
8000398e:	fe 69 00 18 	mov	r9,-131048
80003992:	93 0a       	st.w	r9[0x0],r10
		otg_freeze_clock(); // Mandatory to exit of sleep mode after a wakeup event
80003994:	70 09       	ld.w	r9,r8[0x0]
80003996:	af a9       	sbr	r9,0xe
80003998:	91 09       	st.w	r8[0x0],r9
		udd_sleep_mode(false); // Enter in SUSPEND mode
8000399a:	30 0c       	mov	r12,0
8000399c:	f0 1f 00 3c 	mcall	80003a8c <udd_interrupt+0x63c>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
800039a0:	f0 1f 00 3c 	mcall	80003a90 <udd_interrupt+0x640>
#endif
		goto udd_interrupt_end;
800039a4:	c4 28       	rjmp	80003a28 <udd_interrupt+0x5d8>
	}

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
800039a6:	fe 68 00 10 	mov	r8,-131056
800039aa:	70 08       	ld.w	r8,r8[0x0]
800039ac:	e2 18 00 10 	andl	r8,0x10,COH
800039b0:	c1 f0       	breq	800039ee <udd_interrupt+0x59e>
800039b2:	fe 68 00 04 	mov	r8,-131068
800039b6:	70 08       	ld.w	r8,r8[0x0]
800039b8:	e2 18 00 10 	andl	r8,0x10,COH
800039bc:	c1 90       	breq	800039ee <udd_interrupt+0x59e>
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
800039be:	fe 68 08 00 	mov	r8,-129024
800039c2:	70 09       	ld.w	r9,r8[0x0]
800039c4:	af c9       	cbr	r9,0xe
800039c6:	91 09       	st.w	r8[0x0],r9

		// Check USB clock ready after suspend and eventually sleep USB clock
		while( !Is_otg_clock_usable() );
800039c8:	fe 69 08 04 	mov	r9,-129020
800039cc:	72 08       	ld.w	r8,r9[0x0]
800039ce:	e2 18 40 00 	andl	r8,0x4000,COH
800039d2:	cf d0       	breq	800039cc <udd_interrupt+0x57c>

		// The wakeup interrupt is automatic acked when a suspend occur
		udd_disable_wake_up_interrupt();
800039d4:	31 09       	mov	r9,16
800039d6:	fe 68 00 14 	mov	r8,-131052
800039da:	91 09       	st.w	r8[0x0],r9
		udd_enable_suspend_interrupt();
800039dc:	30 1c       	mov	r12,1
800039de:	fe 68 00 18 	mov	r8,-131048
800039e2:	91 0c       	st.w	r8[0x0],r12
		udd_sleep_mode(true); // Enter in IDLE mode
800039e4:	f0 1f 00 2a 	mcall	80003a8c <udd_interrupt+0x63c>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
800039e8:	f0 1f 00 2b 	mcall	80003a94 <udd_interrupt+0x644>
#endif
		goto udd_interrupt_end;
800039ec:	c1 e8       	rjmp	80003a28 <udd_interrupt+0x5d8>
	}

	if (Is_otg_vbus_transition()) {
800039ee:	fe 68 08 04 	mov	r8,-129020
800039f2:	70 08       	ld.w	r8,r8[0x0]
800039f4:	e2 18 00 02 	andl	r8,0x2,COH
800039f8:	c1 80       	breq	80003a28 <udd_interrupt+0x5d8>
		// Ack Vbus transition and send status to high level
		otg_unfreeze_clock();
800039fa:	fe 68 08 00 	mov	r8,-129024
800039fe:	70 09       	ld.w	r9,r8[0x0]
80003a00:	af c9       	cbr	r9,0xe
80003a02:	91 09       	st.w	r8[0x0],r9
		otg_ack_vbus_transition();
80003a04:	30 2a       	mov	r10,2
80003a06:	fe 69 08 08 	mov	r9,-129016
80003a0a:	93 0a       	st.w	r9[0x0],r10
		otg_freeze_clock();
80003a0c:	70 09       	ld.w	r9,r8[0x0]
80003a0e:	af a9       	sbr	r9,0xe
80003a10:	91 09       	st.w	r8[0x0],r9
#ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
		if (Is_otg_vbus_high()) {
80003a12:	fe 68 08 04 	mov	r8,-129020
80003a16:	70 08       	ld.w	r8,r8[0x0]
80003a18:	e2 18 08 00 	andl	r8,0x800,COH
80003a1c:	c0 40       	breq	80003a24 <udd_interrupt+0x5d4>
			udd_attach();
80003a1e:	f0 1f 00 1f 	mcall	80003a98 <udd_interrupt+0x648>
80003a22:	c0 38       	rjmp	80003a28 <udd_interrupt+0x5d8>
		} else {
			udd_detach();
80003a24:	f0 1f 00 1e 	mcall	80003a9c <udd_interrupt+0x64c>
		UDC_VBUS_EVENT(Is_otg_vbus_high());
#endif
		goto udd_interrupt_end;
	}
udd_interrupt_end:
	otg_data_memory_barrier();
80003a28:	fe 68 00 00 	mov	r8,-131072
80003a2c:	f0 f8 08 18 	ld.w	r8,r8[2072]
	// consider that exiting from the USB interrupt will require a context switch.
	return pdTRUE;
#else
	return;
#endif
}
80003a30:	e3 cd 40 fe 	ldm	sp++,r1-r7,lr
80003a34:	d6 03       	rete
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
80003a36:	48 f9       	lddpc	r9,80003a70 <udd_interrupt+0x620>
80003a38:	b2 08       	st.h	r9[0x0],r8
80003a3a:	fe 9f fe 31 	bral	8000369c <udd_interrupt+0x24c>
	if (udd_ep_interrupt())
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
80003a3e:	fe 68 00 04 	mov	r8,-131068
80003a42:	70 08       	ld.w	r8,r8[0x0]
80003a44:	e2 18 00 08 	andl	r8,0x8,COH
80003a48:	c8 d0       	breq	80003962 <udd_interrupt+0x512>
80003a4a:	c3 fb       	rjmp	800038c8 <udd_interrupt+0x478>
80003a4c:	80 00       	ld.sh	r0,r0[0x0]
80003a4e:	42 84       	lddsp	r4,sp[0xa0]
80003a50:	80 00       	ld.sh	r0,r0[0x0]
80003a52:	4e ac       	lddpc	r12,80003bf8 <sysclk_init+0x18>
80003a54:	00 00       	add	r0,r0
80003a56:	07 00       	ld.w	r0,r3++
80003a58:	80 00       	ld.sh	r0,r0[0x0]
80003a5a:	2c c0       	sub	r0,-52
80003a5c:	80 00       	ld.sh	r0,r0[0x0]
80003a5e:	30 8c       	mov	r12,8
80003a60:	80 00       	ld.sh	r0,r0[0x0]
80003a62:	2c a8       	sub	r8,-54
80003a64:	00 00       	add	r0,r0
80003a66:	0f f0       	ld.ub	r0,r7[0x7]
80003a68:	80 00       	ld.sh	r0,r0[0x0]
80003a6a:	45 04       	lddsp	r4,sp[0x140]
80003a6c:	00 00       	add	r0,r0
80003a6e:	06 b8       	st.h	r3++,r8
80003a70:	00 00       	add	r0,r0
80003a72:	06 fa       	st.b	--r3,r10
80003a74:	80 00       	ld.sh	r0,r0[0x0]
80003a76:	30 c4       	mov	r4,12
80003a78:	80 00       	ld.sh	r0,r0[0x0]
80003a7a:	30 5c       	mov	r12,5
80003a7c:	00 00       	add	r0,r0
80003a7e:	06 bc       	st.h	r3++,r12
80003a80:	80 00       	ld.sh	r0,r0[0x0]
80003a82:	2d f4       	sub	r4,-33
80003a84:	80 00       	ld.sh	r0,r0[0x0]
80003a86:	2c d4       	sub	r4,-51
80003a88:	80 00       	ld.sh	r0,r0[0x0]
80003a8a:	44 a4       	lddsp	r4,sp[0x128]
80003a8c:	80 00       	ld.sh	r0,r0[0x0]
80003a8e:	2a 9c       	sub	r12,-87
80003a90:	80 00       	ld.sh	r0,r0[0x0]
80003a92:	4e dc       	lddpc	r12,80003c44 <sysclk_init+0x64>
80003a94:	80 00       	ld.sh	r0,r0[0x0]
80003a96:	4e d0       	lddpc	r0,80003c48 <sysclk_init+0x68>
80003a98:	80 00       	ld.sh	r0,r0[0x0]
80003a9a:	2f e8       	sub	r8,-2
80003a9c:	80 00       	ld.sh	r0,r0[0x0]
80003a9e:	2a a8       	sub	r8,-86

80003aa0 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003aa0:	e0 6d 80 00 	mov	sp,32768

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003aa4:	fe c0 88 a4 	sub	r0,pc,-30556

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003aa8:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003aac:	d5 53       	csrf	0x15
  cp      r0, r1
80003aae:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80003ab0:	e0 61 05 f8 	mov	r1,1528
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003ab4:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003ab6:	c0 62       	brcc	80003ac2 <idata_load_loop_end>
  cp      r0, r1
80003ab8:	48 92       	lddpc	r2,80003adc <udata_clear_loop_end+0x4>

80003aba <idata_load_loop>:
  brlo    idata_load_loop
80003aba:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003abc:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80003abe:	02 30       	cp.w	r0,r1
  cp      r0, r1
80003ac0:	cf d3       	brcs	80003aba <idata_load_loop>

80003ac2 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80003ac2:	e0 60 05 f8 	mov	r0,1528
  mov     r2, 0
  mov     r3, 0
80003ac6:	e0 61 10 40 	mov	r1,4160
udata_clear_loop:
  st.d    r0++, r2
  cp      r0, r1
80003aca:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
80003acc:	c0 62       	brcc	80003ad8 <udata_clear_loop_end>
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003ace:	30 02       	mov	r2,0
80003ad0:	30 03       	mov	r3,0

80003ad2 <udata_clear_loop>:
80003ad2:	a1 22       	st.d	r0++,r2
80003ad4:	02 30       	cp.w	r0,r1
80003ad6:	cf e3       	brcs	80003ad2 <udata_clear_loop>

80003ad8 <udata_clear_loop_end>:
80003ad8:	fe cf e9 d8 	sub	pc,pc,-5672
80003adc:	80 00       	ld.sh	r0,r0[0x0]
80003ade:	bc 98       	st.b	lr[0x1],r8

80003ae0 <sysclk_priv_enable_module>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003ae0:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80003ae4:	d3 03       	ssrf	0x10

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
80003ae6:	fe 78 0c 00 	mov	r8,-62464
80003aea:	71 59       	ld.w	r9,r8[0x54]
80003aec:	e2 19 00 40 	andl	r9,0x40,COH
80003af0:	cf d0       	breq	80003aea <sysclk_priv_enable_module+0xa>
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80003af2:	a3 6c       	lsl	r12,0x2
80003af4:	e0 2c f3 f8 	sub	r12,62456
80003af8:	78 08       	ld.w	r8,r12[0x0]
	mask |= 1U << module_index;
80003afa:	30 19       	mov	r9,1
80003afc:	f2 0b 09 4b 	lsl	r11,r9,r11
80003b00:	10 4b       	or	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
80003b02:	99 0b       	st.w	r12[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003b04:	14 98       	mov	r8,r10
80003b06:	e6 18 00 01 	andh	r8,0x1,COH
80003b0a:	c0 21       	brne	80003b0e <sysclk_priv_enable_module+0x2e>
      cpu_irq_enable();
80003b0c:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003b0e:	5e fc       	retal	r12

80003b10 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(unsigned int index)
{
80003b10:	eb cd 40 c0 	pushm	r6-r7,lr
80003b14:	18 97       	mov	r7,r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003b16:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80003b1a:	d3 03       	ssrf	0x10
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (!sysclk_pbb_refcount)
80003b1c:	48 c8       	lddpc	r8,80003b4c <sysclk_enable_pbb_module+0x3c>
80003b1e:	11 89       	ld.ub	r9,r8[0x0]
80003b20:	30 08       	mov	r8,0
80003b22:	f0 09 18 00 	cp.b	r9,r8
80003b26:	c0 51       	brne	80003b30 <sysclk_enable_pbb_module+0x20>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003b28:	30 2b       	mov	r11,2
80003b2a:	30 1c       	mov	r12,1
80003b2c:	f0 1f 00 09 	mcall	80003b50 <sysclk_enable_pbb_module+0x40>
		sysclk_enable_hsb_module(SYSCLK_PBB_BRIDGE);
	sysclk_pbb_refcount++;
80003b30:	48 78       	lddpc	r8,80003b4c <sysclk_enable_pbb_module+0x3c>
80003b32:	11 89       	ld.ub	r9,r8[0x0]
80003b34:	2f f9       	sub	r9,-1
80003b36:	b0 89       	st.b	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003b38:	e6 16 00 01 	andh	r6,0x1,COH
80003b3c:	c0 21       	brne	80003b40 <sysclk_enable_pbb_module+0x30>
      cpu_irq_enable();
80003b3e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003b40:	0e 9b       	mov	r11,r7
80003b42:	30 3c       	mov	r12,3
80003b44:	f0 1f 00 03 	mcall	80003b50 <sysclk_enable_pbb_module+0x40>
}
80003b48:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003b4c:	00 00       	add	r0,r0
80003b4e:	07 04       	ld.w	r4,r3++
80003b50:	80 00       	ld.sh	r0,r0[0x0]
80003b52:	3a e0       	mov	r0,-82

80003b54 <sysclk_enable_usb>:
 * \pre The USB generic clock must be configured to 48MHz.
 * CONFIG_USBCLK_SOURCE and CONFIG_USBCLK_DIV must be defined with proper
 * configuration. The selected clock source must also be configured.
 */
void sysclk_enable_usb(void)
{
80003b54:	d4 01       	pushm	lr
	sysclk_enable_pbb_module(SYSCLK_USBB_REGS);
80003b56:	30 1c       	mov	r12,1
80003b58:	f0 1f 00 20 	mcall	80003bd8 <sysclk_enable_usb+0x84>
80003b5c:	30 3b       	mov	r11,3
80003b5e:	30 1c       	mov	r12,1
80003b60:	f0 1f 00 1f 	mcall	80003bdc <sysclk_enable_usb+0x88>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80003b64:	fe 78 0c 00 	mov	r8,-62464
80003b68:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80003b6a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003b6e:	c2 f1       	brne	80003bcc <sysclk_enable_usb+0x78>
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80003b70:	fe 78 0c 00 	mov	r8,-62464
80003b74:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80003b76:	e2 18 00 80 	andl	r8,0x80,COH
80003b7a:	c1 71       	brne	80003ba8 <sysclk_enable_usb+0x54>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003b7c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003b80:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80003b82:	fe 78 0c 00 	mov	r8,-62464
80003b86:	e0 6a 03 07 	mov	r10,775
80003b8a:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80003b8c:	70 0a       	ld.w	r10,r8[0x0]
80003b8e:	a3 aa       	sbr	r10,0x2
80003b90:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003b92:	12 98       	mov	r8,r9
80003b94:	e6 18 00 01 	andh	r8,0x1,COH
80003b98:	c0 21       	brne	80003b9c <sysclk_enable_usb+0x48>
      cpu_irq_enable();
80003b9a:	d5 03       	csrf	0x10
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80003b9c:	fe 79 0c 00 	mov	r9,-62464
80003ba0:	73 58       	ld.w	r8,r9[0x54]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80003ba2:	e2 18 00 80 	andl	r8,0x80,COH
80003ba6:	cf d0       	breq	80003ba0 <sysclk_enable_usb+0x4c>
	cfg->ctrl = 0;

	/* Bring the internal VCO frequency up to the minimum value */
	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
		mul *= 2;
		vco_hz *= 2;
80003ba8:	30 88       	mov	r8,8
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_PM_PLL0_PLLOPT + option);
80003baa:	a3 a8       	sbr	r8,0x2
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	AVR32_PM.pll[pll_id] = cfg->ctrl | (1U << AVR32_PM_PLL0_PLLEN);
80003bac:	31 09       	mov	r9,16
80003bae:	20 19       	sub	r9,1
80003bb0:	b1 69       	lsl	r9,0x10
80003bb2:	ea 19 3f 00 	orh	r9,0x3f00
80003bb6:	e8 19 02 01 	orl	r9,0x201
80003bba:	f3 e8 10 08 	or	r8,r9,r8
80003bbe:	fe 79 0c 00 	mov	r9,-62464
80003bc2:	93 88       	st.w	r9[0x20],r8

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80003bc4:	73 58       	ld.w	r8,r9[0x54]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80003bc6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003bca:	cf d0       	breq	80003bc4 <sysclk_enable_usb+0x70>
}

static inline void genclk_enable(const struct genclk_config *cfg,
		unsigned int id)
{
	AVR32_PM.gcctrl[id] = cfg->ctrl | (1U << AVR32_PM_GCCTRL_CEN);
80003bcc:	30 69       	mov	r9,6
80003bce:	fe 78 0c 00 	mov	r8,-62464
80003bd2:	f1 49 00 6c 	st.w	r8[108],r9
	sysclk_enable_hsb_module(SYSCLK_USBB_DATA);
	genclk_enable_config(AVR32_PM_GCLK_USBB, CONFIG_USBCLK_SOURCE, CONFIG_USBCLK_DIV);
}
80003bd6:	d8 02       	popm	pc
80003bd8:	80 00       	ld.sh	r0,r0[0x0]
80003bda:	3b 10       	mov	r0,-79
80003bdc:	80 00       	ld.sh	r0,r0[0x0]
80003bde:	3a e0       	mov	r0,-82

80003be0 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80003be0:	d4 01       	pushm	lr

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80003be2:	fe 78 0c 00 	mov	r8,-62464
80003be6:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80003be8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003bec:	c2 f1       	brne	80003c4a <sysclk_init+0x6a>
80003bee:	fe 78 0c 00 	mov	r8,-62464
80003bf2:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80003bf4:	e2 18 00 80 	andl	r8,0x80,COH
80003bf8:	c1 71       	brne	80003c26 <sysclk_init+0x46>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003bfa:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003bfe:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80003c00:	fe 78 0c 00 	mov	r8,-62464
80003c04:	e0 6a 03 07 	mov	r10,775
80003c08:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80003c0a:	70 0a       	ld.w	r10,r8[0x0]
80003c0c:	a3 aa       	sbr	r10,0x2
80003c0e:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003c10:	12 98       	mov	r8,r9
80003c12:	e6 18 00 01 	andh	r8,0x1,COH
80003c16:	c0 21       	brne	80003c1a <sysclk_init+0x3a>
      cpu_irq_enable();
80003c18:	d5 03       	csrf	0x10
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80003c1a:	fe 79 0c 00 	mov	r9,-62464
80003c1e:	73 58       	ld.w	r8,r9[0x54]
80003c20:	e2 18 00 80 	andl	r8,0x80,COH
80003c24:	cf d0       	breq	80003c1e <sysclk_init+0x3e>
	cfg->ctrl = 0;

	/* Bring the internal VCO frequency up to the minimum value */
	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
		mul *= 2;
		vco_hz *= 2;
80003c26:	30 88       	mov	r8,8
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_PM_PLL0_PLLOPT + option);
80003c28:	a3 a8       	sbr	r8,0x2
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	AVR32_PM.pll[pll_id] = cfg->ctrl | (1U << AVR32_PM_PLL0_PLLEN);
80003c2a:	31 09       	mov	r9,16
80003c2c:	20 19       	sub	r9,1
80003c2e:	b1 69       	lsl	r9,0x10
80003c30:	ea 19 3f 00 	orh	r9,0x3f00
80003c34:	e8 19 02 01 	orl	r9,0x201
80003c38:	f3 e8 10 08 	or	r8,r9,r8
80003c3c:	fe 79 0c 00 	mov	r9,-62464
80003c40:	93 88       	st.w	r9[0x20],r8

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80003c42:	73 58       	ld.w	r8,r9[0x54]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80003c44:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003c48:	cf d0       	breq	80003c42 <sysclk_init+0x62>

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL0: {
		pll_enable_config_defaults(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80003c4a:	e0 6c 6c 00 	mov	r12,27648
80003c4e:	ea 1c 02 dc 	orh	r12,0x2dc
80003c52:	f0 1f 00 0a 	mcall	80003c78 <sysclk_init+0x98>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003c56:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003c5a:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL0);

	flags = cpu_irq_save();
	mcctrl = AVR32_PM.mcctrl & ~AVR32_PM_MCCTRL_MCSEL_MASK;
80003c5c:	fe 78 0c 00 	mov	r8,-62464
80003c60:	70 0a       	ld.w	r10,r8[0x0]
80003c62:	e0 1a ff fc 	andl	r10,0xfffc
	mcctrl |= src << AVR32_PM_MCCTRL_MCSEL;
80003c66:	a1 ba       	sbr	r10,0x1
	AVR32_PM.mcctrl = mcctrl;
80003c68:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003c6a:	12 98       	mov	r8,r9
80003c6c:	e6 18 00 01 	andh	r8,0x1,COH
80003c70:	c0 21       	brne	80003c74 <sysclk_init+0x94>
      cpu_irq_enable();
80003c72:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80003c74:	d8 02       	popm	pc
80003c76:	00 00       	add	r0,r0
80003c78:	80 00       	ld.sh	r0,r0[0x0]
80003c7a:	26 50       	sub	r0,101

80003c7c <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
80003c7c:	48 38       	lddpc	r8,80003c88 <udi_cdc_comm_disable+0xc>
80003c7e:	11 89       	ld.ub	r9,r8[0x0]
80003c80:	20 19       	sub	r9,1
80003c82:	b0 89       	st.b	r8[0x0],r9
}
80003c84:	5e fc       	retal	r12
80003c86:	00 00       	add	r0,r0
80003c88:	00 00       	add	r0,r0
80003c8a:	09 9c       	ld.ub	r12,r4[0x1]

80003c8c <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
80003c8c:	5e fd       	retal	0

80003c8e <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
80003c8e:	5e fd       	retal	0

80003c90 <udi_cdc_setup_to_port>:
	default:
		port = 0;
		break;
	}
	return port;
}
80003c90:	5e fd       	retal	0
80003c92:	d7 03       	nop

80003c94 <udi_cdc_multi_get_free_tx_buffer>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003c94:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
80003c98:	d3 03       	ssrf	0x10
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
80003c9a:	49 78       	lddpc	r8,80003cf4 <udi_cdc_multi_get_free_tx_buffer+0x60>
80003c9c:	11 88       	ld.ub	r8,r8[0x0]
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
80003c9e:	49 7a       	lddpc	r10,80003cf8 <udi_cdc_multi_get_free_tx_buffer+0x64>
80003ca0:	f4 08 05 19 	ld.uh	r9,r10[r8<<0x1]
	buf_nosel_nb = udi_cdc_tx_buf_nb[port][(buf_sel == 0)? 1 : 0];
80003ca4:	58 08       	cp.w	r8,0
80003ca6:	f9 bc 01 00 	movne	r12,0
80003caa:	f9 bc 00 02 	moveq	r12,2
80003cae:	f4 0c 05 0a 	ld.uh	r10,r10[r12]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
80003cb2:	e0 49 01 40 	cp.w	r9,320
80003cb6:	c1 31       	brne	80003cdc <udi_cdc_multi_get_free_tx_buffer+0x48>
		if ((!udi_cdc_tx_trans_ongoing[port])
80003cb8:	49 1c       	lddpc	r12,80003cfc <udi_cdc_multi_get_free_tx_buffer+0x68>
80003cba:	19 8c       	ld.ub	r12,r12[0x0]
80003cbc:	58 0c       	cp.w	r12,0
80003cbe:	c0 f1       	brne	80003cdc <udi_cdc_multi_get_free_tx_buffer+0x48>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
80003cc0:	49 0c       	lddpc	r12,80003d00 <udi_cdc_multi_get_free_tx_buffer+0x6c>
80003cc2:	19 8c       	ld.ub	r12,r12[0x0]
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
	buf_nosel_nb = udi_cdc_tx_buf_nb[port][(buf_sel == 0)? 1 : 0];
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
		if ((!udi_cdc_tx_trans_ongoing[port])
80003cc4:	58 0c       	cp.w	r12,0
80003cc6:	c0 b1       	brne	80003cdc <udi_cdc_multi_get_free_tx_buffer+0x48>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
80003cc8:	30 1a       	mov	r10,1
80003cca:	48 e9       	lddpc	r9,80003d00 <udi_cdc_multi_get_free_tx_buffer+0x6c>
80003ccc:	b2 8a       	st.b	r9[0x0],r10
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
80003cce:	58 08       	cp.w	r8,0
80003cd0:	5f 09       	sreq	r9
80003cd2:	48 98       	lddpc	r8,80003cf4 <udi_cdc_multi_get_free_tx_buffer+0x60>
80003cd4:	b0 89       	st.b	r8[0x0],r9
80003cd6:	e0 6a 01 40 	mov	r10,320
80003cda:	30 09       	mov	r9,0
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003cdc:	16 98       	mov	r8,r11
80003cde:	e6 18 00 01 	andh	r8,0x1,COH
80003ce2:	c0 21       	brne	80003ce6 <udi_cdc_multi_get_free_tx_buffer+0x52>
      cpu_irq_enable();
80003ce4:	d5 03       	csrf	0x10
   }

	barrier();
80003ce6:	e0 68 02 80 	mov	r8,640
80003cea:	f0 09 01 09 	sub	r9,r8,r9
		}
	}
	cpu_irq_restore(flags);

	return (UDI_CDC_TX_BUFFERS - buf_sel_nb) + (UDI_CDC_TX_BUFFERS - buf_nosel_nb);
}
80003cee:	f2 0a 01 0c 	sub	r12,r9,r10
80003cf2:	5e fc       	retal	r12
80003cf4:	00 00       	add	r0,r0
80003cf6:	07 10       	ld.sh	r0,r3++
80003cf8:	00 00       	add	r0,r0
80003cfa:	07 14       	ld.sh	r4,r3++
80003cfc:	00 00       	add	r0,r0
80003cfe:	09 a8       	ld.ub	r8,r4[0x2]
80003d00:	00 00       	add	r0,r0
80003d02:	0c 3c       	cp.w	r12,r6

80003d04 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
80003d04:	d4 01       	pushm	lr
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
80003d06:	f0 1f 00 03 	mcall	80003d10 <udi_cdc_multi_is_tx_ready+0xc>
}
80003d0a:	5f 1c       	srne	r12
80003d0c:	d8 02       	popm	pc
80003d0e:	00 00       	add	r0,r0
80003d10:	80 00       	ld.sh	r0,r0[0x0]
80003d12:	3c 94       	mov	r4,-55

80003d14 <udi_cdc_multi_putc>:
{
	return udi_cdc_multi_is_tx_ready(0);
}

int udi_cdc_multi_putc(uint8_t port, int value)
{
80003d14:	eb cd 40 fe 	pushm	r1-r7,lr
80003d18:	16 96       	mov	r6,r11

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
80003d1a:	49 a8       	lddpc	r8,80003d80 <udi_cdc_multi_putc+0x6c>
80003d1c:	11 e9       	ld.ub	r9,r8[0x6]
80003d1e:	30 98       	mov	r8,9
80003d20:	f0 09 18 00 	cp.b	r9,r8
80003d24:	5f 03       	sreq	r3

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
80003d26:	30 07       	mov	r7,0
		if (!udi_cdc_data_running) {
80003d28:	49 75       	lddpc	r5,80003d84 <udi_cdc_multi_putc+0x70>
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
80003d2a:	49 82       	lddpc	r2,80003d88 <udi_cdc_multi_putc+0x74>
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
80003d2c:	49 84       	lddpc	r4,80003d8c <udi_cdc_multi_putc+0x78>
80003d2e:	49 91       	lddpc	r1,80003d90 <udi_cdc_multi_putc+0x7c>

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
80003d30:	0e 9c       	mov	r12,r7
80003d32:	f0 1f 00 19 	mcall	80003d94 <udi_cdc_multi_putc+0x80>
80003d36:	c0 51       	brne	80003d40 <udi_cdc_multi_putc+0x2c>
		if (!udi_cdc_data_running) {
80003d38:	0b 88       	ld.ub	r8,r5[0x0]
80003d3a:	58 08       	cp.w	r8,0
80003d3c:	cf a1       	brne	80003d30 <udi_cdc_multi_putc+0x1c>
80003d3e:	c1 e8       	rjmp	80003d7a <udi_cdc_multi_putc+0x66>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003d40:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80003d44:	d3 03       	ssrf	0x10
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
80003d46:	05 88       	ld.ub	r8,r2[0x0]
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
80003d48:	e8 08 04 19 	ld.sh	r9,r4[r8<<0x1]
80003d4c:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
80003d50:	f0 08 00 2b 	add	r11,r8,r8<<0x2
80003d54:	a7 6b       	lsl	r11,0x6
80003d56:	18 0b       	add	r11,r12
80003d58:	e2 0b 0b 06 	st.b	r1[r11],r6
80003d5c:	2f f9       	sub	r9,-1
80003d5e:	e8 08 0a 19 	st.h	r4[r8<<0x1],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003d62:	14 98       	mov	r8,r10
80003d64:	e6 18 00 01 	andh	r8,0x1,COH
80003d68:	c0 21       	brne	80003d6c <udi_cdc_multi_putc+0x58>
      cpu_irq_enable();
80003d6a:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	if (b_databit_9) {
80003d6c:	58 03       	cp.w	r3,0
80003d6e:	c0 31       	brne	80003d74 <udi_cdc_multi_putc+0x60>
80003d70:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
80003d74:	a9 46       	asr	r6,0x8
80003d76:	0e 93       	mov	r3,r7
80003d78:	cd cb       	rjmp	80003d30 <udi_cdc_multi_putc+0x1c>
		goto udi_cdc_putc_process_one_byte;
80003d7a:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
80003d7e:	00 00       	add	r0,r0
80003d80:	00 00       	add	r0,r0
80003d82:	07 05       	ld.w	r5,r3++
80003d84:	00 00       	add	r0,r0
80003d86:	09 a2       	ld.ub	r2,r4[0x2]
80003d88:	00 00       	add	r0,r0
80003d8a:	07 10       	ld.sh	r0,r3++
80003d8c:	00 00       	add	r0,r0
80003d8e:	07 14       	ld.sh	r4,r3++
80003d90:	00 00       	add	r0,r0
80003d92:	07 18       	ld.sh	r8,r3++
80003d94:	80 00       	ld.sh	r0,r0[0x0]
80003d96:	3d 04       	mov	r4,-48

80003d98 <udi_cdc_putc>:
	}
	return true;
}

int udi_cdc_putc(int value)
{
80003d98:	d4 01       	pushm	lr
	return udi_cdc_multi_putc(0, value);
80003d9a:	18 9b       	mov	r11,r12
80003d9c:	30 0c       	mov	r12,0
80003d9e:	f0 1f 00 02 	mcall	80003da4 <udi_cdc_putc+0xc>
}
80003da2:	d8 02       	popm	pc
80003da4:	80 00       	ld.sh	r0,r0[0x0]
80003da6:	3d 14       	mov	r4,-47

80003da8 <udi_cdc_multi_get_nb_received_data>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003da8:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003dac:	d3 03       	ssrf	0x10

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
80003dae:	48 88       	lddpc	r8,80003dcc <udi_cdc_multi_get_nb_received_data+0x24>
80003db0:	90 08       	ld.sh	r8,r8[0x0]
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
80003db2:	48 8a       	lddpc	r10,80003dd0 <udi_cdc_multi_get_nb_received_data+0x28>
80003db4:	15 8b       	ld.ub	r11,r10[0x0]
80003db6:	48 8a       	lddpc	r10,80003dd4 <udi_cdc_multi_get_nb_received_data+0x2c>
80003db8:	f4 0b 04 1c 	ld.sh	r12,r10[r11<<0x1]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003dbc:	e6 19 00 01 	andh	r9,0x1,COH
80003dc0:	c0 21       	brne	80003dc4 <udi_cdc_multi_get_nb_received_data+0x1c>
      cpu_irq_enable();
80003dc2:	d5 03       	csrf	0x10
   }

	barrier();
80003dc4:	5c 7c       	castu.h	r12
80003dc6:	5c 78       	castu.h	r8
	cpu_irq_restore(flags);
	return nb_received;
}
80003dc8:	10 1c       	sub	r12,r8
80003dca:	5e fc       	retal	r12
80003dcc:	00 00       	add	r0,r0
80003dce:	09 9e       	ld.ub	lr,r4[0x1]
80003dd0:	00 00       	add	r0,r0
80003dd2:	09 a4       	ld.ub	r4,r4[0x2]
80003dd4:	00 00       	add	r0,r0
80003dd6:	09 98       	ld.ub	r8,r4[0x1]

80003dd8 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
80003dd8:	d4 01       	pushm	lr
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
80003dda:	f0 1f 00 03 	mcall	80003de4 <udi_cdc_multi_is_rx_ready+0xc>
}
80003dde:	5f 1c       	srne	r12
80003de0:	d8 02       	popm	pc
80003de2:	00 00       	add	r0,r0
80003de4:	80 00       	ld.sh	r0,r0[0x0]
80003de6:	3d a8       	mov	r8,-38

80003de8 <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
80003de8:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003dec:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003df0:	d3 03       	ssrf	0x10
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
80003df2:	49 d9       	lddpc	r9,80003e64 <udi_cdc_rx_start+0x7c>
80003df4:	13 87       	ld.ub	r7,r9[0x0]
	if (udi_cdc_rx_trans_ongoing[port] ||
80003df6:	49 d9       	lddpc	r9,80003e68 <udi_cdc_rx_start+0x80>
80003df8:	13 89       	ld.ub	r9,r9[0x0]
80003dfa:	58 09       	cp.w	r9,0
80003dfc:	c0 a1       	brne	80003e10 <udi_cdc_rx_start+0x28>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
80003dfe:	49 c9       	lddpc	r9,80003e6c <udi_cdc_rx_start+0x84>
80003e00:	92 09       	ld.sh	r9,r9[0x0]
80003e02:	49 ca       	lddpc	r10,80003e70 <udi_cdc_rx_start+0x88>
80003e04:	f4 07 04 1a 	ld.sh	r10,r10[r7<<0x1]
80003e08:	f2 0a 19 00 	cp.h	r10,r9
80003e0c:	e0 88 00 08 	brls	80003e1c <udi_cdc_rx_start+0x34>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003e10:	e6 18 00 01 	andh	r8,0x1,COH
80003e14:	c0 21       	brne	80003e18 <udi_cdc_rx_start+0x30>
      cpu_irq_enable();
80003e16:	d5 03       	csrf	0x10
   }

	barrier();
80003e18:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		cpu_irq_restore(flags);
		return false;
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
80003e1c:	30 0a       	mov	r10,0
80003e1e:	49 49       	lddpc	r9,80003e6c <udi_cdc_rx_start+0x84>
80003e20:	b2 0a       	st.h	r9[0x0],r10
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
80003e22:	58 07       	cp.w	r7,0
80003e24:	5f 0a       	sreq	r10
80003e26:	49 09       	lddpc	r9,80003e64 <udi_cdc_rx_start+0x7c>
80003e28:	b2 8a       	st.b	r9[0x0],r10

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
80003e2a:	30 1a       	mov	r10,1
80003e2c:	48 f9       	lddpc	r9,80003e68 <udi_cdc_rx_start+0x80>
80003e2e:	b2 8a       	st.b	r9[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003e30:	e6 18 00 01 	andh	r8,0x1,COH
80003e34:	c0 21       	brne	80003e38 <udi_cdc_rx_start+0x50>
      cpu_irq_enable();
80003e36:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
80003e38:	30 0c       	mov	r12,0
80003e3a:	f0 1f 00 0f 	mcall	80003e74 <udi_cdc_rx_start+0x8c>
80003e3e:	c0 40       	breq	80003e46 <udi_cdc_rx_start+0x5e>
		UDI_CDC_RX_NOTIFY(port);
80003e40:	30 0c       	mov	r12,0
80003e42:	f0 1f 00 0e 	mcall	80003e78 <udi_cdc_rx_start+0x90>
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
80003e46:	ee 07 00 27 	add	r7,r7,r7<<0x2
80003e4a:	a7 67       	lsl	r7,0x6
80003e4c:	48 c8       	lddpc	r8,80003e7c <udi_cdc_rx_start+0x94>
80003e4e:	e0 69 01 40 	mov	r9,320
80003e52:	48 ca       	lddpc	r10,80003e80 <udi_cdc_rx_start+0x98>
80003e54:	0e 0a       	add	r10,r7
80003e56:	30 1b       	mov	r11,1
80003e58:	30 2c       	mov	r12,2
80003e5a:	f0 1f 00 0b 	mcall	80003e84 <udi_cdc_rx_start+0x9c>
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
80003e5e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e62:	00 00       	add	r0,r0
80003e64:	00 00       	add	r0,r0
80003e66:	09 a4       	ld.ub	r4,r4[0x2]
80003e68:	00 00       	add	r0,r0
80003e6a:	0c 38       	cp.w	r8,r6
80003e6c:	00 00       	add	r0,r0
80003e6e:	09 9e       	ld.ub	lr,r4[0x1]
80003e70:	00 00       	add	r0,r0
80003e72:	09 98       	ld.ub	r8,r4[0x1]
80003e74:	80 00       	ld.sh	r0,r0[0x0]
80003e76:	3d d8       	mov	r8,-35
80003e78:	80 00       	ld.sh	r0,r0[0x0]
80003e7a:	56 c0       	stdsp	sp[0x1b0],r0
80003e7c:	80 00       	ld.sh	r0,r0[0x0]
80003e7e:	3e 88       	mov	r8,-24
80003e80:	00 00       	add	r0,r0
80003e82:	09 b8       	ld.ub	r8,r4[0x3]
80003e84:	80 00       	ld.sh	r0,r0[0x0]
80003e86:	2f 4c       	sub	r12,-12

80003e88 <udi_cdc_data_received>:


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
80003e88:	d4 01       	pushm	lr
80003e8a:	14 9e       	mov	lr,r10
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
80003e8c:	58 0c       	cp.w	r12,0
80003e8e:	c2 01       	brne	80003ece <udi_cdc_data_received+0x46>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
80003e90:	49 08       	lddpc	r8,80003ed0 <udi_cdc_data_received+0x48>
80003e92:	11 88       	ld.ub	r8,r8[0x0]
80003e94:	58 08       	cp.w	r8,0
80003e96:	5f 08       	sreq	r8
	if (!n) {
80003e98:	58 0b       	cp.w	r11,0
80003e9a:	c1 11       	brne	80003ebc <udi_cdc_data_received+0x34>
		udd_ep_run( ep,
80003e9c:	f0 0a 15 02 	lsl	r10,r8,0x2
80003ea0:	10 0a       	add	r10,r8
80003ea2:	a7 6a       	lsl	r10,0x6
80003ea4:	fe c8 00 1c 	sub	r8,pc,28
80003ea8:	e0 69 01 40 	mov	r9,320
80003eac:	48 ab       	lddpc	r11,80003ed4 <udi_cdc_data_received+0x4c>
80003eae:	f6 0a 00 0a 	add	r10,r11,r10
80003eb2:	30 1b       	mov	r11,1
80003eb4:	1c 9c       	mov	r12,lr
80003eb6:	f0 1f 00 09 	mcall	80003ed8 <udi_cdc_data_received+0x50>
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
80003eba:	d8 02       	popm	pc
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
80003ebc:	48 89       	lddpc	r9,80003edc <udi_cdc_data_received+0x54>
80003ebe:	f2 08 0a 1b 	st.h	r9[r8<<0x1],r11
	udi_cdc_rx_trans_ongoing[port] = false;
80003ec2:	30 09       	mov	r9,0
80003ec4:	48 78       	lddpc	r8,80003ee0 <udi_cdc_data_received+0x58>
80003ec6:	b0 89       	st.b	r8[0x0],r9
	udi_cdc_rx_start(port);
80003ec8:	30 0c       	mov	r12,0
80003eca:	f0 1f 00 07 	mcall	80003ee4 <udi_cdc_data_received+0x5c>
80003ece:	d8 02       	popm	pc
80003ed0:	00 00       	add	r0,r0
80003ed2:	09 a4       	ld.ub	r4,r4[0x2]
80003ed4:	00 00       	add	r0,r0
80003ed6:	09 b8       	ld.ub	r8,r4[0x3]
80003ed8:	80 00       	ld.sh	r0,r0[0x0]
80003eda:	2f 4c       	sub	r12,-12
80003edc:	00 00       	add	r0,r0
80003ede:	09 98       	ld.ub	r8,r4[0x1]
80003ee0:	00 00       	add	r0,r0
80003ee2:	0c 38       	cp.w	r8,r6
80003ee4:	80 00       	ld.sh	r0,r0[0x0]
80003ee6:	3d e8       	mov	r8,-34

80003ee8 <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
80003ee8:	eb cd 40 e0 	pushm	r5-r7,lr

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
80003eec:	4c 28       	lddpc	r8,80003ff4 <udi_cdc_tx_send+0x10c>
80003eee:	11 88       	ld.ub	r8,r8[0x0]
80003ef0:	58 08       	cp.w	r8,0
80003ef2:	e0 81 00 7e 	brne	80003fee <udi_cdc_tx_send+0x106>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
80003ef6:	f0 1f 00 41 	mcall	80003ff8 <udi_cdc_tx_send+0x110>
80003efa:	c0 a0       	breq	80003f0e <udi_cdc_tx_send+0x26>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
80003efc:	4c 08       	lddpc	r8,80003ffc <udi_cdc_tx_send+0x114>
80003efe:	90 07       	ld.sh	r7,r8[0x0]
80003f00:	f0 1f 00 40 	mcall	80004000 <udi_cdc_tx_send+0x118>
80003f04:	f8 07 19 00 	cp.h	r7,r12
80003f08:	c0 a1       	brne	80003f1c <udi_cdc_tx_send+0x34>
80003f0a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
80003f0e:	4b c8       	lddpc	r8,80003ffc <udi_cdc_tx_send+0x114>
80003f10:	90 07       	ld.sh	r7,r8[0x0]
80003f12:	f0 1f 00 3d 	mcall	80004004 <udi_cdc_tx_send+0x11c>
80003f16:	f8 07 19 00 	cp.h	r7,r12
80003f1a:	c6 a0       	breq	80003fee <udi_cdc_tx_send+0x106>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003f1c:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80003f20:	d3 03       	ssrf	0x10
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
80003f22:	4b a8       	lddpc	r8,80004008 <udi_cdc_tx_send+0x120>
80003f24:	11 87       	ld.ub	r7,r8[0x0]
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
80003f26:	4b a8       	lddpc	r8,8000400c <udi_cdc_tx_send+0x124>
80003f28:	f0 07 04 19 	ld.sh	r9,r8[r7<<0x1]
80003f2c:	30 08       	mov	r8,0
80003f2e:	f0 09 19 00 	cp.h	r9,r8
80003f32:	c2 01       	brne	80003f72 <udi_cdc_tx_send+0x8a>
		sof_zlp_counter++;
80003f34:	4b 78       	lddpc	r8,80004010 <udi_cdc_tx_send+0x128>
80003f36:	90 09       	ld.sh	r9,r8[0x0]
80003f38:	2f f9       	sub	r9,-1
80003f3a:	b0 09       	st.h	r8[0x0],r9
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
80003f3c:	f0 1f 00 2f 	mcall	80003ff8 <udi_cdc_tx_send+0x110>
80003f40:	c0 81       	brne	80003f50 <udi_cdc_tx_send+0x68>
80003f42:	4b 48       	lddpc	r8,80004010 <udi_cdc_tx_send+0x128>
80003f44:	90 09       	ld.sh	r9,r8[0x0]
80003f46:	36 38       	mov	r8,99
80003f48:	f0 09 19 00 	cp.h	r9,r8
80003f4c:	e0 88 00 0d 	brls	80003f66 <udi_cdc_tx_send+0x7e>
80003f50:	f0 1f 00 2a 	mcall	80003ff8 <udi_cdc_tx_send+0x110>
80003f54:	c0 f0       	breq	80003f72 <udi_cdc_tx_send+0x8a>
80003f56:	4a f8       	lddpc	r8,80004010 <udi_cdc_tx_send+0x128>
80003f58:	90 09       	ld.sh	r9,r8[0x0]
80003f5a:	e0 68 03 1f 	mov	r8,799
80003f5e:	f0 09 19 00 	cp.h	r9,r8
80003f62:	e0 8b 00 08 	brhi	80003f72 <udi_cdc_tx_send+0x8a>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003f66:	e6 16 00 01 	andh	r6,0x1,COH
80003f6a:	c0 21       	brne	80003f6e <udi_cdc_tx_send+0x86>
      cpu_irq_enable();
80003f6c:	d5 03       	csrf	0x10
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
			cpu_irq_restore(flags);
			return;
80003f6e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
		}
	}
	sof_zlp_counter = 0;
80003f72:	30 09       	mov	r9,0
80003f74:	4a 78       	lddpc	r8,80004010 <udi_cdc_tx_send+0x128>
80003f76:	b0 09       	st.h	r8[0x0],r9

	if (!udi_cdc_tx_both_buf_to_send[port]) {
80003f78:	4a 78       	lddpc	r8,80004014 <udi_cdc_tx_send+0x12c>
80003f7a:	11 88       	ld.ub	r8,r8[0x0]
80003f7c:	58 08       	cp.w	r8,0
80003f7e:	c0 61       	brne	80003f8a <udi_cdc_tx_send+0xa2>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
80003f80:	58 07       	cp.w	r7,0
80003f82:	5f 09       	sreq	r9
80003f84:	4a 18       	lddpc	r8,80004008 <udi_cdc_tx_send+0x120>
80003f86:	b0 89       	st.b	r8[0x0],r9
80003f88:	c0 38       	rjmp	80003f8e <udi_cdc_tx_send+0xa6>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
80003f8a:	58 07       	cp.w	r7,0
80003f8c:	5f 07       	sreq	r7
	}
	udi_cdc_tx_trans_ongoing[port] = true;
80003f8e:	30 19       	mov	r9,1
80003f90:	49 98       	lddpc	r8,80003ff4 <udi_cdc_tx_send+0x10c>
80003f92:	b0 89       	st.b	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003f94:	e6 16 00 01 	andh	r6,0x1,COH
80003f98:	c0 21       	brne	80003f9c <udi_cdc_tx_send+0xb4>
      cpu_irq_enable();
80003f9a:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
80003f9c:	0e 95       	mov	r5,r7
80003f9e:	49 c8       	lddpc	r8,8000400c <udi_cdc_tx_send+0x124>
80003fa0:	f0 07 04 19 	ld.sh	r9,r8[r7<<0x1]
80003fa4:	e0 68 01 40 	mov	r8,320
80003fa8:	f0 09 19 00 	cp.h	r9,r8
80003fac:	5f 16       	srne	r6
	if (b_short_packet) {
80003fae:	58 06       	cp.w	r6,0
80003fb0:	c0 e0       	breq	80003fcc <udi_cdc_tx_send+0xe4>
		if (udd_is_high_speed()) {
80003fb2:	f0 1f 00 12 	mcall	80003ff8 <udi_cdc_tx_send+0x110>
80003fb6:	c0 60       	breq	80003fc2 <udi_cdc_tx_send+0xda>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
80003fb8:	f0 1f 00 12 	mcall	80004000 <udi_cdc_tx_send+0x118>
80003fbc:	49 08       	lddpc	r8,80003ffc <udi_cdc_tx_send+0x114>
80003fbe:	b0 0c       	st.h	r8[0x0],r12
80003fc0:	c0 98       	rjmp	80003fd2 <udi_cdc_tx_send+0xea>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
80003fc2:	f0 1f 00 11 	mcall	80004004 <udi_cdc_tx_send+0x11c>
80003fc6:	48 e8       	lddpc	r8,80003ffc <udi_cdc_tx_send+0x114>
80003fc8:	b0 0c       	st.h	r8[0x0],r12
80003fca:	c0 48       	rjmp	80003fd2 <udi_cdc_tx_send+0xea>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
80003fcc:	30 09       	mov	r9,0
80003fce:	48 c8       	lddpc	r8,80003ffc <udi_cdc_tx_send+0x114>
80003fd0:	b0 09       	st.h	r8[0x0],r9
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
80003fd2:	ee 07 00 27 	add	r7,r7,r7<<0x2
80003fd6:	a7 67       	lsl	r7,0x6
80003fd8:	49 08       	lddpc	r8,80004018 <udi_cdc_tx_send+0x130>
80003fda:	48 d9       	lddpc	r9,8000400c <udi_cdc_tx_send+0x124>
80003fdc:	f2 05 05 19 	ld.uh	r9,r9[r5<<0x1]
80003fe0:	48 fa       	lddpc	r10,8000401c <udi_cdc_tx_send+0x134>
80003fe2:	0e 0a       	add	r10,r7
80003fe4:	0c 9b       	mov	r11,r6
80003fe6:	e0 6c 00 81 	mov	r12,129
80003fea:	f0 1f 00 0e 	mcall	80004020 <udi_cdc_tx_send+0x138>
80003fee:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003ff2:	00 00       	add	r0,r0
80003ff4:	00 00       	add	r0,r0
80003ff6:	09 a8       	ld.ub	r8,r4[0x2]
80003ff8:	80 00       	ld.sh	r0,r0[0x0]
80003ffa:	2a d0       	sub	r0,-83
80003ffc:	00 00       	add	r0,r0
80003ffe:	09 a0       	ld.ub	r0,r4[0x2]
80004000:	80 00       	ld.sh	r0,r0[0x0]
80004002:	2b 0c       	sub	r12,-80
80004004:	80 00       	ld.sh	r0,r0[0x0]
80004006:	2b 00       	sub	r0,-80
80004008:	00 00       	add	r0,r0
8000400a:	07 10       	ld.sh	r0,r3++
8000400c:	00 00       	add	r0,r0
8000400e:	07 14       	ld.sh	r4,r3++
80004010:	00 00       	add	r0,r0
80004012:	07 0c       	ld.w	r12,r3++
80004014:	00 00       	add	r0,r0
80004016:	0c 3c       	cp.w	r12,r6
80004018:	80 00       	ld.sh	r0,r0[0x0]
8000401a:	40 34       	lddsp	r4,sp[0xc]
8000401c:	00 00       	add	r0,r0
8000401e:	07 18       	ld.sh	r8,r3++
80004020:	80 00       	ld.sh	r0,r0[0x0]
80004022:	2f 4c       	sub	r12,-12

80004024 <udi_cdc_data_sof_notify>:
{
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
80004024:	d4 01       	pushm	lr
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
80004026:	30 0c       	mov	r12,0
80004028:	f0 1f 00 02 	mcall	80004030 <udi_cdc_data_sof_notify+0xc>
	port_notify++;
	if (port_notify >= UDI_CDC_PORT_NB) {
		port_notify = 0;
	}
#endif
}
8000402c:	d8 02       	popm	pc
8000402e:	00 00       	add	r0,r0
80004030:	80 00       	ld.sh	r0,r0[0x0]
80004032:	3e e8       	mov	r8,-18

80004034 <udi_cdc_data_sent>:
	udi_cdc_rx_start(port);
}


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
80004034:	d4 01       	pushm	lr
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
80004036:	58 0c       	cp.w	r12,0
80004038:	c1 21       	brne	8000405c <udi_cdc_data_sent+0x28>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
8000403a:	48 a8       	lddpc	r8,80004060 <udi_cdc_data_sent+0x2c>
8000403c:	11 88       	ld.ub	r8,r8[0x0]
8000403e:	58 08       	cp.w	r8,0
80004040:	f9 b9 01 00 	movne	r9,0
80004044:	f9 b9 00 02 	moveq	r9,2
80004048:	30 08       	mov	r8,0
8000404a:	48 7a       	lddpc	r10,80004064 <udi_cdc_data_sent+0x30>
8000404c:	f4 09 0a 08 	st.h	r10[r9],r8
	udi_cdc_tx_both_buf_to_send[port] = false;
80004050:	48 69       	lddpc	r9,80004068 <udi_cdc_data_sent+0x34>
80004052:	b2 88       	st.b	r9[0x0],r8
	udi_cdc_tx_trans_ongoing[port] = false;
80004054:	48 69       	lddpc	r9,8000406c <udi_cdc_data_sent+0x38>
80004056:	b2 88       	st.b	r9[0x0],r8

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
80004058:	f0 1f 00 06 	mcall	80004070 <udi_cdc_data_sent+0x3c>
8000405c:	d8 02       	popm	pc
8000405e:	00 00       	add	r0,r0
80004060:	00 00       	add	r0,r0
80004062:	07 10       	ld.sh	r0,r3++
80004064:	00 00       	add	r0,r0
80004066:	07 14       	ld.sh	r4,r3++
80004068:	00 00       	add	r0,r0
8000406a:	0c 3c       	cp.w	r12,r6
8000406c:	00 00       	add	r0,r0
8000406e:	09 a8       	ld.ub	r8,r4[0x2]
80004070:	80 00       	ld.sh	r0,r0[0x0]
80004072:	3e e8       	mov	r8,-18

80004074 <udi_cdc_data_enable>:
	udi_cdc_nb_comm_enabled++;
	return true;
}

bool udi_cdc_data_enable(void)
{
80004074:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
80004078:	30 07       	mov	r7,0
8000407a:	49 88       	lddpc	r8,800040d8 <udi_cdc_data_enable+0x64>
8000407c:	b0 87       	st.b	r8[0x0],r7
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
8000407e:	49 88       	lddpc	r8,800040dc <udi_cdc_data_enable+0x68>
80004080:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_tx_both_buf_to_send[port] = false;
80004082:	49 88       	lddpc	r8,800040e0 <udi_cdc_data_enable+0x6c>
80004084:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_tx_buf_sel[port] = 0;
80004086:	49 88       	lddpc	r8,800040e4 <udi_cdc_data_enable+0x70>
80004088:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_tx_buf_nb[port][0] = 0;
8000408a:	49 88       	lddpc	r8,800040e8 <udi_cdc_data_enable+0x74>
8000408c:	30 06       	mov	r6,0
8000408e:	b0 06       	st.h	r8[0x0],r6
	udi_cdc_tx_buf_nb[port][1] = 0;
80004090:	b0 16       	st.h	r8[0x2],r6
	udi_cdc_tx_sof_num[port] = 0;
80004092:	49 78       	lddpc	r8,800040ec <udi_cdc_data_enable+0x78>
80004094:	b0 06       	st.h	r8[0x0],r6
	udi_cdc_tx_send(port);
80004096:	30 0c       	mov	r12,0
80004098:	f0 1f 00 16 	mcall	800040f0 <udi_cdc_data_enable+0x7c>

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
8000409c:	49 68       	lddpc	r8,800040f4 <udi_cdc_data_enable+0x80>
8000409e:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_rx_buf_sel[port] = 0;
800040a0:	49 68       	lddpc	r8,800040f8 <udi_cdc_data_enable+0x84>
800040a2:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_rx_buf_nb[port][0] = 0;
800040a4:	49 68       	lddpc	r8,800040fc <udi_cdc_data_enable+0x88>
800040a6:	b0 06       	st.h	r8[0x0],r6
	udi_cdc_rx_pos[port] = 0;
800040a8:	49 68       	lddpc	r8,80004100 <udi_cdc_data_enable+0x8c>
800040aa:	b0 06       	st.h	r8[0x0],r6
	if (!udi_cdc_rx_start(port)) {
800040ac:	30 0c       	mov	r12,0
800040ae:	f0 1f 00 16 	mcall	80004104 <udi_cdc_data_enable+0x90>
800040b2:	c1 00       	breq	800040d2 <udi_cdc_data_enable+0x5e>
		return false;
	}
	udi_cdc_nb_data_enabled++;
800040b4:	48 98       	lddpc	r8,800040d8 <udi_cdc_data_enable+0x64>
800040b6:	11 89       	ld.ub	r9,r8[0x0]
800040b8:	2f f9       	sub	r9,-1
800040ba:	b0 89       	st.b	r8[0x0],r9
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
800040bc:	11 89       	ld.ub	r9,r8[0x0]
800040be:	30 18       	mov	r8,1
800040c0:	f0 09 18 00 	cp.b	r9,r8
800040c4:	c0 30       	breq	800040ca <udi_cdc_data_enable+0x56>
800040c6:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
		udi_cdc_data_running = true;
800040ca:	30 19       	mov	r9,1
800040cc:	48 f8       	lddpc	r8,80004108 <udi_cdc_data_enable+0x94>
800040ce:	b0 89       	st.b	r8[0x0],r9
800040d0:	30 1c       	mov	r12,1
	}
	return true;
}
800040d2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800040d6:	00 00       	add	r0,r0
800040d8:	00 00       	add	r0,r0
800040da:	07 0e       	ld.w	lr,r3++
800040dc:	00 00       	add	r0,r0
800040de:	09 a8       	ld.ub	r8,r4[0x2]
800040e0:	00 00       	add	r0,r0
800040e2:	0c 3c       	cp.w	r12,r6
800040e4:	00 00       	add	r0,r0
800040e6:	07 10       	ld.sh	r0,r3++
800040e8:	00 00       	add	r0,r0
800040ea:	07 14       	ld.sh	r4,r3++
800040ec:	00 00       	add	r0,r0
800040ee:	09 a0       	ld.ub	r0,r4[0x2]
800040f0:	80 00       	ld.sh	r0,r0[0x0]
800040f2:	3e e8       	mov	r8,-18
800040f4:	00 00       	add	r0,r0
800040f6:	0c 38       	cp.w	r8,r6
800040f8:	00 00       	add	r0,r0
800040fa:	09 a4       	ld.ub	r4,r4[0x2]
800040fc:	00 00       	add	r0,r0
800040fe:	09 98       	ld.ub	r8,r4[0x1]
80004100:	00 00       	add	r0,r0
80004102:	09 9e       	ld.ub	lr,r4[0x1]
80004104:	80 00       	ld.sh	r0,r0[0x0]
80004106:	3d e8       	mov	r8,-34
80004108:	00 00       	add	r0,r0
8000410a:	09 a2       	ld.ub	r2,r4[0x2]

8000410c <udi_cdc_comm_setup>:
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
}

bool udi_cdc_comm_setup(void)
{
8000410c:	d4 01       	pushm	lr
	uint8_t port = udi_cdc_setup_to_port();
8000410e:	f0 1f 00 29 	mcall	800041b0 <udi_cdc_comm_setup+0xa4>

	if (Udd_setup_is_in()) {
80004112:	4a 98       	lddpc	r8,800041b4 <udi_cdc_comm_setup+0xa8>
80004114:	11 88       	ld.ub	r8,r8[0x0]
80004116:	30 09       	mov	r9,0
80004118:	f2 08 18 00 	cp.b	r8,r9
8000411c:	c1 d4       	brge	80004156 <udi_cdc_comm_setup+0x4a>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
8000411e:	e2 18 00 60 	andl	r8,0x60,COH
80004122:	e0 48 00 20 	cp.w	r8,32
80004126:	c4 31       	brne	800041ac <udi_cdc_comm_setup+0xa0>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
80004128:	4a 38       	lddpc	r8,800041b4 <udi_cdc_comm_setup+0xa8>
8000412a:	11 99       	ld.ub	r9,r8[0x1]
8000412c:	32 18       	mov	r8,33
8000412e:	f0 09 18 00 	cp.b	r9,r8
80004132:	c3 d1       	brne	800041ac <udi_cdc_comm_setup+0xa0>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
80004134:	4a 08       	lddpc	r8,800041b4 <udi_cdc_comm_setup+0xa8>
80004136:	90 39       	ld.sh	r9,r8[0x6]
80004138:	30 78       	mov	r8,7
8000413a:	f0 09 19 00 	cp.h	r9,r8
8000413e:	c3 71       	brne	800041ac <udi_cdc_comm_setup+0xa0>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
80004140:	49 d8       	lddpc	r8,800041b4 <udi_cdc_comm_setup+0xa8>
80004142:	f8 09 15 03 	lsl	r9,r12,0x3
80004146:	f2 0c 01 0c 	sub	r12,r9,r12
8000414a:	49 c9       	lddpc	r9,800041b8 <udi_cdc_comm_setup+0xac>
8000414c:	18 09       	add	r9,r12
8000414e:	91 29       	st.w	r8[0x8],r9
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
80004150:	30 79       	mov	r9,7
80004152:	b0 69       	st.h	r8[0xc],r9
80004154:	da 0a       	popm	pc,r12=1
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
80004156:	e2 18 00 60 	andl	r8,0x60,COH
8000415a:	e0 48 00 20 	cp.w	r8,32
8000415e:	c2 71       	brne	800041ac <udi_cdc_comm_setup+0xa0>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
80004160:	49 58       	lddpc	r8,800041b4 <udi_cdc_comm_setup+0xa8>
80004162:	11 98       	ld.ub	r8,r8[0x1]
80004164:	32 09       	mov	r9,32
80004166:	f2 08 18 00 	cp.b	r8,r9
8000416a:	c0 60       	breq	80004176 <udi_cdc_comm_setup+0x6a>
8000416c:	32 29       	mov	r9,34
8000416e:	f2 08 18 00 	cp.b	r8,r9
80004172:	c1 d1       	brne	800041ac <udi_cdc_comm_setup+0xa0>
80004174:	c1 58       	rjmp	8000419e <udi_cdc_comm_setup+0x92>
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
80004176:	49 08       	lddpc	r8,800041b4 <udi_cdc_comm_setup+0xa8>
80004178:	90 39       	ld.sh	r9,r8[0x6]
8000417a:	30 78       	mov	r8,7
8000417c:	f0 09 19 00 	cp.h	r9,r8
80004180:	c1 61       	brne	800041ac <udi_cdc_comm_setup+0xa0>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
80004182:	48 d8       	lddpc	r8,800041b4 <udi_cdc_comm_setup+0xa8>
80004184:	48 e9       	lddpc	r9,800041bc <udi_cdc_comm_setup+0xb0>
80004186:	91 49       	st.w	r8[0x10],r9
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
80004188:	f8 09 15 03 	lsl	r9,r12,0x3
8000418c:	f2 0c 01 0c 	sub	r12,r9,r12
80004190:	48 a9       	lddpc	r9,800041b8 <udi_cdc_comm_setup+0xac>
80004192:	f2 0c 00 0c 	add	r12,r9,r12
80004196:	91 2c       	st.w	r8[0x8],r12
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
80004198:	30 79       	mov	r9,7
8000419a:	b0 69       	st.h	r8[0xc],r9
8000419c:	da 0a       	popm	pc,r12=1
						sizeof(usb_cdc_line_coding_t);
				return true;
			case USB_REQ_CDC_SET_CONTROL_LINE_STATE:
				// According cdc spec 1.1 chapter 6.2.14
				UDI_CDC_SET_DTR_EXT(port, (0 !=
8000419e:	48 68       	lddpc	r8,800041b4 <udi_cdc_comm_setup+0xa8>
800041a0:	90 9b       	ld.uh	r11,r8[0x2]
800041a2:	f7 db c0 01 	bfextu	r11,r11,0x0,0x1
800041a6:	f0 1f 00 07 	mcall	800041c0 <udi_cdc_comm_setup+0xb4>
800041aa:	da 0a       	popm	pc,r12=1
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_DTE_PRESENT)));
				UDI_CDC_SET_RTS_EXT(port, (0 !=
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
800041ac:	d8 0a       	popm	pc,r12=0
800041ae:	00 00       	add	r0,r0
800041b0:	80 00       	ld.sh	r0,r0[0x0]
800041b2:	3c 90       	mov	r0,-55
800041b4:	00 00       	add	r0,r0
800041b6:	0f f0       	ld.ub	r0,r7[0x7]
800041b8:	00 00       	add	r0,r0
800041ba:	07 05       	ld.w	r5,r3++
800041bc:	80 00       	ld.sh	r0,r0[0x0]
800041be:	41 c4       	lddsp	r4,sp[0x70]
800041c0:	80 00       	ld.sh	r0,r0[0x0]
800041c2:	4e 90       	lddpc	r0,80004364 <udc_update_iface_desc+0x70>

800041c4 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
800041c4:	d4 01       	pushm	lr
	uint8_t port = udi_cdc_setup_to_port();
800041c6:	f0 1f 00 06 	mcall	800041dc <udi_cdc_line_coding_received+0x18>
	UNUSED(port);

	UDI_CDC_SET_CODING_EXT(port, (&udi_cdc_line_coding[port]));
800041ca:	f8 08 15 03 	lsl	r8,r12,0x3
800041ce:	18 18       	sub	r8,r12
800041d0:	48 4b       	lddpc	r11,800041e0 <udi_cdc_line_coding_received+0x1c>
800041d2:	10 0b       	add	r11,r8
800041d4:	f0 1f 00 04 	mcall	800041e4 <udi_cdc_line_coding_received+0x20>
}
800041d8:	d8 02       	popm	pc
800041da:	00 00       	add	r0,r0
800041dc:	80 00       	ld.sh	r0,r0[0x0]
800041de:	3c 90       	mov	r0,-55
800041e0:	00 00       	add	r0,r0
800041e2:	07 05       	ld.w	r5,r3++
800041e4:	80 00       	ld.sh	r0,r0[0x0]
800041e6:	56 c2       	stdsp	sp[0x1b0],r2

800041e8 <udi_cdc_data_disable>:
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
}

void udi_cdc_data_disable(void)
{
800041e8:	d4 01       	pushm	lr
	uint8_t port;
	UNUSED(port);

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
800041ea:	48 68       	lddpc	r8,80004200 <udi_cdc_data_disable+0x18>
800041ec:	11 89       	ld.ub	r9,r8[0x0]
800041ee:	20 19       	sub	r9,1
800041f0:	b0 89       	st.b	r8[0x0],r9
	port = udi_cdc_nb_data_enabled;
800041f2:	11 8c       	ld.ub	r12,r8[0x0]
	UDI_CDC_DISABLE_EXT(port);
800041f4:	f0 1f 00 04 	mcall	80004204 <udi_cdc_data_disable+0x1c>
	udi_cdc_data_running = false;
800041f8:	30 09       	mov	r9,0
800041fa:	48 48       	lddpc	r8,80004208 <udi_cdc_data_disable+0x20>
800041fc:	b0 89       	st.b	r8[0x0],r9
}
800041fe:	d8 02       	popm	pc
80004200:	00 00       	add	r0,r0
80004202:	07 0e       	ld.w	lr,r3++
80004204:	80 00       	ld.sh	r0,r0[0x0]
80004206:	4a 1c       	lddpc	r12,80004288 <udc_sof_notify+0x4>
80004208:	00 00       	add	r0,r0
8000420a:	09 a2       	ld.ub	r2,r4[0x2]

8000420c <udi_cdc_comm_enable>:
static volatile bool udi_cdc_tx_both_buf_to_send[UDI_CDC_PORT_NB];

//@}

bool udi_cdc_comm_enable(void)
{
8000420c:	eb cd 40 80 	pushm	r7,lr
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
80004210:	30 0a       	mov	r10,0
80004212:	49 78       	lddpc	r8,8000426c <udi_cdc_comm_enable+0x60>
80004214:	b0 8a       	st.b	r8[0x0],r10
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
80004216:	30 09       	mov	r9,0
80004218:	49 68       	lddpc	r8,80004270 <udi_cdc_comm_enable+0x64>
8000421a:	b0 09       	st.h	r8[0x0],r9

	uid_cdc_state_msg[port].header.bmRequestType =
8000421c:	49 68       	lddpc	r8,80004274 <udi_cdc_comm_enable+0x68>
8000421e:	3a 1b       	mov	r11,-95
80004220:	b0 8b       	st.b	r8[0x0],r11
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
80004222:	32 0b       	mov	r11,32
80004224:	b0 9b       	st.b	r8[0x1],r11
	uid_cdc_state_msg[port].header.wValue = LE16(0);
80004226:	b0 19       	st.h	r8[0x2],r9
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
80004228:	b0 29       	st.h	r8[0x4],r9
	uid_cdc_state_msg[port].header.wLength = LE16(2);
8000422a:	e0 6b 02 00 	mov	r11,512
8000422e:	b0 3b       	st.h	r8[0x6],r11
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
80004230:	b0 49       	st.h	r8[0x8],r9

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
80004232:	49 2b       	lddpc	r11,80004278 <udi_cdc_comm_enable+0x6c>
80004234:	30 07       	mov	r7,0
80004236:	b6 89       	st.b	r11[0x0],r9
80004238:	3c 28       	mov	r8,-62
8000423a:	b6 98       	st.b	r11[0x1],r8
8000423c:	30 18       	mov	r8,1
8000423e:	b6 a8       	st.b	r11[0x2],r8
80004240:	b6 ba       	st.b	r11[0x3],r10
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
80004242:	b6 ca       	st.b	r11[0x4],r10
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
80004244:	b6 da       	st.b	r11[0x5],r10
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
80004246:	30 88       	mov	r8,8
80004248:	b6 e8       	st.b	r11[0x6],r8
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
8000424a:	0e 9c       	mov	r12,r7
8000424c:	f0 1f 00 0c 	mcall	8000427c <udi_cdc_comm_enable+0x70>
	if (!UDI_CDC_ENABLE_EXT(port)) {
80004250:	0e 9c       	mov	r12,r7
80004252:	f0 1f 00 0c 	mcall	80004280 <udi_cdc_comm_enable+0x74>
80004256:	c0 41       	brne	8000425e <udi_cdc_comm_enable+0x52>
80004258:	0e 9c       	mov	r12,r7
8000425a:	e3 cd 80 80 	ldm	sp++,r7,pc
		return false;
	}
	udi_cdc_nb_comm_enabled++;
8000425e:	48 48       	lddpc	r8,8000426c <udi_cdc_comm_enable+0x60>
80004260:	11 89       	ld.ub	r9,r8[0x0]
80004262:	2f f9       	sub	r9,-1
80004264:	b0 89       	st.b	r8[0x0],r9
80004266:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000426a:	00 00       	add	r0,r0
8000426c:	00 00       	add	r0,r0
8000426e:	09 9c       	ld.ub	r12,r4[0x1]
80004270:	00 00       	add	r0,r0
80004272:	0c 40       	or	r0,r6
80004274:	00 00       	add	r0,r0
80004276:	09 ac       	ld.ub	r12,r4[0x2]
80004278:	00 00       	add	r0,r0
8000427a:	07 05       	ld.w	r5,r3++
8000427c:	80 00       	ld.sh	r0,r0[0x0]
8000427e:	56 c2       	stdsp	sp[0x1b0],r2
80004280:	80 00       	ld.sh	r0,r0[0x0]
80004282:	4a 10       	lddpc	r0,80004304 <udc_update_iface_desc+0x10>

80004284 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
80004284:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
80004288:	49 18       	lddpc	r8,800042cc <udc_sof_notify+0x48>
8000428a:	11 89       	ld.ub	r9,r8[0x0]
8000428c:	30 08       	mov	r8,0
8000428e:	f0 09 18 00 	cp.b	r9,r8
80004292:	c1 b0       	breq	800042c8 <udc_sof_notify+0x44>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004294:	48 f8       	lddpc	r8,800042d0 <udc_sof_notify+0x4c>
80004296:	70 08       	ld.w	r8,r8[0x0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
80004298:	70 09       	ld.w	r9,r8[0x0]
8000429a:	13 ca       	ld.ub	r10,r9[0x4]
8000429c:	30 09       	mov	r9,0
8000429e:	f2 0a 18 00 	cp.b	r10,r9
800042a2:	c1 30       	breq	800042c8 <udc_sof_notify+0x44>
800042a4:	30 07       	mov	r7,0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800042a6:	48 b6       	lddpc	r6,800042d0 <udc_sof_notify+0x4c>
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
800042a8:	70 18       	ld.w	r8,r8[0x4]
800042aa:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
800042ae:	70 48       	ld.w	r8,r8[0x10]
800042b0:	58 08       	cp.w	r8,0
800042b2:	c0 20       	breq	800042b6 <udc_sof_notify+0x32>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
800042b4:	5d 18       	icall	r8
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
800042b6:	2f f7       	sub	r7,-1
800042b8:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800042ba:	6c 08       	ld.w	r8,r6[0x0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
800042bc:	70 09       	ld.w	r9,r8[0x0]
800042be:	13 c9       	ld.ub	r9,r9[0x4]
800042c0:	ee 09 18 00 	cp.b	r9,r7
800042c4:	fe 9b ff f2 	brhi	800042a8 <udc_sof_notify+0x24>
800042c8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800042cc:	00 00       	add	r0,r0
800042ce:	0c 4e       	or	lr,r6
800042d0:	00 00       	add	r0,r0
800042d2:	0c 44       	or	r4,r6

800042d4 <udc_get_eof_conf>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
800042d4:	48 78       	lddpc	r8,800042f0 <udc_get_eof_conf+0x1c>
800042d6:	70 08       	ld.w	r8,r8[0x0]
800042d8:	70 08       	ld.w	r8,r8[0x0]
800042da:	11 aa       	ld.ub	r10,r8[0x2]
800042dc:	11 b9       	ld.ub	r9,r8[0x3]
800042de:	f3 ea 10 89 	or	r9,r9,r10<<0x8
800042e2:	5c c9       	swap.bh	r9
800042e4:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
}
800042e8:	f0 0c 00 0c 	add	r12,r8,r12
800042ec:	5e fc       	retal	r12
800042ee:	00 00       	add	r0,r0
800042f0:	00 00       	add	r0,r0
800042f2:	0c 44       	or	r4,r6

800042f4 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
800042f4:	eb cd 40 e0 	pushm	r5-r7,lr
800042f8:	18 97       	mov	r7,r12
800042fa:	16 96       	mov	r6,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
800042fc:	49 b8       	lddpc	r8,80004368 <udc_update_iface_desc+0x74>
800042fe:	11 89       	ld.ub	r9,r8[0x0]
80004300:	30 08       	mov	r8,0
80004302:	f0 09 18 00 	cp.b	r9,r8
80004306:	c2 f0       	breq	80004364 <udc_update_iface_desc+0x70>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
80004308:	49 98       	lddpc	r8,8000436c <udc_update_iface_desc+0x78>
8000430a:	70 08       	ld.w	r8,r8[0x0]
8000430c:	70 08       	ld.w	r8,r8[0x0]
8000430e:	11 c9       	ld.ub	r9,r8[0x4]
80004310:	18 9e       	mov	lr,r12
80004312:	f8 09 18 00 	cp.b	r9,r12
80004316:	e0 88 00 27 	brls	80004364 <udc_update_iface_desc+0x70>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
8000431a:	49 65       	lddpc	r5,80004370 <udc_update_iface_desc+0x7c>
8000431c:	8b 08       	st.w	r5[0x0],r8
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
8000431e:	f0 1f 00 16 	mcall	80004374 <udc_update_iface_desc+0x80>
	while (ptr_end_desc >
80004322:	6a 08       	ld.w	r8,r5[0x0]
80004324:	10 3c       	cp.w	r12,r8
80004326:	e0 88 00 1f 	brls	80004364 <udc_update_iface_desc+0x70>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
8000432a:	30 4b       	mov	r11,4
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
8000432c:	10 99       	mov	r9,r8
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
8000432e:	11 9a       	ld.ub	r10,r8[0x1]
80004330:	f6 0a 18 00 	cp.b	r10,r11
80004334:	c0 a1       	brne	80004348 <udc_update_iface_desc+0x54>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
80004336:	11 aa       	ld.ub	r10,r8[0x2]
80004338:	0e 9e       	mov	lr,r7
8000433a:	ee 0a 18 00 	cp.b	r10,r7
8000433e:	c0 51       	brne	80004348 <udc_update_iface_desc+0x54>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
80004340:	11 ba       	ld.ub	r10,r8[0x3]
80004342:	ec 0a 18 00 	cp.b	r10,r6
80004346:	c0 b0       	breq	8000435c <udc_update_iface_desc+0x68>
				return true; // Interface found
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
80004348:	13 88       	ld.ub	r8,r9[0x0]
8000434a:	f2 08 00 08 	add	r8,r9,r8
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
8000434e:	10 3c       	cp.w	r12,r8
80004350:	fe 9b ff ee 	brhi	8000432c <udc_update_iface_desc+0x38>
80004354:	48 79       	lddpc	r9,80004370 <udc_update_iface_desc+0x7c>
80004356:	93 08       	st.w	r9[0x0],r8
80004358:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000435c:	48 59       	lddpc	r9,80004370 <udc_update_iface_desc+0x7c>
8000435e:	93 08       	st.w	r9[0x0],r8
80004360:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80004364:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80004368:	00 00       	add	r0,r0
8000436a:	0c 4e       	or	lr,r6
8000436c:	00 00       	add	r0,r0
8000436e:	0c 44       	or	r4,r6
80004370:	00 00       	add	r0,r0
80004372:	0c 50       	eor	r0,r6
80004374:	80 00       	ld.sh	r0,r0[0x0]
80004376:	42 d4       	lddsp	r4,sp[0xb4]

80004378 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
80004378:	eb cd 40 c0 	pushm	r6-r7,lr
8000437c:	18 96       	mov	r6,r12
8000437e:	16 97       	mov	r7,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
80004380:	f0 1f 00 11 	mcall	800043c4 <udc_next_desc_in_iface+0x4c>
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80004384:	0d 88       	ld.ub	r8,r6[0x0]
80004386:	10 06       	add	r6,r8
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
80004388:	0c 3c       	cp.w	r12,r6
8000438a:	e0 88 00 19 	brls	800043bc <udc_next_desc_in_iface+0x44>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
8000438e:	0d 98       	ld.ub	r8,r6[0x1]
80004390:	30 49       	mov	r9,4
80004392:	f2 08 18 00 	cp.b	r8,r9
80004396:	c1 30       	breq	800043bc <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
80004398:	ee 08 18 00 	cp.b	r8,r7
8000439c:	c0 a1       	brne	800043b0 <udc_next_desc_in_iface+0x38>
8000439e:	c1 08       	rjmp	800043be <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
800043a0:	0d 98       	ld.ub	r8,r6[0x1]
800043a2:	f2 08 18 00 	cp.b	r8,r9
800043a6:	c0 b0       	breq	800043bc <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
800043a8:	ee 08 18 00 	cp.b	r8,r7
800043ac:	c0 31       	brne	800043b2 <udc_next_desc_in_iface+0x3a>
800043ae:	c0 88       	rjmp	800043be <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
800043b0:	30 49       	mov	r9,4
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
800043b2:	0d 88       	ld.ub	r8,r6[0x0]
800043b4:	10 06       	add	r6,r8
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
800043b6:	0c 3c       	cp.w	r12,r6
800043b8:	fe 9b ff f4 	brhi	800043a0 <udc_next_desc_in_iface+0x28>
800043bc:	30 06       	mov	r6,0
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
}
800043be:	0c 9c       	mov	r12,r6
800043c0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800043c4:	80 00       	ld.sh	r0,r0[0x0]
800043c6:	42 d4       	lddsp	r4,sp[0xb4]

800043c8 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
800043c8:	d4 01       	pushm	lr
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
800043ca:	48 48       	lddpc	r8,800043d8 <udc_valid_address+0x10>
800043cc:	11 bc       	ld.ub	r12,r8[0x3]
800043ce:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
800043d2:	f0 1f 00 03 	mcall	800043dc <udc_valid_address+0x14>
}
800043d6:	d8 02       	popm	pc
800043d8:	00 00       	add	r0,r0
800043da:	0f f0       	ld.ub	r0,r7[0x7]
800043dc:	80 00       	ld.sh	r0,r0[0x0]
800043de:	2a d2       	sub	r2,-83

800043e0 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
800043e0:	eb cd 40 e0 	pushm	r5-r7,lr
800043e4:	18 95       	mov	r5,r12
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
800043e6:	f0 1f 00 12 	mcall	8000442c <udc_iface_enable+0x4c>
800043ea:	c1 f0       	breq	80004428 <udc_iface_enable+0x48>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
800043ec:	49 18       	lddpc	r8,80004430 <udc_iface_enable+0x50>
800043ee:	70 07       	ld.w	r7,r8[0x0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
800043f0:	30 56       	mov	r6,5
800043f2:	0c 9b       	mov	r11,r6
800043f4:	0e 9c       	mov	r12,r7
800043f6:	f0 1f 00 10 	mcall	80004434 <udc_iface_enable+0x54>
800043fa:	18 97       	mov	r7,r12
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
800043fc:	c0 d0       	breq	80004416 <udc_iface_enable+0x36>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
				ep_desc->bmAttributes,
				le16_to_cpu
800043fe:	19 ca       	ld.ub	r10,r12[0x4]
80004400:	19 d8       	ld.ub	r8,r12[0x5]
80004402:	f1 ea 10 8a 	or	r10,r8,r10<<0x8
80004406:	5c ca       	swap.bh	r10
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
80004408:	5c 7a       	castu.h	r10
8000440a:	19 bb       	ld.ub	r11,r12[0x3]
8000440c:	19 ac       	ld.ub	r12,r12[0x2]
8000440e:	f0 1f 00 0b 	mcall	80004438 <udc_iface_enable+0x58>
80004412:	cf 01       	brne	800043f2 <udc_iface_enable+0x12>
80004414:	c0 a8       	rjmp	80004428 <udc_iface_enable+0x48>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
80004416:	48 a8       	lddpc	r8,8000443c <udc_iface_enable+0x5c>
80004418:	70 08       	ld.w	r8,r8[0x0]
8000441a:	70 18       	ld.w	r8,r8[0x4]
8000441c:	f0 05 03 28 	ld.w	r8,r8[r5<<0x2]
80004420:	70 0c       	ld.w	r12,r8[0x0]
80004422:	5d 1c       	icall	r12
80004424:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004428:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000442c:	80 00       	ld.sh	r0,r0[0x0]
8000442e:	42 f4       	lddsp	r4,sp[0xbc]
80004430:	00 00       	add	r0,r0
80004432:	0c 50       	eor	r0,r6
80004434:	80 00       	ld.sh	r0,r0[0x0]
80004436:	43 78       	lddsp	r8,sp[0xdc]
80004438:	80 00       	ld.sh	r0,r0[0x0]
8000443a:	32 04       	mov	r4,32
8000443c:	00 00       	add	r0,r0
8000443e:	0c 44       	or	r4,r6

80004440 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
80004440:	eb cd 40 e0 	pushm	r5-r7,lr
80004444:	18 96       	mov	r6,r12
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
80004446:	18 97       	mov	r7,r12
80004448:	30 0b       	mov	r11,0
8000444a:	f0 1f 00 12 	mcall	80004490 <udc_iface_disable+0x50>
8000444e:	c1 e0       	breq	8000448a <udc_iface_disable+0x4a>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
80004450:	49 18       	lddpc	r8,80004494 <udc_iface_disable+0x54>
80004452:	70 08       	ld.w	r8,r8[0x0]
80004454:	70 18       	ld.w	r8,r8[0x4]
80004456:	f0 06 03 25 	ld.w	r5,r8[r6<<0x2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
8000445a:	6a 3c       	ld.w	r12,r5[0xc]
8000445c:	5d 1c       	icall	r12
8000445e:	18 9b       	mov	r11,r12
80004460:	0c 9c       	mov	r12,r6
80004462:	f0 1f 00 0c 	mcall	80004490 <udc_iface_disable+0x50>
80004466:	c1 20       	breq	8000448a <udc_iface_disable+0x4a>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
80004468:	48 c8       	lddpc	r8,80004498 <udc_iface_disable+0x58>
8000446a:	70 07       	ld.w	r7,r8[0x0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
8000446c:	30 56       	mov	r6,5
8000446e:	0c 9b       	mov	r11,r6
80004470:	0e 9c       	mov	r12,r7
80004472:	f0 1f 00 0b 	mcall	8000449c <udc_iface_disable+0x5c>
80004476:	18 97       	mov	r7,r12
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
80004478:	c0 50       	breq	80004482 <udc_iface_disable+0x42>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
8000447a:	19 ac       	ld.ub	r12,r12[0x2]
8000447c:	f0 1f 00 09 	mcall	800044a0 <udc_iface_disable+0x60>
		}
80004480:	cf 7b       	rjmp	8000446e <udc_iface_disable+0x2e>
	}
#endif

	// Disable interface
	udi_api->disable();
80004482:	6a 18       	ld.w	r8,r5[0x4]
80004484:	5d 18       	icall	r8
80004486:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
	return true;
8000448a:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000448e:	00 00       	add	r0,r0
80004490:	80 00       	ld.sh	r0,r0[0x0]
80004492:	42 f4       	lddsp	r4,sp[0xbc]
80004494:	00 00       	add	r0,r0
80004496:	0c 44       	or	r4,r6
80004498:	00 00       	add	r0,r0
8000449a:	0c 50       	eor	r0,r6
8000449c:	80 00       	ld.sh	r0,r0[0x0]
8000449e:	43 78       	lddsp	r8,sp[0xdc]
800044a0:	80 00       	ld.sh	r0,r0[0x0]
800044a2:	2d 9c       	sub	r12,-39

800044a4 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
800044a4:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
800044a8:	49 38       	lddpc	r8,800044f4 <udc_reset+0x50>
800044aa:	11 89       	ld.ub	r9,r8[0x0]
800044ac:	30 08       	mov	r8,0
800044ae:	f0 09 18 00 	cp.b	r9,r8
800044b2:	c1 70       	breq	800044e0 <udc_reset+0x3c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800044b4:	49 18       	lddpc	r8,800044f8 <udc_reset+0x54>
800044b6:	70 08       	ld.w	r8,r8[0x0]
800044b8:	70 08       	ld.w	r8,r8[0x0]
800044ba:	11 c9       	ld.ub	r9,r8[0x4]
800044bc:	30 08       	mov	r8,0
800044be:	f0 09 18 00 	cp.b	r9,r8
800044c2:	c0 f0       	breq	800044e0 <udc_reset+0x3c>
800044c4:	30 07       	mov	r7,0
800044c6:	48 d6       	lddpc	r6,800044f8 <udc_reset+0x54>
				iface_num++) {
			udc_iface_disable(iface_num);
800044c8:	0e 9c       	mov	r12,r7
800044ca:	f0 1f 00 0d 	mcall	800044fc <udc_reset+0x58>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
800044ce:	2f f7       	sub	r7,-1
800044d0:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800044d2:	6c 08       	ld.w	r8,r6[0x0]
800044d4:	70 08       	ld.w	r8,r8[0x0]
800044d6:	11 c8       	ld.ub	r8,r8[0x4]
800044d8:	ee 08 18 00 	cp.b	r8,r7
800044dc:	fe 9b ff f6 	brhi	800044c8 <udc_reset+0x24>
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
800044e0:	30 09       	mov	r9,0
800044e2:	48 58       	lddpc	r8,800044f4 <udc_reset+0x50>
800044e4:	b0 89       	st.b	r8[0x0],r9
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
800044e6:	e0 69 01 00 	mov	r9,256
800044ea:	48 68       	lddpc	r8,80004500 <udc_reset+0x5c>
800044ec:	b0 09       	st.h	r8[0x0],r9
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
800044ee:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800044f2:	00 00       	add	r0,r0
800044f4:	00 00       	add	r0,r0
800044f6:	0c 4e       	or	lr,r6
800044f8:	00 00       	add	r0,r0
800044fa:	0c 44       	or	r4,r6
800044fc:	80 00       	ld.sh	r0,r0[0x0]
800044fe:	44 40       	lddsp	r0,sp[0x110]
80004500:	00 00       	add	r0,r0
80004502:	0c 4c       	or	r12,r6

80004504 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
80004504:	eb cd 40 e0 	pushm	r5-r7,lr
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
80004508:	fe f8 04 a4 	ld.w	r8,pc[1188]
8000450c:	30 09       	mov	r9,0
8000450e:	b0 69       	st.h	r8[0xc],r9
	udd_g_ctrlreq.callback = NULL;
80004510:	30 0a       	mov	r10,0
80004512:	91 4a       	st.w	r8[0x10],r10
	udd_g_ctrlreq.over_under_run = NULL;
80004514:	91 5a       	st.w	r8[0x14],r10

	if (Udd_setup_is_in()) {
80004516:	11 88       	ld.ub	r8,r8[0x0]
80004518:	10 9a       	mov	r10,r8
8000451a:	f2 08 18 00 	cp.b	r8,r9
8000451e:	c0 94       	brge	80004530 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
80004520:	fe f9 04 8c 	ld.w	r9,pc[1164]
80004524:	92 3b       	ld.sh	r11,r9[0x6]
80004526:	30 09       	mov	r9,0
80004528:	f2 0b 19 00 	cp.h	r11,r9
8000452c:	e0 80 02 3c 	breq	800049a4 <udc_process_setup+0x4a0>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
80004530:	10 99       	mov	r9,r8
80004532:	e2 19 00 60 	andl	r9,0x60,COH
80004536:	e0 81 01 e0 	brne	800048f6 <udc_process_setup+0x3f2>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
8000453a:	f2 0a 18 00 	cp.b	r10,r9
8000453e:	e0 84 01 02 	brge	80004742 <udc_process_setup+0x23e>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
80004542:	fe f9 04 6a 	ld.w	r9,pc[1130]
80004546:	92 39       	ld.sh	r9,r9[0x6]
80004548:	58 09       	cp.w	r9,0
8000454a:	e0 80 01 d6 	breq	800048f6 <udc_process_setup+0x3f2>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
8000454e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004552:	e0 81 00 9f 	brne	80004690 <udc_process_setup+0x18c>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
80004556:	fe fa 04 56 	ld.w	r10,pc[1110]
8000455a:	15 9a       	ld.ub	r10,r10[0x1]
8000455c:	30 6b       	mov	r11,6
8000455e:	f6 0a 18 00 	cp.b	r10,r11
80004562:	c1 a0       	breq	80004596 <udc_process_setup+0x92>
80004564:	30 8b       	mov	r11,8
80004566:	f6 0a 18 00 	cp.b	r10,r11
8000456a:	e0 80 00 86 	breq	80004676 <udc_process_setup+0x172>
8000456e:	30 0b       	mov	r11,0
80004570:	f6 0a 18 00 	cp.b	r10,r11
80004574:	e0 81 00 8e 	brne	80004690 <udc_process_setup+0x18c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
80004578:	30 28       	mov	r8,2
8000457a:	f0 09 19 00 	cp.h	r9,r8
8000457e:	c0 40       	breq	80004586 <udc_process_setup+0x82>
80004580:	30 0c       	mov	r12,0
80004582:	e0 8f 01 b8 	bral	800048f2 <udc_process_setup+0x3ee>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
80004586:	30 2b       	mov	r11,2
80004588:	fe fc 04 28 	ld.w	r12,pc[1064]
8000458c:	f0 1f 01 0a 	mcall	800049b4 <udc_process_setup+0x4b0>
80004590:	30 1c       	mov	r12,1
80004592:	e0 8f 01 b0 	bral	800048f2 <udc_process_setup+0x3ee>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
80004596:	fe f8 04 16 	ld.w	r8,pc[1046]
8000459a:	90 19       	ld.sh	r9,r8[0x2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
8000459c:	f2 08 16 08 	lsr	r8,r9,0x8
800045a0:	30 2a       	mov	r10,2
800045a2:	f4 08 18 00 	cp.b	r8,r10
800045a6:	c1 00       	breq	800045c6 <udc_process_setup+0xc2>
800045a8:	30 3a       	mov	r10,3
800045aa:	f4 08 18 00 	cp.b	r8,r10
800045ae:	c2 a0       	breq	80004602 <udc_process_setup+0xfe>
800045b0:	30 19       	mov	r9,1
800045b2:	f2 08 18 00 	cp.b	r8,r9
800045b6:	c5 e1       	brne	80004672 <udc_process_setup+0x16e>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
800045b8:	fe f8 04 00 	ld.w	r8,pc[1024]
800045bc:	70 0c       	ld.w	r12,r8[0x0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
800045be:	19 8b       	ld.ub	r11,r12[0x0]
800045c0:	f0 1f 00 fd 	mcall	800049b4 <udc_process_setup+0x4b0>
800045c4:	c4 78       	rjmp	80004652 <udc_process_setup+0x14e>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
800045c6:	5c 59       	castu.b	r9
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
800045c8:	fe f8 03 f0 	ld.w	r8,pc[1008]
800045cc:	70 08       	ld.w	r8,r8[0x0]
800045ce:	f1 38 00 11 	ld.ub	r8,r8[17]
800045d2:	f2 08 18 00 	cp.b	r8,r9
800045d6:	e0 88 00 4e 	brls	80004672 <udc_process_setup+0x16e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
800045da:	fe f8 03 de 	ld.w	r8,pc[990]
800045de:	70 18       	ld.w	r8,r8[0x4]
800045e0:	f0 09 03 3c 	ld.w	r12,r8[r9<<0x3]
800045e4:	19 a9       	ld.ub	r9,r12[0x2]
800045e6:	19 b8       	ld.ub	r8,r12[0x3]
800045e8:	f1 e9 10 88 	or	r8,r8,r9<<0x8
800045ec:	5c c8       	swap.bh	r8
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
800045ee:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
800045f2:	f0 1f 00 f1 	mcall	800049b4 <udc_process_setup+0x4b0>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
800045f6:	fe f8 03 b6 	ld.w	r8,pc[950]
800045fa:	70 28       	ld.w	r8,r8[0x8]
800045fc:	30 29       	mov	r9,2
800045fe:	b0 99       	st.b	r8[0x1],r9
80004600:	c2 98       	rjmp	80004652 <udc_process_setup+0x14e>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
80004602:	5c 59       	castu.b	r9
80004604:	58 19       	cp.w	r9,1
80004606:	c1 00       	breq	80004626 <udc_process_setup+0x122>
80004608:	58 29       	cp.w	r9,2
8000460a:	c0 40       	breq	80004612 <udc_process_setup+0x10e>
8000460c:	58 09       	cp.w	r9,0
8000460e:	c0 60       	breq	8000461a <udc_process_setup+0x116>
80004610:	c3 18       	rjmp	80004672 <udc_process_setup+0x16e>
80004612:	fe fc 03 aa 	ld.w	r12,pc[938]
80004616:	30 fb       	mov	r11,15
80004618:	c0 a8       	rjmp	8000462c <udc_process_setup+0x128>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
8000461a:	30 4b       	mov	r11,4
8000461c:	fe fc 03 a4 	ld.w	r12,pc[932]
80004620:	f0 1f 00 e5 	mcall	800049b4 <udc_process_setup+0x4b0>
80004624:	c1 78       	rjmp	80004652 <udc_process_setup+0x14e>
80004626:	fe fc 03 9e 	ld.w	r12,pc[926]
8000462a:	30 9b       	mov	r11,9
8000462c:	fe fa 03 9c 	ld.w	r10,pc[924]
80004630:	2f ea       	sub	r10,-2
80004632:	18 98       	mov	r8,r12
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
80004634:	11 39       	ld.ub	r9,r8++
80004636:	5c c9       	swap.bh	r9
80004638:	14 b9       	st.h	r10++,r9
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
8000463a:	f0 0c 01 09 	sub	r9,r8,r12
8000463e:	f6 09 18 00 	cp.b	r9,r11
80004642:	cf 93       	brcs	80004634 <udc_process_setup+0x130>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
80004644:	a1 7b       	lsl	r11,0x1
80004646:	2f eb       	sub	r11,-2
80004648:	fe fc 03 80 	ld.w	r12,pc[896]
8000464c:	b8 8b       	st.b	r12[0x0],r11
		udd_set_setup_payload(
8000464e:	f0 1f 00 da 	mcall	800049b4 <udc_process_setup+0x4b0>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
80004652:	fe f8 03 5a 	ld.w	r8,pc[858]
80004656:	90 39       	ld.sh	r9,r8[0x6]
80004658:	90 68       	ld.sh	r8,r8[0xc]
8000465a:	f2 08 19 00 	cp.h	r8,r9
8000465e:	e0 8b 00 05 	brhi	80004668 <udc_process_setup+0x164>
80004662:	30 1c       	mov	r12,1
80004664:	e0 8f 01 47 	bral	800048f2 <udc_process_setup+0x3ee>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
80004668:	fe f8 03 44 	ld.w	r8,pc[836]
8000466c:	b0 69       	st.h	r8[0xc],r9
8000466e:	30 1c       	mov	r12,1
80004670:	c4 19       	rjmp	800048f2 <udc_process_setup+0x3ee>
80004672:	30 0c       	mov	r12,0
80004674:	c3 f9       	rjmp	800048f2 <udc_process_setup+0x3ee>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
80004676:	30 18       	mov	r8,1
80004678:	f0 09 19 00 	cp.h	r9,r8
8000467c:	c0 30       	breq	80004682 <udc_process_setup+0x17e>
8000467e:	30 0c       	mov	r12,0
80004680:	c3 99       	rjmp	800048f2 <udc_process_setup+0x3ee>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
80004682:	30 1b       	mov	r11,1
80004684:	fe fc 03 48 	ld.w	r12,pc[840]
80004688:	f0 1f 00 cb 	mcall	800049b4 <udc_process_setup+0x4b0>
8000468c:	30 1c       	mov	r12,1
8000468e:	c3 29       	rjmp	800048f2 <udc_process_setup+0x3ee>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
80004690:	58 18       	cp.w	r8,1
80004692:	c3 61       	brne	800046fe <udc_process_setup+0x1fa>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
80004694:	fe fa 03 18 	ld.w	r10,pc[792]
80004698:	15 9b       	ld.ub	r11,r10[0x1]
8000469a:	30 aa       	mov	r10,10
8000469c:	f4 0b 18 00 	cp.b	r11,r10
800046a0:	c2 f1       	brne	800046fe <udc_process_setup+0x1fa>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
800046a2:	f0 09 19 00 	cp.h	r9,r8
800046a6:	c2 a1       	brne	800046fa <udc_process_setup+0x1f6>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
800046a8:	fe f8 03 24 	ld.w	r8,pc[804]
800046ac:	11 89       	ld.ub	r9,r8[0x0]
800046ae:	30 08       	mov	r8,0
800046b0:	f0 09 18 00 	cp.b	r9,r8
800046b4:	c2 30       	breq	800046fa <udc_process_setup+0x1f6>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
800046b6:	fe f8 02 f6 	ld.w	r8,pc[758]
800046ba:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
800046bc:	fe f8 03 14 	ld.w	r8,pc[788]
800046c0:	70 08       	ld.w	r8,r8[0x0]
800046c2:	70 08       	ld.w	r8,r8[0x0]
800046c4:	11 c8       	ld.ub	r8,r8[0x4]
800046c6:	ee 08 18 00 	cp.b	r8,r7
800046ca:	e0 88 00 18 	brls	800046fa <udc_process_setup+0x1f6>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
800046ce:	30 0b       	mov	r11,0
800046d0:	0e 9c       	mov	r12,r7
800046d2:	f0 1f 00 c1 	mcall	800049d4 <udc_process_setup+0x4d0>
800046d6:	c1 20       	breq	800046fa <udc_process_setup+0x1f6>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
	udc_iface_setting = udi_api->getsetting();
800046d8:	fe f8 02 f8 	ld.w	r8,pc[760]
800046dc:	70 08       	ld.w	r8,r8[0x0]
800046de:	70 18       	ld.w	r8,r8[0x4]
800046e0:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
800046e4:	70 3c       	ld.w	r12,r8[0xc]
800046e6:	5d 1c       	icall	r12
800046e8:	fe f8 02 f0 	ld.w	r8,pc[752]
800046ec:	b0 8c       	st.b	r8[0x0],r12

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
800046ee:	30 1b       	mov	r11,1
800046f0:	10 9c       	mov	r12,r8
800046f2:	f0 1f 00 b1 	mcall	800049b4 <udc_process_setup+0x4b0>
800046f6:	30 1c       	mov	r12,1
800046f8:	cf d8       	rjmp	800048f2 <udc_process_setup+0x3ee>
800046fa:	30 0c       	mov	r12,0
800046fc:	cf b8       	rjmp	800048f2 <udc_process_setup+0x3ee>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
800046fe:	58 28       	cp.w	r8,2
80004700:	e0 81 00 fb 	brne	800048f6 <udc_process_setup+0x3f2>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
80004704:	fe f8 02 a8 	ld.w	r8,pc[680]
80004708:	11 9a       	ld.ub	r10,r8[0x1]
8000470a:	30 08       	mov	r8,0
8000470c:	f0 0a 18 00 	cp.b	r10,r8
80004710:	e0 81 00 f0 	brne	800048f0 <udc_process_setup+0x3ec>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
80004714:	30 28       	mov	r8,2
80004716:	f0 09 19 00 	cp.h	r9,r8
8000471a:	c0 30       	breq	80004720 <udc_process_setup+0x21c>
8000471c:	30 0c       	mov	r12,0
8000471e:	ce a8       	rjmp	800048f2 <udc_process_setup+0x3ee>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
80004720:	fe f8 02 8c 	ld.w	r8,pc[652]
80004724:	11 dc       	ld.ub	r12,r8[0x5]
80004726:	f0 1f 00 ae 	mcall	800049dc <udc_process_setup+0x4d8>
8000472a:	e0 68 01 00 	mov	r8,256
8000472e:	f9 b8 00 00 	moveq	r8,0
80004732:	fe fc 02 ae 	ld.w	r12,pc[686]
80004736:	b8 08       	st.h	r12[0x0],r8
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
80004738:	30 2b       	mov	r11,2
8000473a:	f0 1f 00 9f 	mcall	800049b4 <udc_process_setup+0x4b0>
8000473e:	30 1c       	mov	r12,1
80004740:	cd 98       	rjmp	800048f2 <udc_process_setup+0x3ee>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
80004742:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004746:	c7 c1       	brne	8000483e <udc_process_setup+0x33a>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
80004748:	fe f9 02 64 	ld.w	r9,pc[612]
8000474c:	13 99       	ld.ub	r9,r9[0x1]
8000474e:	30 3a       	mov	r10,3
80004750:	f4 09 18 00 	cp.b	r9,r10
80004754:	e0 80 00 ce 	breq	800048f0 <udc_process_setup+0x3ec>
80004758:	e0 8b 00 07 	brhi	80004766 <udc_process_setup+0x262>
8000475c:	30 1a       	mov	r10,1
8000475e:	f4 09 18 00 	cp.b	r9,r10
80004762:	c6 e1       	brne	8000483e <udc_process_setup+0x33a>
80004764:	c1 a8       	rjmp	80004798 <udc_process_setup+0x294>
80004766:	30 5a       	mov	r10,5
80004768:	f4 09 18 00 	cp.b	r9,r10
8000476c:	c0 60       	breq	80004778 <udc_process_setup+0x274>
8000476e:	30 9a       	mov	r10,9
80004770:	f4 09 18 00 	cp.b	r9,r10
80004774:	c6 51       	brne	8000483e <udc_process_setup+0x33a>
80004776:	c2 78       	rjmp	800047c4 <udc_process_setup+0x2c0>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
80004778:	fe f8 02 34 	ld.w	r8,pc[564]
8000477c:	90 39       	ld.sh	r9,r8[0x6]
8000477e:	30 08       	mov	r8,0
80004780:	f0 09 19 00 	cp.h	r9,r8
80004784:	c0 30       	breq	8000478a <udc_process_setup+0x286>
80004786:	30 0c       	mov	r12,0
80004788:	cb 58       	rjmp	800048f2 <udc_process_setup+0x3ee>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
8000478a:	fe f9 02 5a 	ld.w	r9,pc[602]
8000478e:	fe f8 02 1e 	ld.w	r8,pc[542]
80004792:	91 49       	st.w	r8[0x10],r9
80004794:	30 1c       	mov	r12,1
80004796:	ca e8       	rjmp	800048f2 <udc_process_setup+0x3ee>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
80004798:	fe f8 02 14 	ld.w	r8,pc[532]
8000479c:	90 39       	ld.sh	r9,r8[0x6]
8000479e:	30 08       	mov	r8,0
800047a0:	f0 09 19 00 	cp.h	r9,r8
800047a4:	c0 e1       	brne	800047c0 <udc_process_setup+0x2bc>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
800047a6:	fe f8 02 06 	ld.w	r8,pc[518]
800047aa:	90 19       	ld.sh	r9,r8[0x2]
800047ac:	30 18       	mov	r8,1
800047ae:	f0 09 19 00 	cp.h	r9,r8
800047b2:	c0 71       	brne	800047c0 <udc_process_setup+0x2bc>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
800047b4:	4f f8       	lddpc	r8,800049b0 <udc_process_setup+0x4ac>
800047b6:	90 09       	ld.sh	r9,r8[0x0]
800047b8:	a9 d9       	cbr	r9,0x9
800047ba:	b0 09       	st.h	r8[0x0],r9
800047bc:	30 1c       	mov	r12,1
800047be:	c9 a8       	rjmp	800048f2 <udc_process_setup+0x3ee>
800047c0:	30 0c       	mov	r12,0
800047c2:	c9 88       	rjmp	800048f2 <udc_process_setup+0x3ee>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
800047c4:	4f a8       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
800047c6:	90 39       	ld.sh	r9,r8[0x6]
800047c8:	30 08       	mov	r8,0
800047ca:	f0 09 19 00 	cp.h	r9,r8
800047ce:	c3 41       	brne	80004836 <udc_process_setup+0x332>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
800047d0:	f0 1f 00 86 	mcall	800049e8 <udc_process_setup+0x4e4>
800047d4:	c3 10       	breq	80004836 <udc_process_setup+0x332>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
800047d6:	4f 68       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
800047d8:	11 b9       	ld.ub	r9,r8[0x3]
800047da:	4f 88       	lddpc	r8,800049b8 <udc_process_setup+0x4b4>
800047dc:	70 08       	ld.w	r8,r8[0x0]
800047de:	f1 38 00 11 	ld.ub	r8,r8[17]
800047e2:	10 39       	cp.w	r9,r8
800047e4:	e0 89 00 29 	brgt	80004836 <udc_process_setup+0x332>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
800047e8:	f0 1f 00 81 	mcall	800049ec <udc_process_setup+0x4e8>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
800047ec:	4f 08       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
800047ee:	11 b8       	ld.ub	r8,r8[0x3]
800047f0:	4f 79       	lddpc	r9,800049cc <udc_process_setup+0x4c8>
800047f2:	b2 88       	st.b	r9[0x0],r8
	if (udc_num_configuration == 0) {
800047f4:	58 08       	cp.w	r8,0
800047f6:	c2 20       	breq	8000483a <udc_process_setup+0x336>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
800047f8:	20 18       	sub	r8,1
800047fa:	4f 09       	lddpc	r9,800049b8 <udc_process_setup+0x4b4>
800047fc:	72 19       	ld.w	r9,r9[0x4]
800047fe:	f2 08 00 38 	add	r8,r9,r8<<0x3
80004802:	4f 49       	lddpc	r9,800049d0 <udc_process_setup+0x4cc>
80004804:	93 08       	st.w	r9[0x0],r8
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004806:	70 08       	ld.w	r8,r8[0x0]
80004808:	11 c9       	ld.ub	r9,r8[0x4]
8000480a:	30 08       	mov	r8,0
8000480c:	f0 09 18 00 	cp.b	r9,r8
80004810:	c1 50       	breq	8000483a <udc_process_setup+0x336>
80004812:	30 07       	mov	r7,0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
80004814:	0e 95       	mov	r5,r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004816:	4e f6       	lddpc	r6,800049d0 <udc_process_setup+0x4cc>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
80004818:	0a 9b       	mov	r11,r5
8000481a:	0e 9c       	mov	r12,r7
8000481c:	f0 1f 00 75 	mcall	800049f0 <udc_process_setup+0x4ec>
80004820:	c0 b0       	breq	80004836 <udc_process_setup+0x332>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
80004822:	2f f7       	sub	r7,-1
80004824:	5c 57       	castu.b	r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004826:	6c 08       	ld.w	r8,r6[0x0]
80004828:	70 08       	ld.w	r8,r8[0x0]
8000482a:	11 c8       	ld.ub	r8,r8[0x4]
8000482c:	ee 08 18 00 	cp.b	r8,r7
80004830:	fe 9b ff f4 	brhi	80004818 <udc_process_setup+0x314>
80004834:	c0 38       	rjmp	8000483a <udc_process_setup+0x336>
80004836:	30 0c       	mov	r12,0
80004838:	c5 d8       	rjmp	800048f2 <udc_process_setup+0x3ee>
8000483a:	30 1c       	mov	r12,1
8000483c:	c5 b8       	rjmp	800048f2 <udc_process_setup+0x3ee>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
8000483e:	58 18       	cp.w	r8,1
80004840:	c2 21       	brne	80004884 <udc_process_setup+0x380>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
80004842:	4d b9       	lddpc	r9,800049ac <udc_process_setup+0x4a8>
80004844:	13 9a       	ld.ub	r10,r9[0x1]
80004846:	30 b9       	mov	r9,11
80004848:	f2 0a 18 00 	cp.b	r10,r9
8000484c:	c1 c1       	brne	80004884 <udc_process_setup+0x380>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
8000484e:	4d 88       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
80004850:	90 39       	ld.sh	r9,r8[0x6]
80004852:	30 08       	mov	r8,0
80004854:	f0 09 19 00 	cp.h	r9,r8
80004858:	c1 41       	brne	80004880 <udc_process_setup+0x37c>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
8000485a:	4d d8       	lddpc	r8,800049cc <udc_process_setup+0x4c8>
8000485c:	11 89       	ld.ub	r9,r8[0x0]
8000485e:	30 08       	mov	r8,0
80004860:	f0 09 18 00 	cp.b	r9,r8
80004864:	c0 e0       	breq	80004880 <udc_process_setup+0x37c>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
80004866:	4d 28       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
80004868:	90 16       	ld.sh	r6,r8[0x2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
8000486a:	11 d7       	ld.ub	r7,r8[0x5]
8000486c:	0e 9c       	mov	r12,r7
8000486e:	f0 1f 00 62 	mcall	800049f4 <udc_process_setup+0x4f0>
80004872:	c0 70       	breq	80004880 <udc_process_setup+0x37c>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
80004874:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
80004878:	0e 9c       	mov	r12,r7
8000487a:	f0 1f 00 5e 	mcall	800049f0 <udc_process_setup+0x4ec>
8000487e:	c3 a8       	rjmp	800048f2 <udc_process_setup+0x3ee>
80004880:	30 0c       	mov	r12,0
80004882:	c3 88       	rjmp	800048f2 <udc_process_setup+0x3ee>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
80004884:	58 28       	cp.w	r8,2
80004886:	c3 81       	brne	800048f6 <udc_process_setup+0x3f2>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
80004888:	4c 98       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
8000488a:	11 98       	ld.ub	r8,r8[0x1]
8000488c:	30 19       	mov	r9,1
8000488e:	f2 08 18 00 	cp.b	r8,r9
80004892:	c0 60       	breq	8000489e <udc_process_setup+0x39a>
80004894:	30 39       	mov	r9,3
80004896:	f2 08 18 00 	cp.b	r8,r9
8000489a:	c2 b1       	brne	800048f0 <udc_process_setup+0x3ec>
8000489c:	c1 48       	rjmp	800048c4 <udc_process_setup+0x3c0>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
8000489e:	4c 48       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
800048a0:	90 39       	ld.sh	r9,r8[0x6]
800048a2:	30 08       	mov	r8,0
800048a4:	f0 09 19 00 	cp.h	r9,r8
800048a8:	c0 c1       	brne	800048c0 <udc_process_setup+0x3bc>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
800048aa:	4c 18       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
800048ac:	90 19       	ld.sh	r9,r8[0x2]
800048ae:	30 08       	mov	r8,0
800048b0:	f0 09 19 00 	cp.h	r9,r8
800048b4:	c0 61       	brne	800048c0 <udc_process_setup+0x3bc>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
800048b6:	4b e8       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
800048b8:	11 dc       	ld.ub	r12,r8[0x5]
800048ba:	f0 1f 00 50 	mcall	800049f8 <udc_process_setup+0x4f4>
800048be:	c1 a8       	rjmp	800048f2 <udc_process_setup+0x3ee>
800048c0:	30 0c       	mov	r12,0
800048c2:	c1 88       	rjmp	800048f2 <udc_process_setup+0x3ee>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
800048c4:	4b a8       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
800048c6:	90 39       	ld.sh	r9,r8[0x6]
800048c8:	30 08       	mov	r8,0
800048ca:	f0 09 19 00 	cp.h	r9,r8
800048ce:	c0 f1       	brne	800048ec <udc_process_setup+0x3e8>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
800048d0:	4b 78       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
800048d2:	90 19       	ld.sh	r9,r8[0x2]
800048d4:	30 08       	mov	r8,0
800048d6:	f0 09 19 00 	cp.h	r9,r8
800048da:	c0 91       	brne	800048ec <udc_process_setup+0x3e8>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
800048dc:	4b 47       	lddpc	r7,800049ac <udc_process_setup+0x4a8>
800048de:	0f dc       	ld.ub	r12,r7[0x5]
800048e0:	f0 1f 00 47 	mcall	800049fc <udc_process_setup+0x4f8>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
800048e4:	0f dc       	ld.ub	r12,r7[0x5]
800048e6:	f0 1f 00 47 	mcall	80004a00 <udc_process_setup+0x4fc>
800048ea:	c0 48       	rjmp	800048f2 <udc_process_setup+0x3ee>
800048ec:	30 0c       	mov	r12,0
800048ee:	c0 28       	rjmp	800048f2 <udc_process_setup+0x3ee>
800048f0:	30 0c       	mov	r12,0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
800048f2:	58 0c       	cp.w	r12,0
800048f4:	c5 a1       	brne	800049a8 <udc_process_setup+0x4a4>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
800048f6:	4a e8       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
800048f8:	11 88       	ld.ub	r8,r8[0x0]
800048fa:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800048fe:	58 18       	cp.w	r8,1
80004900:	c2 61       	brne	8000494c <udc_process_setup+0x448>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
80004902:	4b 38       	lddpc	r8,800049cc <udc_process_setup+0x4c8>
80004904:	11 89       	ld.ub	r9,r8[0x0]
80004906:	30 08       	mov	r8,0
80004908:	f0 09 18 00 	cp.b	r9,r8
8000490c:	c2 00       	breq	8000494c <udc_process_setup+0x448>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
8000490e:	4a 88       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
80004910:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
80004912:	4b 08       	lddpc	r8,800049d0 <udc_process_setup+0x4cc>
80004914:	70 08       	ld.w	r8,r8[0x0]
80004916:	70 08       	ld.w	r8,r8[0x0]
80004918:	11 c8       	ld.ub	r8,r8[0x4]
8000491a:	ee 08 18 00 	cp.b	r8,r7
8000491e:	e0 88 00 17 	brls	8000494c <udc_process_setup+0x448>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
80004922:	0e 96       	mov	r6,r7
80004924:	30 0b       	mov	r11,0
80004926:	0e 9c       	mov	r12,r7
80004928:	f0 1f 00 2b 	mcall	800049d4 <udc_process_setup+0x4d0>
8000492c:	c1 00       	breq	8000494c <udc_process_setup+0x448>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
8000492e:	4a 98       	lddpc	r8,800049d0 <udc_process_setup+0x4cc>
80004930:	70 08       	ld.w	r8,r8[0x0]
80004932:	70 18       	ld.w	r8,r8[0x4]
80004934:	f0 07 03 27 	ld.w	r7,r8[r7<<0x2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
80004938:	6e 3c       	ld.w	r12,r7[0xc]
8000493a:	5d 1c       	icall	r12
8000493c:	18 9b       	mov	r11,r12
8000493e:	0c 9c       	mov	r12,r6
80004940:	f0 1f 00 25 	mcall	800049d4 <udc_process_setup+0x4d0>
80004944:	c0 40       	breq	8000494c <udc_process_setup+0x448>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
80004946:	6e 2c       	ld.w	r12,r7[0x8]
80004948:	5d 1c       	icall	r12
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
8000494a:	c2 f1       	brne	800049a8 <udc_process_setup+0x4a4>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
8000494c:	49 88       	lddpc	r8,800049ac <udc_process_setup+0x4a8>
8000494e:	11 88       	ld.ub	r8,r8[0x0]
80004950:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004954:	58 28       	cp.w	r8,2
80004956:	c2 71       	brne	800049a4 <udc_process_setup+0x4a0>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
80004958:	49 d8       	lddpc	r8,800049cc <udc_process_setup+0x4c8>
8000495a:	11 89       	ld.ub	r9,r8[0x0]
8000495c:	30 08       	mov	r8,0
8000495e:	f0 09 18 00 	cp.b	r9,r8
80004962:	c2 10       	breq	800049a4 <udc_process_setup+0x4a0>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004964:	49 b8       	lddpc	r8,800049d0 <udc_process_setup+0x4cc>
80004966:	70 08       	ld.w	r8,r8[0x0]
80004968:	70 09       	ld.w	r9,r8[0x0]
8000496a:	13 ca       	ld.ub	r10,r9[0x4]
8000496c:	30 09       	mov	r9,0
8000496e:	f2 0a 18 00 	cp.b	r10,r9
80004972:	c1 90       	breq	800049a4 <udc_process_setup+0x4a0>
80004974:	30 07       	mov	r7,0
80004976:	49 75       	lddpc	r5,800049d0 <udc_process_setup+0x4cc>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
80004978:	70 18       	ld.w	r8,r8[0x4]
8000497a:	f0 07 03 26 	ld.w	r6,r8[r7<<0x2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
8000497e:	6c 3c       	ld.w	r12,r6[0xc]
80004980:	5d 1c       	icall	r12
80004982:	18 9b       	mov	r11,r12
80004984:	0e 9c       	mov	r12,r7
80004986:	f0 1f 00 14 	mcall	800049d4 <udc_process_setup+0x4d0>
8000498a:	c0 d0       	breq	800049a4 <udc_process_setup+0x4a0>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
8000498c:	6c 2c       	ld.w	r12,r6[0x8]
8000498e:	5d 1c       	icall	r12
80004990:	c0 c1       	brne	800049a8 <udc_process_setup+0x4a4>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
80004992:	2f f7       	sub	r7,-1
80004994:	5c 57       	castu.b	r7
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004996:	6a 08       	ld.w	r8,r5[0x0]
80004998:	70 09       	ld.w	r9,r8[0x0]
8000499a:	13 c9       	ld.ub	r9,r9[0x4]
8000499c:	ee 09 18 00 	cp.b	r9,r7
800049a0:	fe 9b ff ec 	brhi	80004978 <udc_process_setup+0x474>
800049a4:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800049a8:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
800049ac:	00 00       	add	r0,r0
800049ae:	0f f0       	ld.ub	r0,r7[0x7]
800049b0:	00 00       	add	r0,r0
800049b2:	0c 4c       	or	r12,r6
800049b4:	80 00       	ld.sh	r0,r0[0x0]
800049b6:	2b 18       	sub	r8,-79
800049b8:	00 00       	add	r0,r0
800049ba:	00 3c       	cp.w	r12,r0
800049bc:	00 00       	add	r0,r0
800049be:	00 a4       	st.w	r0++,r4
800049c0:	00 00       	add	r0,r0
800049c2:	00 e0       	st.h	--r0,r0
800049c4:	00 00       	add	r0,r0
800049c6:	00 b4       	st.h	r0++,r4
800049c8:	00 00       	add	r0,r0
800049ca:	00 c0       	st.b	r0++,r0
800049cc:	00 00       	add	r0,r0
800049ce:	0c 4e       	or	lr,r6
800049d0:	00 00       	add	r0,r0
800049d2:	0c 44       	or	r4,r6
800049d4:	80 00       	ld.sh	r0,r0[0x0]
800049d6:	42 f4       	lddsp	r4,sp[0xbc]
800049d8:	00 00       	add	r0,r0
800049da:	0c 48       	or	r8,r6
800049dc:	80 00       	ld.sh	r0,r0[0x0]
800049de:	2b 24       	sub	r4,-78
800049e0:	00 00       	add	r0,r0
800049e2:	0c 4a       	or	r10,r6
800049e4:	80 00       	ld.sh	r0,r0[0x0]
800049e6:	43 c8       	lddsp	r8,sp[0xf0]
800049e8:	80 00       	ld.sh	r0,r0[0x0]
800049ea:	2a f4       	sub	r4,-81
800049ec:	80 00       	ld.sh	r0,r0[0x0]
800049ee:	44 a4       	lddsp	r4,sp[0x128]
800049f0:	80 00       	ld.sh	r0,r0[0x0]
800049f2:	43 e0       	lddsp	r0,sp[0xf8]
800049f4:	80 00       	ld.sh	r0,r0[0x0]
800049f6:	44 40       	lddsp	r0,sp[0x110]
800049f8:	80 00       	ld.sh	r0,r0[0x0]
800049fa:	2b e0       	sub	r0,-66
800049fc:	80 00       	ld.sh	r0,r0[0x0]
800049fe:	2d 34       	sub	r4,-45
80004a00:	80 00       	ld.sh	r0,r0[0x0]
80004a02:	2b 38       	sub	r8,-77

80004a04 <udc_start>:
}

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
80004a04:	d4 01       	pushm	lr
	udd_enable();
80004a06:	f0 1f 00 02 	mcall	80004a0c <udc_start+0x8>
}
80004a0a:	d8 02       	popm	pc
80004a0c:	80 00       	ld.sh	r0,r0[0x0]
80004a0e:	33 78       	mov	r8,55

80004a10 <main_cdc_enable>:
	ui_process(udd_get_frame_number());
}

bool main_cdc_enable(uint8_t port)
{
	main_b_cdc_enable = true;
80004a10:	30 19       	mov	r9,1
80004a12:	48 28       	lddpc	r8,80004a18 <main_cdc_enable+0x8>
80004a14:	b0 89       	st.b	r8[0x0],r9
	return true;
}
80004a16:	5e ff       	retal	1
80004a18:	00 00       	add	r0,r0
80004a1a:	0f 00       	ld.w	r0,r7++

80004a1c <main_cdc_disable>:

void main_cdc_disable(uint8_t port)
{
	main_b_cdc_enable = false;
80004a1c:	30 09       	mov	r9,0
80004a1e:	48 28       	lddpc	r8,80004a24 <main_cdc_disable+0x8>
80004a20:	b0 89       	st.b	r8[0x0],r9
}
80004a22:	5e fc       	retal	r12
80004a24:	00 00       	add	r0,r0
80004a26:	0f 00       	ld.w	r0,r7++

80004a28 <wifi_buffer_update_check>:
	}
}


void wifi_buffer_update_check(void)
{
80004a28:	eb cd 40 fe 	pushm	r1-r7,lr
	uint16_t i;
	
	if(wifi_opr_mode!=WIFI_UDP_START)
80004a2c:	4e 28       	lddpc	r8,80004bb4 <wifi_buffer_update_check+0x18c>
80004a2e:	11 89       	ld.ub	r9,r8[0x0]
80004a30:	30 e8       	mov	r8,14
80004a32:	f0 09 18 00 	cp.b	r9,r8
80004a36:	c1 a0       	breq	80004a6a <wifi_buffer_update_check+0x42>
80004a38:	30 08       	mov	r8,0
	{
		for(i=0;i<WIFI_BUF_MAX-1;i++)
		{
			if((wifi_buffer[i]=='\r') && (wifi_buffer[i+1]=='\n'))// Wifi module message
80004a3a:	4e 0a       	lddpc	r10,80004bb8 <wifi_buffer_update_check+0x190>
80004a3c:	30 db       	mov	r11,13
80004a3e:	30 ac       	mov	r12,10
			{
				wifi_msg_updated=true;
80004a40:	4d f7       	lddpc	r7,80004bbc <wifi_buffer_update_check+0x194>
80004a42:	30 1e       	mov	lr,1
	
	if(wifi_opr_mode!=WIFI_UDP_START)
	{
		for(i=0;i<WIFI_BUF_MAX-1;i++)
		{
			if((wifi_buffer[i]=='\r') && (wifi_buffer[i+1]=='\n'))// Wifi module message
80004a44:	f4 08 07 09 	ld.ub	r9,r10[r8]
80004a48:	f6 09 18 00 	cp.b	r9,r11
80004a4c:	c0 91       	brne	80004a5e <wifi_buffer_update_check+0x36>
80004a4e:	f0 c9 ff ff 	sub	r9,r8,-1
80004a52:	f4 09 07 09 	ld.ub	r9,r10[r9]
80004a56:	f8 09 18 00 	cp.b	r9,r12
80004a5a:	c0 21       	brne	80004a5e <wifi_buffer_update_check+0x36>
			{
				wifi_msg_updated=true;
80004a5c:	ae 8e       	st.b	r7[0x0],lr
80004a5e:	2f f8       	sub	r8,-1
{
	uint16_t i;
	
	if(wifi_opr_mode!=WIFI_UDP_START)
	{
		for(i=0;i<WIFI_BUF_MAX-1;i++)
80004a60:	e0 48 00 7f 	cp.w	r8,127
80004a64:	cf 01       	brne	80004a44 <wifi_buffer_update_check+0x1c>
80004a66:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
		}
	}
	else
	{
		//UDP Start
		if(bServerSend!=true)	//20150617
80004a6a:	4d 68       	lddpc	r8,80004bc0 <wifi_buffer_update_check+0x198>
80004a6c:	11 88       	ld.ub	r8,r8[0x0]
80004a6e:	58 08       	cp.w	r8,0
80004a70:	c5 e1       	brne	80004b2c <wifi_buffer_update_check+0x104>
80004a72:	3f fb       	mov	r11,-1
		{
			for(i=0;i<WIFI_BUF_MAX-1;i++)
			{
				if((wifi_buffer[i]=='\e') && (wifi_buffer[i+1]=='u') && (nIPStartIndex==0))//Client Send Message start
80004a74:	4d 19       	lddpc	r9,80004bb8 <wifi_buffer_update_check+0x190>
80004a76:	31 bc       	mov	r12,27
80004a78:	37 53       	mov	r3,117
80004a7a:	4d 35       	lddpc	r5,80004bc4 <wifi_buffer_update_check+0x19c>
				{
					nIPStartIndex=i+3;
				}
					
				if((wifi_buffer[i]=='\x020') && (nPortIndex==0) && (nIPStartIndex!=0))//space 
80004a7c:	32 07       	mov	r7,32
80004a7e:	4d 34       	lddpc	r4,80004bc8 <wifi_buffer_update_check+0x1a0>
				{
					nPortIndex=i+1;//Port Index info.
					nIPEndIndex=i-1;
80004a80:	4d 32       	lddpc	r2,80004bcc <wifi_buffer_update_check+0x1a4>
				}
							   
				if((wifi_buffer[i]=='\t') && (nMsgDataStartIndex==0) &&(nIPStartIndex!=0))//Tap
80004a82:	30 9e       	mov	lr,9
80004a84:	4d 36       	lddpc	r6,80004bd0 <wifi_buffer_update_check+0x1a8>
	{
	}
}


void wifi_buffer_update_check(void)
80004a86:	f6 c8 ff ff 	sub	r8,r11,-1
80004a8a:	10 9a       	mov	r10,r8
		//UDP Start
		if(bServerSend!=true)	//20150617
		{
			for(i=0;i<WIFI_BUF_MAX-1;i++)
			{
				if((wifi_buffer[i]=='\e') && (wifi_buffer[i+1]=='u') && (nIPStartIndex==0))//Client Send Message start
80004a8c:	f2 08 07 01 	ld.ub	r1,r9[r8]
80004a90:	f8 01 18 00 	cp.b	r1,r12
80004a94:	c0 e1       	brne	80004ab0 <wifi_buffer_update_check+0x88>
80004a96:	f6 c1 ff fe 	sub	r1,r11,-2
80004a9a:	f2 01 07 01 	ld.ub	r1,r9[r1]
80004a9e:	e6 01 18 00 	cp.b	r1,r3
80004aa2:	c0 71       	brne	80004ab0 <wifi_buffer_update_check+0x88>
80004aa4:	6a 01       	ld.w	r1,r5[0x0]
80004aa6:	58 01       	cp.w	r1,0
80004aa8:	c0 41       	brne	80004ab0 <wifi_buffer_update_check+0x88>
80004aaa:	f6 c1 ff fc 	sub	r1,r11,-4
				{
					nIPStartIndex=i+3;
80004aae:	8b 01       	st.w	r5[0x0],r1
				}
					
				if((wifi_buffer[i]=='\x020') && (nPortIndex==0) && (nIPStartIndex!=0))//space 
80004ab0:	f2 0a 07 01 	ld.ub	r1,r9[r10]
80004ab4:	ee 01 18 00 	cp.b	r1,r7
80004ab8:	c0 b1       	brne	80004ace <wifi_buffer_update_check+0xa6>
80004aba:	68 01       	ld.w	r1,r4[0x0]
80004abc:	58 01       	cp.w	r1,0
80004abe:	c0 81       	brne	80004ace <wifi_buffer_update_check+0xa6>
80004ac0:	6a 01       	ld.w	r1,r5[0x0]
80004ac2:	58 01       	cp.w	r1,0
80004ac4:	c0 50       	breq	80004ace <wifi_buffer_update_check+0xa6>
80004ac6:	f6 c1 ff fe 	sub	r1,r11,-2
				{
					nPortIndex=i+1;//Port Index info.
80004aca:	89 01       	st.w	r4[0x0],r1
					nIPEndIndex=i-1;
80004acc:	85 0b       	st.w	r2[0x0],r11
				}
							   
				if((wifi_buffer[i]=='\t') && (nMsgDataStartIndex==0) &&(nIPStartIndex!=0))//Tap
80004ace:	f2 0a 07 01 	ld.ub	r1,r9[r10]
80004ad2:	fc 01 18 00 	cp.b	r1,lr
80004ad6:	c0 a1       	brne	80004aea <wifi_buffer_update_check+0xc2>
80004ad8:	6c 01       	ld.w	r1,r6[0x0]
80004ada:	58 01       	cp.w	r1,0
80004adc:	c0 71       	brne	80004aea <wifi_buffer_update_check+0xc2>
80004ade:	6a 01       	ld.w	r1,r5[0x0]
80004ae0:	58 01       	cp.w	r1,0
80004ae2:	c0 40       	breq	80004aea <wifi_buffer_update_check+0xc2>
80004ae4:	f6 c1 ff fe 	sub	r1,r11,-2
				{
					nMsgDataStartIndex=i+1;
80004ae8:	8d 01       	st.w	r6[0x0],r1
				}
							   
				if((wifi_buffer[i]=='\e') && (wifi_buffer[i+1]=='E') && (nMsgDataStartIndex!=0) && (nMsgDataEndIndex==0) &&(nIPStartIndex!=0))//client Send Message End
80004aea:	f2 0a 07 0a 	ld.ub	r10,r9[r10]
80004aee:	f8 0a 18 00 	cp.b	r10,r12
80004af2:	c1 81       	brne	80004b22 <wifi_buffer_update_check+0xfa>
80004af4:	f6 ca ff fe 	sub	r10,r11,-2
80004af8:	f2 0a 07 01 	ld.ub	r1,r9[r10]
80004afc:	34 5a       	mov	r10,69
80004afe:	f4 01 18 00 	cp.b	r1,r10
80004b02:	c1 01       	brne	80004b22 <wifi_buffer_update_check+0xfa>
80004b04:	6c 0a       	ld.w	r10,r6[0x0]
80004b06:	58 0a       	cp.w	r10,0
80004b08:	c0 d0       	breq	80004b22 <wifi_buffer_update_check+0xfa>
80004b0a:	4b 3a       	lddpc	r10,80004bd4 <wifi_buffer_update_check+0x1ac>
80004b0c:	74 0a       	ld.w	r10,r10[0x0]
80004b0e:	58 0a       	cp.w	r10,0
80004b10:	c0 91       	brne	80004b22 <wifi_buffer_update_check+0xfa>
80004b12:	6a 0a       	ld.w	r10,r5[0x0]
80004b14:	58 0a       	cp.w	r10,0
80004b16:	c0 60       	breq	80004b22 <wifi_buffer_update_check+0xfa>
				{
					nMsgDataEndIndex=i-1;		 		
80004b18:	4a fa       	lddpc	r10,80004bd4 <wifi_buffer_update_check+0x1ac>
80004b1a:	95 0b       	st.w	r10[0x0],r11
					wifi_Client_msg_updated=true;
80004b1c:	30 1b       	mov	r11,1
80004b1e:	4a fa       	lddpc	r10,80004bd8 <wifi_buffer_update_check+0x1b0>
80004b20:	b4 8b       	st.b	r10[0x0],r11
	else
	{
		//UDP Start
		if(bServerSend!=true)	//20150617
		{
			for(i=0;i<WIFI_BUF_MAX-1;i++)
80004b22:	e0 48 00 7e 	cp.w	r8,126
80004b26:	c0 30       	breq	80004b2c <wifi_buffer_update_check+0x104>
80004b28:	10 9b       	mov	r11,r8
80004b2a:	ca eb       	rjmp	80004a86 <wifi_buffer_update_check+0x5e>
80004b2c:	30 08       	mov	r8,0
			
		}
		
		for(i=0;i<WIFI_BUF_MAX-1;i++)
		{
			if((wifi_buffer[i]=='P') && (wifi_buffer[i+1]=='K') && (wifi_buffer[i+2]=='S') && (wifi_buffer[i+3]=='T'))//Client Send Message start
80004b2e:	4a 39       	lddpc	r9,80004bb8 <wifi_buffer_update_check+0x190>
80004b30:	35 0e       	mov	lr,80
80004b32:	34 b7       	mov	r7,75
80004b34:	35 35       	mov	r5,83
80004b36:	35 42       	mov	r2,84
			{
				udp_client_sent=true;
80004b38:	4a 96       	lddpc	r6,80004bdc <wifi_buffer_update_check+0x1b4>
80004b3a:	30 14       	mov	r4,1
				nMsgDataStartIndex2=i;
80004b3c:	4a 93       	lddpc	r3,80004be0 <wifi_buffer_update_check+0x1b8>
			}
			
			if((wifi_buffer[i]=='\r') && (wifi_buffer[i+1]=='\n'))
80004b3e:	30 dc       	mov	r12,13
	else
	{
		//UDP Start
		if(bServerSend!=true)	//20150617
		{
			for(i=0;i<WIFI_BUF_MAX-1;i++)
80004b40:	10 9a       	mov	r10,r8
			
		}
		
		for(i=0;i<WIFI_BUF_MAX-1;i++)
		{
			if((wifi_buffer[i]=='P') && (wifi_buffer[i+1]=='K') && (wifi_buffer[i+2]=='S') && (wifi_buffer[i+3]=='T'))//Client Send Message start
80004b42:	f2 08 07 0b 	ld.ub	r11,r9[r8]
80004b46:	fc 0b 18 00 	cp.b	r11,lr
80004b4a:	c1 81       	brne	80004b7a <wifi_buffer_update_check+0x152>
80004b4c:	f0 cb ff ff 	sub	r11,r8,-1
80004b50:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
80004b54:	ee 0b 18 00 	cp.b	r11,r7
80004b58:	c1 11       	brne	80004b7a <wifi_buffer_update_check+0x152>
80004b5a:	f0 cb ff fe 	sub	r11,r8,-2
80004b5e:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
80004b62:	ea 0b 18 00 	cp.b	r11,r5
80004b66:	c0 a1       	brne	80004b7a <wifi_buffer_update_check+0x152>
80004b68:	f0 cb ff fd 	sub	r11,r8,-3
80004b6c:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
80004b70:	e4 0b 18 00 	cp.b	r11,r2
80004b74:	c0 31       	brne	80004b7a <wifi_buffer_update_check+0x152>
			{
				udp_client_sent=true;
80004b76:	ac 84       	st.b	r6[0x0],r4
				nMsgDataStartIndex2=i;
80004b78:	87 08       	st.w	r3[0x0],r8
			}
			
			if((wifi_buffer[i]=='\r') && (wifi_buffer[i+1]=='\n'))
80004b7a:	f2 0a 07 0b 	ld.ub	r11,r9[r10]
80004b7e:	f8 0b 18 00 	cp.b	r11,r12
80004b82:	c1 21       	brne	80004ba6 <wifi_buffer_update_check+0x17e>
80004b84:	f0 cb ff ff 	sub	r11,r8,-1
80004b88:	f2 0b 07 01 	ld.ub	r1,r9[r11]
80004b8c:	30 ab       	mov	r11,10
80004b8e:	f6 01 18 00 	cp.b	r1,r11
80004b92:	c0 a1       	brne	80004ba6 <wifi_buffer_update_check+0x17e>
			{
				if(udp_client_sent==true)
80004b94:	0d 8b       	ld.ub	r11,r6[0x0]
80004b96:	58 0b       	cp.w	r11,0
80004b98:	c0 70       	breq	80004ba6 <wifi_buffer_update_check+0x17e>
				{
					wifi_Client_msg_updated2=true;
80004b9a:	49 3b       	lddpc	r11,80004be4 <wifi_buffer_update_check+0x1bc>
80004b9c:	b6 84       	st.b	r11[0x0],r4
					udp_client_sent=false;
80004b9e:	30 0b       	mov	r11,0
80004ba0:	ac 8b       	st.b	r6[0x0],r11
					nMsgDataEndIndex2=i;
80004ba2:	49 2b       	lddpc	r11,80004be8 <wifi_buffer_update_check+0x1c0>
80004ba4:	97 0a       	st.w	r11[0x0],r10
80004ba6:	2f f8       	sub	r8,-1
			}
			
			
		}
		
		for(i=0;i<WIFI_BUF_MAX-1;i++)
80004ba8:	e0 48 00 7f 	cp.w	r8,127
80004bac:	cc a1       	brne	80004b40 <wifi_buffer_update_check+0x118>
80004bae:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80004bb2:	00 00       	add	r0,r0
80004bb4:	00 00       	add	r0,r0
80004bb6:	0e 75       	tst	r5,r7
80004bb8:	00 00       	add	r0,r0
80004bba:	0f 08       	ld.w	r8,r7++
80004bbc:	00 00       	add	r0,r0
80004bbe:	0f 02       	ld.w	r2,r7++
80004bc0:	00 00       	add	r0,r0
80004bc2:	0e 6c       	and	r12,r7
80004bc4:	00 00       	add	r0,r0
80004bc6:	0c 60       	and	r0,r6
80004bc8:	00 00       	add	r0,r0
80004bca:	0f b4       	ld.ub	r4,r7[0x3]
80004bcc:	00 00       	add	r0,r0
80004bce:	0e 70       	tst	r0,r7
80004bd0:	00 00       	add	r0,r0
80004bd2:	0e 68       	and	r8,r7
80004bd4:	00 00       	add	r0,r0
80004bd6:	0c 58       	eor	r8,r6
80004bd8:	00 00       	add	r0,r0
80004bda:	0e 74       	tst	r4,r7
80004bdc:	00 00       	add	r0,r0
80004bde:	0f ac       	ld.ub	r12,r7[0x2]
80004be0:	00 00       	add	r0,r0
80004be2:	0f b0       	ld.ub	r0,r7[0x3]
80004be4:	00 00       	add	r0,r0
80004be6:	0e 66       	and	r6,r7
80004be8:	00 00       	add	r0,r0
80004bea:	0c 5c       	eor	r12,r6

80004bec <wifi_buffer_clear>:
	}	
}


void wifi_buffer_clear(void)
{
80004bec:	d4 01       	pushm	lr
	memset(wifi_buffer,0,sizeof(char)*WIFI_BUF_MAX);
80004bee:	e0 6a 00 80 	mov	r10,128
80004bf2:	30 0b       	mov	r11,0
80004bf4:	48 4c       	lddpc	r12,80004c04 <wifi_buffer_clear+0x18>
80004bf6:	f0 1f 00 05 	mcall	80004c08 <wifi_buffer_clear+0x1c>

	buffer_index=0;
80004bfa:	30 09       	mov	r9,0
80004bfc:	48 48       	lddpc	r8,80004c0c <wifi_buffer_clear+0x20>
80004bfe:	b0 09       	st.h	r8[0x0],r9
}
80004c00:	d8 02       	popm	pc
80004c02:	00 00       	add	r0,r0
80004c04:	00 00       	add	r0,r0
80004c06:	0f 08       	ld.w	r8,r7++
80004c08:	80 00       	ld.sh	r0,r0[0x0]
80004c0a:	5e d8       	retvc	r8
80004c0c:	00 00       	add	r0,r0
80004c0e:	0c 54       	eor	r4,r6

80004c10 <wifi_module_status_check>:
		ui_com_close(port);
	}
}

void wifi_module_status_check(void)
{	
80004c10:	d4 01       	pushm	lr
	wifi_buffer_update_check();
80004c12:	f0 1f 00 91 	mcall	80004e54 <wifi_module_status_check+0x244>

	if(wifi_opr_mode==WIFI_NO_OPR) 
80004c16:	fe f8 02 42 	ld.w	r8,pc[578]
80004c1a:	11 88       	ld.ub	r8,r8[0x0]
80004c1c:	58 08       	cp.w	r8,0
80004c1e:	c0 b1       	brne	80004c34 <wifi_module_status_check+0x24>
	{
		wifi_opr_mode = WIFI_CFG_START;
80004c20:	30 29       	mov	r9,2
80004c22:	fe f8 02 36 	ld.w	r8,pc[566]
80004c26:	b0 89       	st.b	r8[0x0],r9
	    udi_cdc_putc(48);
80004c28:	33 0c       	mov	r12,48
80004c2a:	f0 1f 00 8d 	mcall	80004e5c <wifi_module_status_check+0x24c>
		wifi_buffer_clear();
80004c2e:	f0 1f 00 8d 	mcall	80004e60 <wifi_module_status_check+0x250>
80004c32:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CFG_START)
80004c34:	fe f8 02 24 	ld.w	r8,pc[548]
80004c38:	11 89       	ld.ub	r9,r8[0x0]
80004c3a:	30 28       	mov	r8,2
80004c3c:	f0 09 18 00 	cp.b	r9,r8
80004c40:	c0 c1       	brne	80004c58 <wifi_module_status_check+0x48>
	{
		usart_write_line(USART, "AT+WRXACTIVE=1\r\n");
80004c42:	fe fb 02 22 	ld.w	r11,pc[546]
80004c46:	fe 7c 18 00 	mov	r12,-59392
80004c4a:	f0 1f 00 88 	mcall	80004e68 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_CFG_END;
80004c4e:	30 39       	mov	r9,3
80004c50:	fe f8 02 08 	ld.w	r8,pc[520]
80004c54:	b0 89       	st.b	r8[0x0],r9
80004c56:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CFG_END)
80004c58:	fe f8 02 00 	ld.w	r8,pc[512]
80004c5c:	11 89       	ld.ub	r9,r8[0x0]
80004c5e:	30 38       	mov	r8,3
80004c60:	f0 09 18 00 	cp.b	r9,r8
80004c64:	c1 31       	brne	80004c8a <wifi_module_status_check+0x7a>
	{
		if(wifi_msg_updated)
80004c66:	fe f8 02 06 	ld.w	r8,pc[518]
80004c6a:	11 88       	ld.ub	r8,r8[0x0]
80004c6c:	58 08       	cp.w	r8,0
80004c6e:	e0 80 00 f2 	breq	80004e52 <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004c72:	30 09       	mov	r9,0
80004c74:	4f e8       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004c76:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_CFG_NEWTWORK_START;
80004c78:	30 49       	mov	r9,4
80004c7a:	4f 88       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004c7c:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(49);
80004c7e:	33 1c       	mov	r12,49
80004c80:	f0 1f 00 77 	mcall	80004e5c <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004c84:	f0 1f 00 77 	mcall	80004e60 <wifi_module_status_check+0x250>
80004c88:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_CFG_NEWTWORK_START)
80004c8a:	4f 48       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004c8c:	11 89       	ld.ub	r9,r8[0x0]
80004c8e:	30 48       	mov	r8,4
80004c90:	f0 09 18 00 	cp.b	r9,r8
80004c94:	c0 a1       	brne	80004ca8 <wifi_module_status_check+0x98>
	{
		usart_write_line(USART, "AT+NSET=192.168.1.28,255.255.255.0,192.168.1.28\r\n");
80004c96:	4f 7b       	lddpc	r11,80004e70 <wifi_module_status_check+0x260>
80004c98:	fe 7c 18 00 	mov	r12,-59392
80004c9c:	f0 1f 00 73 	mcall	80004e68 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_CFG_NEWTWORK_END;
80004ca0:	30 59       	mov	r9,5
80004ca2:	4e e8       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004ca4:	b0 89       	st.b	r8[0x0],r9
80004ca6:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CFG_NEWTWORK_END)
80004ca8:	4e c8       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004caa:	11 89       	ld.ub	r9,r8[0x0]
80004cac:	30 58       	mov	r8,5
80004cae:	f0 09 18 00 	cp.b	r9,r8
80004cb2:	c1 21       	brne	80004cd6 <wifi_module_status_check+0xc6>
	{
		if(wifi_msg_updated)
80004cb4:	4e e8       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004cb6:	11 88       	ld.ub	r8,r8[0x0]
80004cb8:	58 08       	cp.w	r8,0
80004cba:	e0 80 00 cc 	breq	80004e52 <wifi_module_status_check+0x242>
		{		
			wifi_msg_updated=false;
80004cbe:	30 09       	mov	r9,0
80004cc0:	4e b8       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004cc2:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_CFG_WMODE_START;
80004cc4:	30 69       	mov	r9,6
80004cc6:	4e 58       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004cc8:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(50);
80004cca:	33 2c       	mov	r12,50
80004ccc:	f0 1f 00 64 	mcall	80004e5c <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004cd0:	f0 1f 00 64 	mcall	80004e60 <wifi_module_status_check+0x250>
80004cd4:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_CFG_WMODE_START)
80004cd6:	4e 18       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004cd8:	11 89       	ld.ub	r9,r8[0x0]
80004cda:	30 68       	mov	r8,6
80004cdc:	f0 09 18 00 	cp.b	r9,r8
80004ce0:	c0 a1       	brne	80004cf4 <wifi_module_status_check+0xe4>
	{
		usart_write_line(USART, "AT+WM=2\r\n");
80004ce2:	4e 5b       	lddpc	r11,80004e74 <wifi_module_status_check+0x264>
80004ce4:	fe 7c 18 00 	mov	r12,-59392
80004ce8:	f0 1f 00 60 	mcall	80004e68 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_CFG_WMODE_END;	
80004cec:	30 79       	mov	r9,7
80004cee:	4d b8       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004cf0:	b0 89       	st.b	r8[0x0],r9
80004cf2:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CFG_WMODE_END)
80004cf4:	4d 98       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004cf6:	11 89       	ld.ub	r9,r8[0x0]
80004cf8:	30 78       	mov	r8,7
80004cfa:	f0 09 18 00 	cp.b	r9,r8
80004cfe:	c1 21       	brne	80004d22 <wifi_module_status_check+0x112>
	{
		if(wifi_msg_updated)
80004d00:	4d b8       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004d02:	11 88       	ld.ub	r8,r8[0x0]
80004d04:	58 08       	cp.w	r8,0
80004d06:	e0 80 00 a6 	breq	80004e52 <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004d0a:	30 09       	mov	r9,0
80004d0c:	4d 88       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004d0e:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_CREATE_LIMITEDAP_START;
80004d10:	30 89       	mov	r9,8
80004d12:	4d 28       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004d14:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(51);
80004d16:	33 3c       	mov	r12,51
80004d18:	f0 1f 00 51 	mcall	80004e5c <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004d1c:	f0 1f 00 51 	mcall	80004e60 <wifi_module_status_check+0x250>
80004d20:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_CREATE_LIMITEDAP_START)
80004d22:	4c e8       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004d24:	11 89       	ld.ub	r9,r8[0x0]
80004d26:	30 88       	mov	r8,8
80004d28:	f0 09 18 00 	cp.b	r9,r8
80004d2c:	c0 a1       	brne	80004d40 <wifi_module_status_check+0x130>
	{
		usart_write_line(USART, "AT+WA=SE28_AP,,11\r\n");
80004d2e:	4d 3b       	lddpc	r11,80004e78 <wifi_module_status_check+0x268>
80004d30:	fe 7c 18 00 	mov	r12,-59392
80004d34:	f0 1f 00 4d 	mcall	80004e68 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_CREATE_LIMITEDAP_END;		
80004d38:	30 99       	mov	r9,9
80004d3a:	4c 88       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004d3c:	b0 89       	st.b	r8[0x0],r9
80004d3e:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CREATE_LIMITEDAP_END)
80004d40:	4c 68       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004d42:	11 89       	ld.ub	r9,r8[0x0]
80004d44:	30 98       	mov	r8,9
80004d46:	f0 09 18 00 	cp.b	r9,r8
80004d4a:	c1 21       	brne	80004d6e <wifi_module_status_check+0x15e>
	{
		if(wifi_msg_updated)
80004d4c:	4c 88       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004d4e:	11 88       	ld.ub	r8,r8[0x0]
80004d50:	58 08       	cp.w	r8,0
80004d52:	e0 80 00 80 	breq	80004e52 <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004d56:	30 09       	mov	r9,0
80004d58:	4c 58       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004d5a:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_ENABLE_DHCP_SER_START;
80004d5c:	30 a9       	mov	r9,10
80004d5e:	4b f8       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004d60:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(52);
80004d62:	33 4c       	mov	r12,52
80004d64:	f0 1f 00 3e 	mcall	80004e5c <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004d68:	f0 1f 00 3e 	mcall	80004e60 <wifi_module_status_check+0x250>
80004d6c:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_ENABLE_DHCP_SER_START)
80004d6e:	4b b8       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004d70:	11 89       	ld.ub	r9,r8[0x0]
80004d72:	30 a8       	mov	r8,10
80004d74:	f0 09 18 00 	cp.b	r9,r8
80004d78:	c0 a1       	brne	80004d8c <wifi_module_status_check+0x17c>
	{
		usart_write_line(USART, "AT+DHCPSRVR=1\r\n");
80004d7a:	4c 1b       	lddpc	r11,80004e7c <wifi_module_status_check+0x26c>
80004d7c:	fe 7c 18 00 	mov	r12,-59392
80004d80:	f0 1f 00 3a 	mcall	80004e68 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_ENABLE_DHCP_SER_END;		
80004d84:	30 b9       	mov	r9,11
80004d86:	4b 58       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004d88:	b0 89       	st.b	r8[0x0],r9
80004d8a:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_ENABLE_DHCP_SER_END)
80004d8c:	4b 38       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004d8e:	11 89       	ld.ub	r9,r8[0x0]
80004d90:	30 b8       	mov	r8,11
80004d92:	f0 09 18 00 	cp.b	r9,r8
80004d96:	c1 11       	brne	80004db8 <wifi_module_status_check+0x1a8>
	{
		if(wifi_msg_updated)
80004d98:	4b 58       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004d9a:	11 88       	ld.ub	r8,r8[0x0]
80004d9c:	58 08       	cp.w	r8,0
80004d9e:	c5 a0       	breq	80004e52 <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004da0:	30 09       	mov	r9,0
80004da2:	4b 38       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004da4:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_UDP_LP_SET_START;
80004da6:	30 c9       	mov	r9,12
80004da8:	4a c8       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004daa:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(53);
80004dac:	33 5c       	mov	r12,53
80004dae:	f0 1f 00 2c 	mcall	80004e5c <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004db2:	f0 1f 00 2c 	mcall	80004e60 <wifi_module_status_check+0x250>
80004db6:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_UDP_LP_SET_START)
80004db8:	4a 88       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004dba:	11 89       	ld.ub	r9,r8[0x0]
80004dbc:	30 c8       	mov	r8,12
80004dbe:	f0 09 18 00 	cp.b	r9,r8
80004dc2:	c2 b1       	brne	80004e18 <wifi_module_status_check+0x208>
	{
		usart_write_line(USART, "AT+NSUDP=48598\r\n");
80004dc4:	4a fb       	lddpc	r11,80004e80 <wifi_module_status_check+0x270>
80004dc6:	fe 7c 18 00 	mov	r12,-59392
80004dca:	f0 1f 00 28 	mcall	80004e68 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_UDP_LP_SET_END;
80004dce:	30 d9       	mov	r9,13
80004dd0:	4a 28       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004dd2:	b0 89       	st.b	r8[0x0],r9
		udi_cdc_putc(54);
80004dd4:	33 6c       	mov	r12,54
80004dd6:	f0 1f 00 22 	mcall	80004e5c <wifi_module_status_check+0x24c>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004dda:	e0 68 03 e8 	mov	r8,1000
80004dde:	30 09       	mov	r9,0
80004de0:	e0 6a e3 e7 	mov	r10,58343
80004de4:	ea 1a 2d 05 	orh	r10,0x2d05
80004de8:	30 bb       	mov	r11,11
80004dea:	f0 1f 00 27 	mcall	80004e84 <wifi_module_status_check+0x274>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004dee:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004df2:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004df6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004dfa:	14 38       	cp.w	r8,r10
80004dfc:	e0 88 00 08 	brls	80004e0c <wifi_module_status_check+0x1fc>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004e00:	12 38       	cp.w	r8,r9
80004e02:	fe 98 ff fa 	brls	80004df6 <wifi_module_status_check+0x1e6>
80004e06:	12 3a       	cp.w	r10,r9
80004e08:	c2 03       	brcs	80004e48 <wifi_module_status_check+0x238>
80004e0a:	cf 6b       	rjmp	80004df6 <wifi_module_status_check+0x1e6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004e0c:	12 38       	cp.w	r8,r9
80004e0e:	e0 8b 00 1d 	brhi	80004e48 <wifi_module_status_check+0x238>
80004e12:	12 3a       	cp.w	r10,r9
80004e14:	c1 a3       	brcs	80004e48 <wifi_module_status_check+0x238>
80004e16:	cf 0b       	rjmp	80004df6 <wifi_module_status_check+0x1e6>
		delay_ms(1000);
		usart_write_line(USART, "ATE0\r\n"); //by Bulk data
	}	
	else if(wifi_opr_mode==WIFI_UDP_LP_SET_END)
80004e18:	49 08       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004e1a:	11 89       	ld.ub	r9,r8[0x0]
80004e1c:	30 d8       	mov	r8,13
80004e1e:	f0 09 18 00 	cp.b	r9,r8
80004e22:	c1 81       	brne	80004e52 <wifi_module_status_check+0x242>
	{
		if(wifi_msg_updated)
80004e24:	49 28       	lddpc	r8,80004e6c <wifi_module_status_check+0x25c>
80004e26:	11 88       	ld.ub	r8,r8[0x0]
80004e28:	58 08       	cp.w	r8,0
80004e2a:	c1 40       	breq	80004e52 <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004e2c:	30 08       	mov	r8,0
80004e2e:	49 09       	lddpc	r9,80004e6c <wifi_module_status_check+0x25c>
80004e30:	b2 88       	st.b	r9[0x0],r8
			wifi_Client_msg_updated=false;
80004e32:	49 69       	lddpc	r9,80004e88 <wifi_module_status_check+0x278>
80004e34:	b2 88       	st.b	r9[0x0],r8
			wifi_opr_mode = WIFI_UDP_START;
80004e36:	30 e9       	mov	r9,14
80004e38:	48 88       	lddpc	r8,80004e58 <wifi_module_status_check+0x248>
80004e3a:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(55);
80004e3c:	33 7c       	mov	r12,55
80004e3e:	f0 1f 00 08 	mcall	80004e5c <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004e42:	f0 1f 00 08 	mcall	80004e60 <wifi_module_status_check+0x250>
80004e46:	d8 02       	popm	pc
	{
		usart_write_line(USART, "AT+NSUDP=48598\r\n");
		wifi_opr_mode = WIFI_UDP_LP_SET_END;
		udi_cdc_putc(54);
		delay_ms(1000);
		usart_write_line(USART, "ATE0\r\n"); //by Bulk data
80004e48:	49 1b       	lddpc	r11,80004e8c <wifi_module_status_check+0x27c>
80004e4a:	fe 7c 18 00 	mov	r12,-59392
80004e4e:	f0 1f 00 07 	mcall	80004e68 <wifi_module_status_check+0x258>
80004e52:	d8 02       	popm	pc
80004e54:	80 00       	ld.sh	r0,r0[0x0]
80004e56:	4a 28       	lddpc	r8,80004edc <main_suspend_action>
80004e58:	00 00       	add	r0,r0
80004e5a:	0e 75       	tst	r5,r7
80004e5c:	80 00       	ld.sh	r0,r0[0x0]
80004e5e:	3d 98       	mov	r8,-39
80004e60:	80 00       	ld.sh	r0,r0[0x0]
80004e62:	4b ec       	lddpc	r12,80004f58 <tc_irq+0x70>
80004e64:	80 00       	ld.sh	r0,r0[0x0]
80004e66:	b5 04       	ld.d	r4,r10
80004e68:	80 00       	ld.sh	r0,r0[0x0]
80004e6a:	29 80       	sub	r0,-104
80004e6c:	00 00       	add	r0,r0
80004e6e:	0f 02       	ld.w	r2,r7++
80004e70:	80 00       	ld.sh	r0,r0[0x0]
80004e72:	b5 18       	ld.d	r8,--r10
80004e74:	80 00       	ld.sh	r0,r0[0x0]
80004e76:	b5 4c       	asr	r12,0x14
80004e78:	80 00       	ld.sh	r0,r0[0x0]
80004e7a:	b5 58       	asr	r8,0x15
80004e7c:	80 00       	ld.sh	r0,r0[0x0]
80004e7e:	b5 6c       	lsl	r12,0x14
80004e80:	80 00       	ld.sh	r0,r0[0x0]
80004e82:	b5 7c       	lsl	r12,0x15
80004e84:	80 00       	ld.sh	r0,r0[0x0]
80004e86:	56 c4       	stdsp	sp[0x1b0],r4
80004e88:	00 00       	add	r0,r0
80004e8a:	0e 74       	tst	r4,r7
80004e8c:	80 00       	ld.sh	r0,r0[0x0]
80004e8e:	b5 90       	lsr	r0,0x15

80004e90 <main_cdc_set_dtr>:
{
	main_b_cdc_enable = false;
}

void main_cdc_set_dtr(uint8_t port, bool b_enable)
{
80004e90:	d4 01       	pushm	lr
	if (b_enable) {
80004e92:	58 0b       	cp.w	r11,0
80004e94:	c0 40       	breq	80004e9c <main_cdc_set_dtr+0xc>
		// Host terminal has open COM
		ui_com_open(port);
80004e96:	f0 1f 00 04 	mcall	80004ea4 <main_cdc_set_dtr+0x14>
80004e9a:	d8 02       	popm	pc
	}else{
		// Host terminal has close COMF
		ui_com_close(port);
80004e9c:	f0 1f 00 03 	mcall	80004ea8 <main_cdc_set_dtr+0x18>
80004ea0:	d8 02       	popm	pc
80004ea2:	00 00       	add	r0,r0
80004ea4:	80 00       	ld.sh	r0,r0[0x0]
80004ea6:	24 38       	sub	r8,67
80004ea8:	80 00       	ld.sh	r0,r0[0x0]
80004eaa:	24 9c       	sub	r12,73

80004eac <main_sof_action>:
{
	ui_wakeup();
}

void main_sof_action(void)
{
80004eac:	d4 01       	pushm	lr
	if (!main_b_cdc_enable)
80004eae:	48 68       	lddpc	r8,80004ec4 <main_sof_action+0x18>
80004eb0:	11 88       	ld.ub	r8,r8[0x0]
80004eb2:	58 08       	cp.w	r8,0
80004eb4:	c0 60       	breq	80004ec0 <main_sof_action+0x14>
		return;
	ui_process(udd_get_frame_number());
80004eb6:	f0 1f 00 05 	mcall	80004ec8 <main_sof_action+0x1c>
80004eba:	5c 7c       	castu.h	r12
80004ebc:	f0 1f 00 04 	mcall	80004ecc <main_sof_action+0x20>
80004ec0:	d8 02       	popm	pc
80004ec2:	00 00       	add	r0,r0
80004ec4:	00 00       	add	r0,r0
80004ec6:	0f 00       	ld.w	r0,r7++
80004ec8:	80 00       	ld.sh	r0,r0[0x0]
80004eca:	2b 00       	sub	r0,-80
80004ecc:	80 00       	ld.sh	r0,r0[0x0]
80004ece:	24 58       	sub	r8,69

80004ed0 <main_resume_action>:
{
	ui_powerdown();
}

void main_resume_action(void)
{
80004ed0:	d4 01       	pushm	lr
	ui_wakeup();
80004ed2:	f0 1f 00 02 	mcall	80004ed8 <main_resume_action+0x8>
}
80004ed6:	d8 02       	popm	pc
80004ed8:	80 00       	ld.sh	r0,r0[0x0]
80004eda:	24 48       	sub	r8,68

80004edc <main_suspend_action>:
		}
	}
}

void main_suspend_action(void)
{
80004edc:	d4 01       	pushm	lr
	ui_powerdown();
80004ede:	f0 1f 00 02 	mcall	80004ee4 <main_suspend_action+0x8>
}
80004ee2:	d8 02       	popm	pc
80004ee4:	80 00       	ld.sh	r0,r0[0x0]
80004ee6:	24 ac       	sub	r12,74

80004ee8 <tc_irq>:
#elif defined (__ICCAVR32__)
#pragma handler = EXAMPLE_TC_IRQ_GROUP, 1
__interrupt
#endif
static void tc_irq(void)
{
80004ee8:	d4 01       	pushm	lr
	// specify that an interrupt has been raised
	if(tc_tick>=TC_TICK_20MS)
80004eea:	49 98       	lddpc	r8,80004f4c <tc_irq+0x64>
80004eec:	70 08       	ld.w	r8,r8[0x0]
80004eee:	59 38       	cp.w	r8,19
80004ef0:	e0 88 00 06 	brls	80004efc <tc_irq+0x14>
	{
		update_timer = true;
80004ef4:	30 19       	mov	r9,1
80004ef6:	49 78       	lddpc	r8,80004f50 <tc_irq+0x68>
80004ef8:	b0 89       	st.b	r8[0x0],r9
80004efa:	c0 58       	rjmp	80004f04 <tc_irq+0x1c>
	}
	else
	{
		// Increment the ms seconds counter
		tc_tick++;		
80004efc:	49 48       	lddpc	r8,80004f4c <tc_irq+0x64>
80004efe:	70 09       	ld.w	r9,r8[0x0]
80004f00:	2f f9       	sub	r9,-1
80004f02:	91 09       	st.w	r8[0x0],r9
	}
	
	if(tc_tick_1>=TC_TICK_80MS)
80004f04:	49 48       	lddpc	r8,80004f54 <tc_irq+0x6c>
80004f06:	70 08       	ld.w	r8,r8[0x0]
80004f08:	e0 48 00 4f 	cp.w	r8,79
80004f0c:	e0 88 00 06 	brls	80004f18 <tc_irq+0x30>
	{
		update_timer_1 = true;
80004f10:	30 19       	mov	r9,1
80004f12:	49 28       	lddpc	r8,80004f58 <tc_irq+0x70>
80004f14:	b0 89       	st.b	r8[0x0],r9
80004f16:	c0 58       	rjmp	80004f20 <tc_irq+0x38>
	}
	else
	{
		// Increment the ms seconds counter
		tc_tick_1++;
80004f18:	48 f8       	lddpc	r8,80004f54 <tc_irq+0x6c>
80004f1a:	70 09       	ld.w	r9,r8[0x0]
80004f1c:	2f f9       	sub	r9,-1
80004f1e:	91 09       	st.w	r8[0x0],r9
	}


	if(tc_tick_2>=TC_TICK_1S)
80004f20:	48 f8       	lddpc	r8,80004f5c <tc_irq+0x74>
80004f22:	70 08       	ld.w	r8,r8[0x0]
80004f24:	e0 48 03 e7 	cp.w	r8,999
80004f28:	e0 88 00 06 	brls	80004f34 <tc_irq+0x4c>
	{
		update_timer_2 = true;
80004f2c:	30 19       	mov	r9,1
80004f2e:	48 d8       	lddpc	r8,80004f60 <tc_irq+0x78>
80004f30:	b0 89       	st.b	r8[0x0],r9
80004f32:	c0 58       	rjmp	80004f3c <tc_irq+0x54>
	}
	else
	{
		// Increment the ms seconds counter
		tc_tick_2++;
80004f34:	48 a8       	lddpc	r8,80004f5c <tc_irq+0x74>
80004f36:	70 09       	ld.w	r9,r8[0x0]
80004f38:	2f f9       	sub	r9,-1
80004f3a:	91 09       	st.w	r8[0x0],r9
	}
		
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
80004f3c:	30 0b       	mov	r11,0
80004f3e:	fe 7c 38 00 	mov	r12,-51200
80004f42:	f0 1f 00 09 	mcall	80004f64 <tc_irq+0x7c>
}
80004f46:	d4 02       	popm	lr
80004f48:	d6 03       	rete
80004f4a:	00 00       	add	r0,r0
80004f4c:	00 00       	add	r0,r0
80004f4e:	0e f8       	st.b	--r7,r8
80004f50:	00 00       	add	r0,r0
80004f52:	00 e4       	st.h	--r0,r4
80004f54:	00 00       	add	r0,r0
80004f56:	0f 04       	ld.w	r4,r7++
80004f58:	00 00       	add	r0,r0
80004f5a:	00 e5       	st.h	--r0,r5
80004f5c:	00 00       	add	r0,r0
80004f5e:	0e fc       	st.b	--r7,r12
80004f60:	00 00       	add	r0,r0
80004f62:	00 e6       	st.h	--r0,r6
80004f64:	80 00       	ld.sh	r0,r0[0x0]
80004f66:	20 b6       	sub	r6,11

80004f68 <usart_interrupt>:


ISR(usart_interrupt, USART_IRQ_GROUP, 3)
{
80004f68:	d4 01       	pushm	lr
80004f6a:	20 1d       	sub	sp,4
	int value;
	
	usart_read_char(USART, &value);
80004f6c:	1a 9b       	mov	r11,sp
80004f6e:	fe 7c 18 00 	mov	r12,-59392
80004f72:	f0 1f 00 0e 	mcall	80004fa8 <usart_interrupt+0x40>
	
	if(buffer_index<WIFI_BUF_MAX-1)
80004f76:	48 e8       	lddpc	r8,80004fac <usart_interrupt+0x44>
80004f78:	90 09       	ld.sh	r9,r8[0x0]
80004f7a:	37 e8       	mov	r8,126
80004f7c:	f0 09 19 00 	cp.h	r9,r8
80004f80:	e0 8b 00 0d 	brhi	80004f9a <usart_interrupt+0x32>
	{
		wifi_buffer[buffer_index]=value;
80004f84:	48 a8       	lddpc	r8,80004fac <usart_interrupt+0x44>
80004f86:	90 09       	ld.sh	r9,r8[0x0]
80004f88:	5c 79       	castu.h	r9
80004f8a:	1b bb       	ld.ub	r11,sp[0x3]
80004f8c:	48 9a       	lddpc	r10,80004fb0 <usart_interrupt+0x48>
80004f8e:	f4 09 0b 0b 	st.b	r10[r9],r11
		buffer_index++;
80004f92:	90 09       	ld.sh	r9,r8[0x0]
80004f94:	2f f9       	sub	r9,-1
80004f96:	b0 09       	st.h	r8[0x0],r9
80004f98:	c0 38       	rjmp	80004f9e <usart_interrupt+0x36>
	}
	else
	{
		wifi_buffer_clear();		
80004f9a:	f0 1f 00 07 	mcall	80004fb4 <usart_interrupt+0x4c>
	}
	
	if(main_b_cdc_enable)
80004f9e:	48 78       	lddpc	r8,80004fb8 <usart_interrupt+0x50>
80004fa0:	11 88       	ld.ub	r8,r8[0x0]
	{
		//udi_cdc_putc(value);
	}
}
80004fa2:	2f fd       	sub	sp,-4
80004fa4:	d4 02       	popm	lr
80004fa6:	d6 03       	rete
80004fa8:	80 00       	ld.sh	r0,r0[0x0]
80004faa:	29 5c       	sub	r12,-107
80004fac:	00 00       	add	r0,r0
80004fae:	0c 54       	eor	r4,r6
80004fb0:	00 00       	add	r0,r0
80004fb2:	0f 08       	ld.w	r8,r7++
80004fb4:	80 00       	ld.sh	r0,r0[0x0]
80004fb6:	4b ec       	lddpc	r12,800050ac <substr+0x38>
80004fb8:	00 00       	add	r0,r0
80004fba:	0f 00       	ld.w	r0,r7++

80004fbc <tc_init>:
 * - fPBA/8 is used as clock source for TC
 * - Enables RC compare match interrupt
 * \param tc Base address of the TC module
 */
void tc_init(volatile avr32_tc_t *tc)
{
80004fbc:	eb cd 40 80 	pushm	r7,lr
80004fc0:	18 97       	mov	r7,r12
		.cpas  = 0,
		.lovrs = 0,
		.covfs = 0
	};
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
80004fc2:	48 bb       	lddpc	r11,80004fec <tc_init+0x30>
80004fc4:	f0 1f 00 0b 	mcall	80004ff0 <tc_init+0x34>
	 * Set the compare triggers.
	 * We configure it to count every 1 milliseconds.
	 * We want: (1 / (fPBA / 8)) * RC = 1 ms, hence RC = (fPBA / 8) / 1000
	 * to get an interrupt every 10 ms.
	 */
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL, (sysclk_get_pba_hz() / 8 / 1000));
80004fc8:	e0 6a 17 70 	mov	r10,6000
80004fcc:	30 0b       	mov	r11,0
80004fce:	0e 9c       	mov	r12,r7
80004fd0:	f0 1f 00 09 	mcall	80004ff4 <tc_init+0x38>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
80004fd4:	48 9a       	lddpc	r10,80004ff8 <tc_init+0x3c>
80004fd6:	30 0b       	mov	r11,0
80004fd8:	0e 9c       	mov	r12,r7
80004fda:	f0 1f 00 09 	mcall	80004ffc <tc_init+0x40>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
80004fde:	30 0b       	mov	r11,0
80004fe0:	0e 9c       	mov	r12,r7
80004fe2:	f0 1f 00 08 	mcall	80005000 <tc_init+0x44>
}
80004fe6:	e3 cd 80 80 	ldm	sp++,r7,pc
80004fea:	00 00       	add	r0,r0
80004fec:	80 00       	ld.sh	r0,r0[0x0]
80004fee:	b4 fc       	st.b	r10[0x7],r12
80004ff0:	80 00       	ld.sh	r0,r0[0x0]
80004ff2:	20 08       	sub	r8,0
80004ff4:	80 00       	ld.sh	r0,r0[0x0]
80004ff6:	20 c8       	sub	r8,12
80004ff8:	80 00       	ld.sh	r0,r0[0x0]
80004ffa:	b6 08       	st.h	r11[0x0],r8
80004ffc:	80 00       	ld.sh	r0,r0[0x0]
80004ffe:	20 fc       	sub	r12,15
80005000:	80 00       	ld.sh	r0,r0[0x0]
80005002:	20 a4       	sub	r4,10

80005004 <twi_bus_read>:
	status = twi_master_write(&AVR32_TWI, &pkg);
	return (STATUS_OK == status) ? count : 0;
}

size_t twi_bus_read(uint8_t dev_addr, uint8_t addr, void *data, size_t count)
{
80005004:	eb cd 40 80 	pushm	r7,lr
80005008:	20 4d       	sub	sp,16
8000500a:	12 97       	mov	r7,r9
		.chip        = dev_addr,
		.addr        = {addr},
		.addr_length = sizeof(addr),
		.buffer      = data,
		.length      = count,
	};
8000500c:	30 08       	mov	r8,0
8000500e:	30 09       	mov	r9,0
80005010:	fa e9 00 00 	st.d	sp[0],r8
80005014:	ba 8c       	st.b	sp[0x0],r12
80005016:	ba 9b       	st.b	sp[0x1],r11
80005018:	30 18       	mov	r8,1
8000501a:	50 18       	stdsp	sp[0x4],r8
8000501c:	50 2a       	stdsp	sp[0x8],r10
8000501e:	50 37       	stdsp	sp[0xc],r7

	status = twi_master_read(&AVR32_TWI, &pkg);
80005020:	1a 9b       	mov	r11,sp
80005022:	fe 7c 2c 00 	mov	r12,-54272
80005026:	f0 1f 00 05 	mcall	80005038 <twi_bus_read+0x34>
	return (STATUS_OK == status) ? count : 0;
}
8000502a:	ee 0c 17 00 	moveq	r12,r7
8000502e:	f9 bc 01 00 	movne	r12,0
80005032:	2f cd       	sub	sp,-16
80005034:	e3 cd 80 80 	ldm	sp++,r7,pc
80005038:	80 00       	ld.sh	r0,r0[0x0]
8000503a:	22 ec       	sub	r12,46

8000503c <twi_master_setup>:

	return(temp); //   (cOutStr   )
}

int twi_master_setup(void)
{
8000503c:	d4 01       	pushm	lr
8000503e:	20 3d       	sub	sp,12
	twi_options_t opt;
	int status;
	
	// twi options settings
	opt.pba_hz = sysclk_get_pba_hz();
80005040:	e0 68 6c 00 	mov	r8,27648
80005044:	ea 18 02 dc 	orh	r8,0x2dc
80005048:	50 08       	stdsp	sp[0x0],r8
	opt.speed = TWI_SPEED;
8000504a:	e6 68 1a 80 	mov	r8,400000
8000504e:	50 18       	stdsp	sp[0x4],r8
	opt.chip = 0;
80005050:	30 08       	mov	r8,0
80005052:	fb 68 00 08 	st.b	sp[8],r8
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80005056:	30 6b       	mov	r11,6
80005058:	30 2c       	mov	r12,2
8000505a:	f0 1f 00 05 	mcall	8000506c <twi_master_setup+0x30>

	sysclk_enable_pba_module(SYSCLK_TWI);

	// initialize TWI driver with options
	status = twi_master_init(&AVR32_TWI, &opt);
8000505e:	1a 9b       	mov	r11,sp
80005060:	fe 7c 2c 00 	mov	r12,-54272
80005064:	f0 1f 00 03 	mcall	80005070 <twi_master_setup+0x34>
	
	return(status);
}
80005068:	2f dd       	sub	sp,-12
8000506a:	d8 02       	popm	pc
8000506c:	80 00       	ld.sh	r0,r0[0x0]
8000506e:	3a e0       	mov	r0,-82
80005070:	80 00       	ld.sh	r0,r0[0x0]
80005072:	23 a4       	sub	r4,58

80005074 <substr>:
volatile char szClientIP[32]={0};
volatile uint8_t connect_cid;


char *substr(char *str, int st, int ed)
 {
80005074:	eb cd 40 f8 	pushm	r3-r7,lr
80005078:	18 96       	mov	r6,r12
8000507a:	16 95       	mov	r5,r11
8000507c:	14 94       	mov	r4,r10
	int k, limit, length;
	char *temp;
	temp=(char*)malloc(strlen(str)); //   
8000507e:	f0 1f 00 0d 	mcall	800050b0 <substr+0x3c>
80005082:	f0 1f 00 0d 	mcall	800050b4 <substr+0x40>
80005086:	18 97       	mov	r7,r12
80005088:	18 93       	mov	r3,r12
	length = (int)strlen(str); //   
8000508a:	0c 9c       	mov	r12,r6
8000508c:	f0 1f 00 09 	mcall	800050b0 <substr+0x3c>
80005090:	0a 14       	sub	r4,r5
80005092:	f8 04 0d 44 	min	r4,r12,r4
	}
	else
	{
		limit = strlen(str);
	}
	for(k = 0; k <= limit ; k++)
80005096:	58 04       	cp.w	r4,0
80005098:	c0 95       	brlt	800050aa <substr+0x36>
8000509a:	0a 06       	add	r6,r5
8000509c:	30 08       	mov	r8,0
	{
		temp[k] = str[st+k]; //       
8000509e:	0d 39       	ld.ub	r9,r6++
800050a0:	ee 08 0b 09 	st.b	r7[r8],r9
	}
	else
	{
		limit = strlen(str);
	}
	for(k = 0; k <= limit ; k++)
800050a4:	2f f8       	sub	r8,-1
800050a6:	10 34       	cp.w	r4,r8
800050a8:	cf b4       	brge	8000509e <substr+0x2a>
	{
		temp[k] = str[st+k]; //       
	}

	return(temp); //   (cOutStr   )
}
800050aa:	06 9c       	mov	r12,r3
800050ac:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800050b0:	80 00       	ld.sh	r0,r0[0x0]
800050b2:	5f 5a       	srlt	r10
800050b4:	80 00       	ld.sh	r0,r0[0x0]
800050b6:	59 58       	cp.w	r8,21

800050b8 <uart_open>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void uart_open(uint8_t port)
{
800050b8:	d4 01       	pushm	lr
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE
	};
	
	// Enable interrupt with priority higher than USB
	irq_register_handler(usart_interrupt, USART_IRQ, 3);
800050ba:	30 3a       	mov	r10,3
800050bc:	e0 6b 00 c0 	mov	r11,192
800050c0:	48 bc       	lddpc	r12,800050ec <uart_open+0x34>
800050c2:	f0 1f 00 0c 	mcall	800050f0 <uart_open+0x38>
800050c6:	30 8b       	mov	r11,8
800050c8:	30 2c       	mov	r12,2
800050ca:	f0 1f 00 0b 	mcall	800050f4 <uart_open+0x3c>

	// Initialize it in RS232 mode.
	sysclk_enable_pba_module(USART_SYSCLK);
	
	usart_init_rs232(USART, &USART_OPTIONS,sysclk_get_pba_hz());
800050ce:	e0 6a 6c 00 	mov	r10,27648
800050d2:	ea 1a 02 dc 	orh	r10,0x2dc
800050d6:	48 9b       	lddpc	r11,800050f8 <uart_open+0x40>
800050d8:	fe 7c 18 00 	mov	r12,-59392
800050dc:	f0 1f 00 08 	mcall	800050fc <uart_open+0x44>

	// Enable both RX
	USART->ier = AVR32_USART_IER_RXRDY_MASK;
800050e0:	30 19       	mov	r9,1
800050e2:	fe 78 18 00 	mov	r8,-59392
800050e6:	91 29       	st.w	r8[0x8],r9
}
800050e8:	d8 02       	popm	pc
800050ea:	00 00       	add	r0,r0
800050ec:	80 00       	ld.sh	r0,r0[0x0]
800050ee:	4f 68       	lddpc	r8,800052c4 <main+0x1c4>
800050f0:	80 00       	ld.sh	r0,r0[0x0]
800050f2:	27 b4       	sub	r4,123
800050f4:	80 00       	ld.sh	r0,r0[0x0]
800050f6:	3a e0       	mov	r0,-82
800050f8:	80 00       	ld.sh	r0,r0[0x0]
800050fa:	b4 f0       	st.b	r10[0x7],r0
800050fc:	80 00       	ld.sh	r0,r0[0x0]
800050fe:	29 d0       	sub	r0,-99

80005100 <main>:
 */

/*! \brief Main function. Execution starts here.
 */
int main(void)
{
80005100:	d4 31       	pushm	r0-r7,lr
80005102:	fa cd 01 50 	sub	sp,sp,336
	volatile avr32_tc_t *tc = EXAMPLE_TC;
	char szBuffer[128]={0};
80005106:	e0 67 00 80 	mov	r7,128
8000510a:	0e 9a       	mov	r10,r7
8000510c:	30 0b       	mov	r11,0
8000510e:	fa cc ff 30 	sub	r12,sp,-208
80005112:	f0 1f 01 30 	mcall	800055d0 <main+0x4d0>
	char nOutIndex[5];
	int status;
	int nMsgSize;
	char sga100[128]={0};
80005116:	0e 9a       	mov	r10,r7
80005118:	30 0b       	mov	r11,0
8000511a:	fa cc ff b8 	sub	r12,sp,-72
8000511e:	f0 1f 01 2d 	mcall	800055d0 <main+0x4d0>
	uint8_t cal_temp_z;
	
	uint8_t bit_cal_temp=0xfc;


	irq_initialize_vectors();
80005122:	f0 1f 01 2d 	mcall	800055d4 <main+0x4d4>
	cpu_irq_enable();
80005126:	d5 03       	csrf	0x10

	sysclk_init();
80005128:	f0 1f 01 2c 	mcall	800055d8 <main+0x4d8>
	board_init();
8000512c:	f0 1f 01 2c 	mcall	800055dc <main+0x4dc>
80005130:	30 cb       	mov	r11,12
80005132:	30 2c       	mov	r12,2
80005134:	f0 1f 01 2b 	mcall	800055e0 <main+0x4e0>
	
	// Enable the clock to the selected example Timer/counter peripheral module.
	sysclk_enable_peripheral_clock(EXAMPLE_TC);

	ui_init();
80005138:	f0 1f 01 2b 	mcall	800055e4 <main+0x4e4>
	ui_powerdown();
8000513c:	f0 1f 01 2b 	mcall	800055e8 <main+0x4e8>

	// Start USB stack to authorize VBus monitoring
	udc_start();
80005140:	f0 1f 01 2b 	mcall	800055ec <main+0x4ec>
	
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
80005144:	30 0a       	mov	r10,0
80005146:	e0 6b 01 c0 	mov	r11,448
8000514a:	fe fc 04 a6 	ld.w	r12,pc[1190]
8000514e:	f0 1f 01 2a 	mcall	800055f4 <main+0x4f4>

	// Initialize the timer module
	tc_init(tc);
80005152:	fe 7c 38 00 	mov	r12,-51200
80005156:	f0 1f 01 29 	mcall	800055f8 <main+0x4f8>
		
	//initialize the twi(I2C)
	status = twi_master_setup();
8000515a:	f0 1f 01 29 	mcall	800055fc <main+0x4fc>
	
	//initialize the uart to communicate with WiFi chip set
	uart_open(0);
8000515e:	30 0c       	mov	r12,0
80005160:	f0 1f 01 28 	mcall	80005600 <main+0x500>
	
	wifi_opr_mode=WIFI_NO_OPR;
80005164:	30 09       	mov	r9,0
80005166:	fe f8 04 9e 	ld.w	r8,pc[1182]
8000516a:	b0 89       	st.b	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000516c:	e0 68 03 e8 	mov	r8,1000
80005170:	30 09       	mov	r9,0
80005172:	e0 6a c3 e7 	mov	r10,50151
80005176:	ea 1a 5a 0b 	orh	r10,0x5a0b
8000517a:	31 6b       	mov	r11,22
8000517c:	f0 1f 01 23 	mcall	80005608 <main+0x508>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80005180:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005184:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005188:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000518c:	14 38       	cp.w	r8,r10
8000518e:	e0 88 00 08 	brls	8000519e <main+0x9e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005192:	12 38       	cp.w	r8,r9
80005194:	fe 98 ff fa 	brls	80005188 <main+0x88>
80005198:	12 3a       	cp.w	r10,r9
8000519a:	c0 73       	brcs	800051a8 <main+0xa8>
8000519c:	cf 6b       	rjmp	80005188 <main+0x88>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000519e:	12 38       	cp.w	r8,r9
800051a0:	e0 8b 00 04 	brhi	800051a8 <main+0xa8>
800051a4:	12 3a       	cp.w	r10,r9
800051a6:	cf 12       	brcc	80005188 <main+0x88>
	
	delay_ms(2000);
	
	while (true) {

		if(update_timer_2)
800051a8:	fe f1 04 64 	ld.w	r1,pc[1124]
			wifi_Client_msg_updated=false;
				
			if(nPortIndex<WIFI_BUF_MAX)
			{
				//Port Check.	
				memset(szClientIP,0,sizeof(char)*32);
800051ac:	fe fa 04 64 	ld.w	r10,pc[1124]
800051b0:	2f 8a       	sub	r10,-8
800051b2:	50 1a       	stdsp	sp[0x4],r10
800051b4:	2f 8a       	sub	r10,-8
800051b6:	50 2a       	stdsp	sp[0x8],r10
800051b8:	2f 8a       	sub	r10,-8
800051ba:	50 3a       	stdsp	sp[0xc],r10
				memcpy(&nOutIndex[0],&wifi_buffer[nPortIndex],5);
800051bc:	fe f2 04 58 	ld.w	r2,pc[1112]
			bClientSend = true;
			int i = 0;
			int j = 0;
			for(i=nMsgDataStartIndex2;i<nMsgDataEndIndex2;i++)
			{
				client_buffer[j] = wifi_buffer[i];
800051c0:	fe f5 04 58 	ld.w	r5,pc[1112]
800051c4:	0a 90       	mov	r0,r5
	
	delay_ms(2000);
	
	while (true) {

		if(update_timer_2)
800051c6:	03 88       	ld.ub	r8,r1[0x0]
800051c8:	58 08       	cp.w	r8,0
800051ca:	c0 a0       	breq	800051de <main+0xde>
		{
			update_timer_2 =  false;
800051cc:	30 08       	mov	r8,0
800051ce:	a2 88       	st.b	r1[0x0],r8
			tc_tick_2=0;
800051d0:	30 09       	mov	r9,0
800051d2:	fe f8 04 4a 	ld.w	r8,pc[1098]
800051d6:	91 09       	st.w	r8[0x0],r9
			LED_Toggle(LED3);
800051d8:	30 8c       	mov	r12,8
800051da:	f0 1f 01 12 	mcall	80005620 <main+0x520>
		}
				
		wifi_module_status_check();
800051de:	f0 1f 01 12 	mcall	80005624 <main+0x524>
			
		memset(szBuffer,0,sizeof(char)*128);
800051e2:	e0 6a 00 80 	mov	r10,128
800051e6:	30 0b       	mov	r11,0
800051e8:	fa cc ff 30 	sub	r12,sp,-208
800051ec:	f0 1f 00 f9 	mcall	800055d0 <main+0x4d0>
			
		if(wifi_Client_msg_updated )	//Received  client msg(receive ip/port)
800051f0:	fe f8 04 38 	ld.w	r8,pc[1080]
800051f4:	11 88       	ld.ub	r8,r8[0x0]
800051f6:	58 08       	cp.w	r8,0
800051f8:	c7 c0       	breq	800052f0 <main+0x1f0>
		{
			wifi_Client_msg_updated=false;
800051fa:	30 09       	mov	r9,0
800051fc:	fe f8 04 2c 	ld.w	r8,pc[1068]
80005200:	b0 89       	st.b	r8[0x0],r9
				
			if(nPortIndex<WIFI_BUF_MAX)
80005202:	fe f8 04 2a 	ld.w	r8,pc[1066]
80005206:	70 08       	ld.w	r8,r8[0x0]
80005208:	e0 48 00 7f 	cp.w	r8,127
8000520c:	e0 89 00 3c 	brgt	80005284 <main+0x184>
			{
				//Port Check.	
				memset(szClientIP,0,sizeof(char)*32);
80005210:	30 08       	mov	r8,0
80005212:	30 09       	mov	r9,0
80005214:	fe fa 03 fc 	ld.w	r10,pc[1020]
80005218:	f4 e9 00 00 	st.d	r10[0],r8
8000521c:	40 1a       	lddsp	r10,sp[0x4]
8000521e:	f4 e9 00 00 	st.d	r10[0],r8
80005222:	40 2a       	lddsp	r10,sp[0x8]
80005224:	f4 e9 00 00 	st.d	r10[0],r8
80005228:	40 3a       	lddsp	r10,sp[0xc]
8000522a:	f4 e9 00 00 	st.d	r10[0],r8
				memcpy(&nOutIndex[0],&wifi_buffer[nPortIndex],5);
8000522e:	fe f8 03 fe 	ld.w	r8,pc[1022]
80005232:	70 0b       	ld.w	r11,r8[0x0]
80005234:	fa c7 ff 38 	sub	r7,sp,-200
80005238:	30 5a       	mov	r10,5
8000523a:	e4 0b 00 0b 	add	r11,r2,r11
8000523e:	0e 9c       	mov	r12,r7
80005240:	f0 1f 00 fc 	mcall	80005630 <main+0x530>
				nClientPort=atoi(nOutIndex);
80005244:	0e 9c       	mov	r12,r7
80005246:	f0 1f 00 fc 	mcall	80005634 <main+0x534>
8000524a:	fe f8 03 ee 	ld.w	r8,pc[1006]
8000524e:	91 0c       	st.w	r8[0x0],r12
						
				if(nIPEndIndex-nIPStartIndex>0)
80005250:	fe f8 03 ec 	ld.w	r8,pc[1004]
80005254:	70 09       	ld.w	r9,r8[0x0]
80005256:	fe f8 03 ea 	ld.w	r8,pc[1002]
8000525a:	70 08       	ld.w	r8,r8[0x0]
8000525c:	f2 08 01 08 	sub	r8,r9,r8
80005260:	58 08       	cp.w	r8,0
80005262:	e0 8a 00 11 	brle	80005284 <main+0x184>
				{
					memcpy(&szClientIP[0],&wifi_buffer[nIPStartIndex],(nIPEndIndex-nIPStartIndex+1));
80005266:	fe f8 03 d6 	ld.w	r8,pc[982]
8000526a:	70 0a       	ld.w	r10,r8[0x0]
8000526c:	fe f8 03 d4 	ld.w	r8,pc[980]
80005270:	70 09       	ld.w	r9,r8[0x0]
80005272:	70 0b       	ld.w	r11,r8[0x0]
80005274:	2f fa       	sub	r10,-1
80005276:	12 1a       	sub	r10,r9
80005278:	e4 0b 00 0b 	add	r11,r2,r11
8000527c:	fe fc 03 94 	ld.w	r12,pc[916]
80005280:	f0 1f 00 ec 	mcall	80005630 <main+0x530>
				}
			}
					
			nMsgSize=nMsgDataEndIndex-nMsgDataStartIndex;
80005284:	fe f8 03 c0 	ld.w	r8,pc[960]
80005288:	70 0a       	ld.w	r10,r8[0x0]
8000528a:	fe f8 03 be 	ld.w	r8,pc[958]
8000528e:	70 09       	ld.w	r9,r8[0x0]
				
			if((nMsgDataStartIndex!=0) && (nMsgDataEndIndex!=0) && (nMsgSize>0))
80005290:	70 08       	ld.w	r8,r8[0x0]
80005292:	58 08       	cp.w	r8,0
80005294:	c1 c0       	breq	800052cc <main+0x1cc>
80005296:	fe f8 03 ae 	ld.w	r8,pc[942]
8000529a:	70 08       	ld.w	r8,r8[0x0]
8000529c:	58 08       	cp.w	r8,0
8000529e:	c1 70       	breq	800052cc <main+0x1cc>
800052a0:	f4 09 01 09 	sub	r9,r10,r9
800052a4:	58 09       	cp.w	r9,0
800052a6:	e0 8a 00 13 	brle	800052cc <main+0x1cc>
			{
				//Once send
				bServerSend=true;	
800052aa:	30 18       	mov	r8,1
800052ac:	fe f9 03 a0 	ld.w	r9,pc[928]
800052b0:	b2 88       	st.b	r9[0x0],r8
				bSelectAccel=true;
800052b2:	fe f9 03 9e 	ld.w	r9,pc[926]
800052b6:	b2 88       	st.b	r9[0x0],r8
				//20150609 bSelectGyro=true;
				bSelectGyro=false;
800052b8:	30 09       	mov	r9,0
800052ba:	fe fa 03 9a 	ld.w	r10,pc[922]
800052be:	b4 89       	st.b	r10[0x0],r9
				//20150609 bSelectMagnetic=true;
				bSelectMagnetic=false;
800052c0:	fe fa 03 98 	ld.w	r10,pc[920]
800052c4:	b4 89       	st.b	r10[0x0],r9
								
				//20150609 g_bDataSendRepeat=false; 
				g_bDataSendRepeat=true; 
800052c6:	fe f9 03 96 	ld.w	r9,pc[918]
800052ca:	b2 88       	st.b	r9[0x0],r8
			}//is exist msg start index //Message Command Check
					
			nPortIndex=0;
800052cc:	30 08       	mov	r8,0
800052ce:	fe f9 03 5e 	ld.w	r9,pc[862]
800052d2:	93 08       	st.w	r9[0x0],r8
			nMsgDataStartIndex=0;
800052d4:	fe f9 03 74 	ld.w	r9,pc[884]
800052d8:	93 08       	st.w	r9[0x0],r8
			nMsgDataEndIndex=0;
800052da:	fe f9 03 6a 	ld.w	r9,pc[874]
800052de:	93 08       	st.w	r9[0x0],r8
			nIPStartIndex=0;
800052e0:	fe f9 03 60 	ld.w	r9,pc[864]
800052e4:	93 08       	st.w	r9[0x0],r8
			nIPEndIndex=0;
800052e6:	fe f9 03 56 	ld.w	r9,pc[854]
800052ea:	93 08       	st.w	r9[0x0],r8
			wifi_buffer_clear();
800052ec:	f0 1f 00 dd 	mcall	80005660 <main+0x560>
		}
		
		if(wifi_Client_msg_updated2) {
800052f0:	fe f8 03 74 	ld.w	r8,pc[884]
800052f4:	11 88       	ld.ub	r8,r8[0x0]
800052f6:	58 08       	cp.w	r8,0
800052f8:	c3 c0       	breq	80005370 <main+0x270>
			wifi_Client_msg_updated2=false;
800052fa:	30 09       	mov	r9,0
800052fc:	fe f8 03 68 	ld.w	r8,pc[872]
80005300:	b0 89       	st.b	r8[0x0],r9
			bClientSend = true;
80005302:	30 19       	mov	r9,1
80005304:	fe f8 03 64 	ld.w	r8,pc[868]
80005308:	b0 89       	st.b	r8[0x0],r9
			int i = 0;
			int j = 0;
			for(i=nMsgDataStartIndex2;i<nMsgDataEndIndex2;i++)
8000530a:	fe f8 03 62 	ld.w	r8,pc[866]
8000530e:	70 07       	ld.w	r7,r8[0x0]
80005310:	fe f8 03 60 	ld.w	r8,pc[864]
80005314:	70 08       	ld.w	r8,r8[0x0]
80005316:	10 37       	cp.w	r7,r8
80005318:	c1 84       	brge	80005348 <main+0x248>
8000531a:	30 06       	mov	r6,0
			{
				client_buffer[j] = wifi_buffer[i];
				if(main_b_cdc_enable)
8000531c:	fe f4 03 58 	ld.w	r4,pc[856]
		if(wifi_Client_msg_updated2) {
			wifi_Client_msg_updated2=false;
			bClientSend = true;
			int i = 0;
			int j = 0;
			for(i=nMsgDataStartIndex2;i<nMsgDataEndIndex2;i++)
80005320:	fe f3 03 50 	ld.w	r3,pc[848]
			{
				client_buffer[j] = wifi_buffer[i];
80005324:	e4 07 07 08 	ld.ub	r8,r2[r7]
80005328:	ea 06 0b 08 	st.b	r5[r6],r8
				if(main_b_cdc_enable)
8000532c:	09 88       	ld.ub	r8,r4[0x0]
8000532e:	58 08       	cp.w	r8,0
80005330:	c0 50       	breq	8000533a <main+0x23a>
				{
					udi_cdc_putc(client_buffer[j]);
80005332:	ea 06 07 0c 	ld.ub	r12,r5[r6]
80005336:	f0 1f 00 d1 	mcall	80005678 <main+0x578>
		if(wifi_Client_msg_updated2) {
			wifi_Client_msg_updated2=false;
			bClientSend = true;
			int i = 0;
			int j = 0;
			for(i=nMsgDataStartIndex2;i<nMsgDataEndIndex2;i++)
8000533a:	2f f7       	sub	r7,-1
8000533c:	66 08       	ld.w	r8,r3[0x0]
8000533e:	0e 38       	cp.w	r8,r7
80005340:	e0 8a 00 04 	brle	80005348 <main+0x248>
				client_buffer[j] = wifi_buffer[i];
				if(main_b_cdc_enable)
				{
					udi_cdc_putc(client_buffer[j]);
				}
				j++;
80005344:	2f f6       	sub	r6,-1
80005346:	ce fb       	rjmp	80005324 <main+0x224>
				bSelectGyro=false;
				bSelectMagnetic=false;
				bClientSend=false;
			}*/
			
			if(main_b_cdc_enable)
80005348:	fe f8 03 2c 	ld.w	r8,pc[812]
8000534c:	11 88       	ld.ub	r8,r8[0x0]
8000534e:	58 08       	cp.w	r8,0
80005350:	c0 70       	breq	8000535e <main+0x25e>
			{
				udi_cdc_putc('\r');
80005352:	30 dc       	mov	r12,13
80005354:	f0 1f 00 c9 	mcall	80005678 <main+0x578>
				udi_cdc_putc('\n');
80005358:	30 ac       	mov	r12,10
8000535a:	f0 1f 00 c8 	mcall	80005678 <main+0x578>
			}
			
			nMsgDataStartIndex2=0;
8000535e:	30 08       	mov	r8,0
80005360:	fe f9 03 0c 	ld.w	r9,pc[780]
80005364:	93 08       	st.w	r9[0x0],r8
			nMsgDataEndIndex2=0;
80005366:	fe f9 03 0a 	ld.w	r9,pc[778]
8000536a:	93 08       	st.w	r9[0x0],r8
			wifi_buffer_clear();
8000536c:	f0 1f 00 bd 	mcall	80005660 <main+0x560>
		}	
		
		if (update_timer)
80005370:	fe f8 03 0c 	ld.w	r8,pc[780]
80005374:	11 88       	ld.ub	r8,r8[0x0]
80005376:	58 08       	cp.w	r8,0
80005378:	fe 90 ff 27 	breq	800051c6 <main+0xc6>
		{
#ifdef SGA100_USED	
			status = twi_bus_read(SGA100_BUS_ADDR, SGA100_ACC_OUT_X_H, &sga100_data, sizeof(sga100_data));
8000537c:	30 69       	mov	r9,6
8000537e:	fe fa 03 02 	ld.w	r10,pc[770]
80005382:	31 2b       	mov	r11,18
80005384:	36 4c       	mov	r12,100
80005386:	f0 1f 00 c0 	mcall	80005684 <main+0x584>
#endif
			update_timer=false;
8000538a:	30 09       	mov	r9,0
8000538c:	fe f8 02 f0 	ld.w	r8,pc[752]
80005390:	b0 89       	st.b	r8[0x0],r9
			tc_tick=0;
80005392:	30 09       	mov	r9,0
80005394:	fe f8 02 f4 	ld.w	r8,pc[756]
80005398:	91 09       	st.w	r8[0x0],r9
			
			/* magnetometer data read */
			if(update_timer_1)
8000539a:	fe f8 02 f2 	ld.w	r8,pc[754]
8000539e:	11 88       	ld.ub	r8,r8[0x0]
800053a0:	58 08       	cp.w	r8,0
800053a2:	c0 80       	breq	800053b2 <main+0x2b2>
			{
				update_timer_1=false;
800053a4:	fe f8 02 e8 	ld.w	r8,pc[744]
800053a8:	b0 89       	st.b	r8[0x0],r9
				tc_tick_1=0;
800053aa:	30 09       	mov	r9,0
800053ac:	fe f8 02 e4 	ld.w	r8,pc[740]
800053b0:	91 09       	st.w	r8[0x0],r9
			}

			if(bServerSend!=false)
800053b2:	fe f8 02 9a 	ld.w	r8,pc[666]
800053b6:	11 88       	ld.ub	r8,r8[0x0]
800053b8:	58 08       	cp.w	r8,0
800053ba:	fe 90 ff 06 	breq	800051c6 <main+0xc6>
			{
				udi_cdc_putc('\r');
800053be:	30 dc       	mov	r12,13
800053c0:	f0 1f 00 ae 	mcall	80005678 <main+0x578>
				udi_cdc_putc('\n');
800053c4:	30 ac       	mov	r12,10
800053c6:	f0 1f 00 ad 	mcall	80005678 <main+0x578>
				//Server send
				sprintf(g_szServerSendMsg,"\eU0%s:%d:",szClientIP,nClientPort);
800053ca:	fe f8 02 6e 	ld.w	r8,pc[622]
800053ce:	70 08       	ld.w	r8,r8[0x0]
800053d0:	fe f7 02 c4 	ld.w	r7,pc[708]
800053d4:	1a d8       	st.w	--sp,r8
800053d6:	fe f9 02 3a 	ld.w	r9,pc[570]
800053da:	1a d9       	st.w	--sp,r9
800053dc:	fe fb 02 bc 	ld.w	r11,pc[700]
800053e0:	0e 9c       	mov	r12,r7
800053e2:	f0 1f 00 af 	mcall	8000569c <main+0x59c>

				//send data to Client
				usart_write_line(USART,g_szServerSendMsg);
800053e6:	0e 9b       	mov	r11,r7
800053e8:	fe 7c 18 00 	mov	r12,-59392
800053ec:	f0 1f 00 ad 	mcall	800056a0 <main+0x5a0>
				usart_write_line(USART,szPacketHeader);
800053f0:	fe fb 02 b4 	ld.w	r11,pc[692]
800053f4:	fe 7c 18 00 	mov	r12,-59392
800053f8:	f0 1f 00 aa 	mcall	800056a0 <main+0x5a0>
			
				if(bSelectAccel) 
800053fc:	fe f8 02 54 	ld.w	r8,pc[596]
80005400:	11 88       	ld.ub	r8,r8[0x0]
80005402:	2f ed       	sub	sp,-8
80005404:	58 08       	cp.w	r8,0
80005406:	e0 80 00 d6 	breq	800055b2 <main+0x4b2>
				{
#ifdef SGA100_USED
					//make accel string
					if(bClientSend) 
8000540a:	fe f8 02 5e 	ld.w	r8,pc[606]
8000540e:	11 88       	ld.ub	r8,r8[0x0]
80005410:	58 08       	cp.w	r8,0
80005412:	c6 f0       	breq	800054f0 <main+0x3f0>
					{
						bClientSend = false;
80005414:	30 09       	mov	r9,0
80005416:	fe f8 02 52 	ld.w	r8,pc[594]
8000541a:	b0 89       	st.b	r8[0x0],r9
						sga100[0] = substr(client_buffer, 16,17)[0];
8000541c:	31 1a       	mov	r10,17
8000541e:	31 0b       	mov	r11,16
80005420:	00 9c       	mov	r12,r0
80005422:	f0 1f 00 a2 	mcall	800056a8 <main+0x5a8>
80005426:	19 88       	ld.ub	r8,r12[0x0]
80005428:	fb 68 00 48 	st.b	sp[72],r8
						sga100[1] = substr(client_buffer, 16,17)[1];
8000542c:	31 1a       	mov	r10,17
8000542e:	31 0b       	mov	r11,16
80005430:	00 9c       	mov	r12,r0
80005432:	f0 1f 00 9e 	mcall	800056a8 <main+0x5a8>
80005436:	19 98       	ld.ub	r8,r12[0x1]
80005438:	fb 68 00 49 	st.b	sp[73],r8
						sga100[2] = substr(client_buffer, 9,10)[0];
8000543c:	30 aa       	mov	r10,10
8000543e:	30 9b       	mov	r11,9
80005440:	00 9c       	mov	r12,r0
80005442:	f0 1f 00 9a 	mcall	800056a8 <main+0x5a8>
80005446:	19 88       	ld.ub	r8,r12[0x0]
80005448:	fb 68 00 4a 	st.b	sp[74],r8
						sga100[3] = substr(client_buffer, 9,10)[1];
8000544c:	30 aa       	mov	r10,10
8000544e:	30 9b       	mov	r11,9
80005450:	00 9c       	mov	r12,r0
80005452:	f0 1f 00 96 	mcall	800056a8 <main+0x5a8>
80005456:	19 98       	ld.ub	r8,r12[0x1]
80005458:	fb 68 00 4b 	st.b	sp[75],r8
						sga100[4] = substr(client_buffer, 30,31)[0];
8000545c:	31 fa       	mov	r10,31
8000545e:	31 eb       	mov	r11,30
80005460:	00 9c       	mov	r12,r0
80005462:	f0 1f 00 92 	mcall	800056a8 <main+0x5a8>
80005466:	19 88       	ld.ub	r8,r12[0x0]
80005468:	fb 68 00 4c 	st.b	sp[76],r8
						sga100[5] = substr(client_buffer, 30,31)[1];
8000546c:	31 fa       	mov	r10,31
8000546e:	31 eb       	mov	r11,30
80005470:	00 9c       	mov	r12,r0
80005472:	f0 1f 00 8e 	mcall	800056a8 <main+0x5a8>
80005476:	19 98       	ld.ub	r8,r12[0x1]
80005478:	fb 68 00 4d 	st.b	sp[77],r8
						sga100[6] = substr(client_buffer, 23,24)[0];
8000547c:	31 8a       	mov	r10,24
8000547e:	31 7b       	mov	r11,23
80005480:	00 9c       	mov	r12,r0
80005482:	f0 1f 00 8a 	mcall	800056a8 <main+0x5a8>
80005486:	19 88       	ld.ub	r8,r12[0x0]
80005488:	fb 68 00 4e 	st.b	sp[78],r8
						sga100[7] = substr(client_buffer, 23,24)[1];
8000548c:	31 8a       	mov	r10,24
8000548e:	31 7b       	mov	r11,23
80005490:	00 9c       	mov	r12,r0
80005492:	f0 1f 00 86 	mcall	800056a8 <main+0x5a8>
80005496:	19 98       	ld.ub	r8,r12[0x1]
80005498:	fb 68 00 4f 	st.b	sp[79],r8
						sga100[8] = substr(client_buffer, 44,45)[0];
8000549c:	32 da       	mov	r10,45
8000549e:	32 cb       	mov	r11,44
800054a0:	00 9c       	mov	r12,r0
800054a2:	f0 1f 00 82 	mcall	800056a8 <main+0x5a8>
800054a6:	19 88       	ld.ub	r8,r12[0x0]
800054a8:	fb 68 00 50 	st.b	sp[80],r8
						sga100[9] = substr(client_buffer, 44,45)[1];
800054ac:	32 da       	mov	r10,45
800054ae:	32 cb       	mov	r11,44
800054b0:	00 9c       	mov	r12,r0
800054b2:	f0 1f 00 7e 	mcall	800056a8 <main+0x5a8>
800054b6:	19 98       	ld.ub	r8,r12[0x1]
800054b8:	fb 68 00 51 	st.b	sp[81],r8
						sga100[10] = substr(client_buffer, 37,38)[0];
800054bc:	32 6a       	mov	r10,38
800054be:	32 5b       	mov	r11,37
800054c0:	00 9c       	mov	r12,r0
800054c2:	f0 1f 00 7a 	mcall	800056a8 <main+0x5a8>
800054c6:	19 88       	ld.ub	r8,r12[0x0]
800054c8:	fb 68 00 52 	st.b	sp[82],r8
					    sga100[11] = substr(client_buffer, 37,38)[1];
800054cc:	32 6a       	mov	r10,38
800054ce:	32 5b       	mov	r11,37
800054d0:	00 9c       	mov	r12,r0
800054d2:	f0 1f 00 76 	mcall	800056a8 <main+0x5a8>
800054d6:	19 98       	ld.ub	r8,r12[0x1]
800054d8:	fb 68 00 53 	st.b	sp[83],r8
						udi_cdc_putc(55);
800054dc:	33 7c       	mov	r12,55
800054de:	f0 1f 00 67 	mcall	80005678 <main+0x578>
						
						sprintf(szBuffer,"%s"\
800054e2:	fa cb ff b8 	sub	r11,sp,-72
800054e6:	fa cc ff 30 	sub	r12,sp,-208
800054ea:	f0 1f 00 71 	mcall	800056ac <main+0x5ac>
800054ee:	c5 c8       	rjmp	800055a6 <main+0x4a6>
						//20150609 sprintf(szBuffer,"[AXH]%02x[AXL]%02x[AYH]%02x[AYL]%02x[AZH]%02x[AZL]%02x",sga100_data.x1,sga100_data.x2,sga100_data.y1,sga100_data.y2,sga100_data.z1,sga100_data.z2
						sprintf(szBuffer,"%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x"\
						,sga100_data.x2,sga100_data.x1,sga100_data.y2,sga100_data.y1,sga100_data.z2,sga100_data.z1\
						,bma250e_data.x1,bma250e_data.x2,bma250e_data.y1,bma250e_data.y2,bma250e_data.z1,bma250e_data.z2\
						,lis331dlh_data.x1,lis331dlh_data.x2,lis331dlh_data.y1,lis331dlh_data.y2,lis331dlh_data.z1,lis331dlh_data.z2\
						,mpu6500_data.x1,mpu6500_data.x2,mpu6500_data.y1,mpu6500_data.y2,mpu6500_data.z1,mpu6500_data.z2\
800054f0:	4f 08       	lddpc	r8,800056b0 <main+0x5b0>
800054f2:	11 d3       	ld.ub	r3,r8[0x5]
800054f4:	11 c4       	ld.ub	r4,r8[0x4]
800054f6:	11 b6       	ld.ub	r6,r8[0x3]
800054f8:	11 a7       	ld.ub	r7,r8[0x2]
800054fa:	11 9e       	ld.ub	lr,r8[0x1]
800054fc:	11 8c       	ld.ub	r12,r8[0x0]
					{
						//20150609 sprintf(szBuffer,"[AXH]%02x[AXL]%02x[AYH]%02x[AYL]%02x[AZH]%02x[AZL]%02x",sga100_data.x1,sga100_data.x2,sga100_data.y1,sga100_data.y2,sga100_data.z1,sga100_data.z2
						sprintf(szBuffer,"%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x"\
						,sga100_data.x2,sga100_data.x1,sga100_data.y2,sga100_data.y1,sga100_data.z2,sga100_data.z1\
						,bma250e_data.x1,bma250e_data.x2,bma250e_data.y1,bma250e_data.y2,bma250e_data.z1,bma250e_data.z2\
						,lis331dlh_data.x1,lis331dlh_data.x2,lis331dlh_data.y1,lis331dlh_data.y2,lis331dlh_data.z1,lis331dlh_data.z2\
800054fe:	4e e8       	lddpc	r8,800056b4 <main+0x5b4>
80005500:	11 db       	ld.ub	r11,r8[0x5]
80005502:	11 ca       	ld.ub	r10,r8[0x4]
80005504:	11 b9       	ld.ub	r9,r8[0x3]
80005506:	50 09       	stdsp	sp[0x0],r9
80005508:	11 a9       	ld.ub	r9,r8[0x2]
8000550a:	50 49       	stdsp	sp[0x10],r9
8000550c:	11 99       	ld.ub	r9,r8[0x1]
8000550e:	50 59       	stdsp	sp[0x14],r9
80005510:	11 88       	ld.ub	r8,r8[0x0]
80005512:	50 68       	stdsp	sp[0x18],r8
					else 
					{
						//20150609 sprintf(szBuffer,"[AXH]%02x[AXL]%02x[AYH]%02x[AYL]%02x[AZH]%02x[AZL]%02x",sga100_data.x1,sga100_data.x2,sga100_data.y1,sga100_data.y2,sga100_data.z1,sga100_data.z2
						sprintf(szBuffer,"%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x"\
						,sga100_data.x2,sga100_data.x1,sga100_data.y2,sga100_data.y1,sga100_data.z2,sga100_data.z1\
						,bma250e_data.x1,bma250e_data.x2,bma250e_data.y1,bma250e_data.y2,bma250e_data.z1,bma250e_data.z2\
80005514:	4e 98       	lddpc	r8,800056b8 <main+0x5b8>
80005516:	11 d9       	ld.ub	r9,r8[0x5]
80005518:	50 79       	stdsp	sp[0x1c],r9
8000551a:	11 c9       	ld.ub	r9,r8[0x4]
8000551c:	50 89       	stdsp	sp[0x20],r9
8000551e:	11 b9       	ld.ub	r9,r8[0x3]
80005520:	50 99       	stdsp	sp[0x24],r9
80005522:	11 a9       	ld.ub	r9,r8[0x2]
80005524:	50 a9       	stdsp	sp[0x28],r9
80005526:	11 99       	ld.ub	r9,r8[0x1]
80005528:	50 b9       	stdsp	sp[0x2c],r9
8000552a:	11 88       	ld.ub	r8,r8[0x0]
8000552c:	50 c8       	stdsp	sp[0x30],r8
					}
					else 
					{
						//20150609 sprintf(szBuffer,"[AXH]%02x[AXL]%02x[AYH]%02x[AYL]%02x[AZH]%02x[AZL]%02x",sga100_data.x1,sga100_data.x2,sga100_data.y1,sga100_data.y2,sga100_data.z1,sga100_data.z2
						sprintf(szBuffer,"%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x"\
						,sga100_data.x2,sga100_data.x1,sga100_data.y2,sga100_data.y1,sga100_data.z2,sga100_data.z1\
8000552e:	4d 58       	lddpc	r8,80005680 <main+0x580>
80005530:	11 c9       	ld.ub	r9,r8[0x4]
80005532:	50 d9       	stdsp	sp[0x34],r9
80005534:	11 d9       	ld.ub	r9,r8[0x5]
80005536:	50 e9       	stdsp	sp[0x38],r9
80005538:	11 a9       	ld.ub	r9,r8[0x2]
8000553a:	50 f9       	stdsp	sp[0x3c],r9
8000553c:	11 b9       	ld.ub	r9,r8[0x3]
8000553e:	51 09       	stdsp	sp[0x40],r9
80005540:	11 89       	ld.ub	r9,r8[0x0]
80005542:	51 19       	stdsp	sp[0x44],r9
80005544:	11 98       	ld.ub	r8,r8[0x1]
						);
					}
					else 
					{
						//20150609 sprintf(szBuffer,"[AXH]%02x[AXL]%02x[AYH]%02x[AYL]%02x[AZH]%02x[AZL]%02x",sga100_data.x1,sga100_data.x2,sga100_data.y1,sga100_data.y2,sga100_data.z1,sga100_data.z2
						sprintf(szBuffer,"%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x"\
80005546:	1a d3       	st.w	--sp,r3
80005548:	1a d4       	st.w	--sp,r4
8000554a:	1a d6       	st.w	--sp,r6
8000554c:	1a d7       	st.w	--sp,r7
8000554e:	1a de       	st.w	--sp,lr
80005550:	1a dc       	st.w	--sp,r12
80005552:	1a db       	st.w	--sp,r11
80005554:	1a da       	st.w	--sp,r10
80005556:	40 8a       	lddsp	r10,sp[0x20]
80005558:	1a da       	st.w	--sp,r10
8000555a:	40 d9       	lddsp	r9,sp[0x34]
8000555c:	1a d9       	st.w	--sp,r9
8000555e:	40 fa       	lddsp	r10,sp[0x3c]
80005560:	1a da       	st.w	--sp,r10
80005562:	41 19       	lddsp	r9,sp[0x44]
80005564:	1a d9       	st.w	--sp,r9
80005566:	41 3a       	lddsp	r10,sp[0x4c]
80005568:	1a da       	st.w	--sp,r10
8000556a:	41 59       	lddsp	r9,sp[0x54]
8000556c:	1a d9       	st.w	--sp,r9
8000556e:	41 7a       	lddsp	r10,sp[0x5c]
80005570:	1a da       	st.w	--sp,r10
80005572:	41 99       	lddsp	r9,sp[0x64]
80005574:	1a d9       	st.w	--sp,r9
80005576:	41 ba       	lddsp	r10,sp[0x6c]
80005578:	1a da       	st.w	--sp,r10
8000557a:	41 d9       	lddsp	r9,sp[0x74]
8000557c:	1a d9       	st.w	--sp,r9
8000557e:	41 fa       	lddsp	r10,sp[0x7c]
80005580:	1a da       	st.w	--sp,r10
80005582:	42 19       	lddsp	r9,sp[0x84]
80005584:	1a d9       	st.w	--sp,r9
80005586:	42 3a       	lddsp	r10,sp[0x8c]
80005588:	1a da       	st.w	--sp,r10
8000558a:	42 59       	lddsp	r9,sp[0x94]
8000558c:	1a d9       	st.w	--sp,r9
8000558e:	42 7a       	lddsp	r10,sp[0x9c]
80005590:	1a da       	st.w	--sp,r10
80005592:	1a d8       	st.w	--sp,r8
80005594:	4c ab       	lddpc	r11,800056bc <main+0x5bc>
80005596:	fa cc fe d0 	sub	r12,sp,-304
8000559a:	f0 1f 00 41 	mcall	8000569c <main+0x59c>
						,sga100_data.x2,sga100_data.x1,sga100_data.y2,sga100_data.y1,sga100_data.z2,sga100_data.z1\
						,bma250e_data.x1,bma250e_data.x2,bma250e_data.y1,bma250e_data.y2,bma250e_data.z1,bma250e_data.z2\
						,lis331dlh_data.x1,lis331dlh_data.x2,lis331dlh_data.y1,lis331dlh_data.y2,lis331dlh_data.z1,lis331dlh_data.z2\
						,mpu6500_data.x1,mpu6500_data.x2,mpu6500_data.y1,mpu6500_data.y2,mpu6500_data.z1,mpu6500_data.z2\
						);
						udi_cdc_putc(56);
8000559e:	2e 8d       	sub	sp,-96
800055a0:	33 8c       	mov	r12,56
800055a2:	f0 1f 00 36 	mcall	80005678 <main+0x578>
					}
#endif
					usart_write_line(USART,szBuffer);
800055a6:	fa cb ff 30 	sub	r11,sp,-208
800055aa:	fe 7c 18 00 	mov	r12,-59392
800055ae:	f0 1f 00 3d 	mcall	800056a0 <main+0x5a0>
				}

				//usart_write_line(USART,"\r\n");
				//usart_write_line(USART,"\eE\r\n");
			
				if(!g_bDataSendRepeat)
800055b2:	4a b8       	lddpc	r8,8000565c <main+0x55c>
800055b4:	11 88       	ld.ub	r8,r8[0x0]
800055b6:	58 08       	cp.w	r8,0
800055b8:	fe 91 fe 07 	brne	800051c6 <main+0xc6>
				{
					//is Repeat Send?
					bServerSend=false;
800055bc:	4a 49       	lddpc	r9,8000564c <main+0x54c>
800055be:	b2 88       	st.b	r9[0x0],r8
					bSelectAccel=false;
800055c0:	4a 49       	lddpc	r9,80005650 <main+0x550>
800055c2:	b2 88       	st.b	r9[0x0],r8
					bSelectGyro=false;
800055c4:	4a 49       	lddpc	r9,80005654 <main+0x554>
800055c6:	b2 88       	st.b	r9[0x0],r8
					bSelectMagnetic=false;
800055c8:	4a 49       	lddpc	r9,80005658 <main+0x558>
800055ca:	b2 88       	st.b	r9[0x0],r8
800055cc:	fe 9f fd fd 	bral	800051c6 <main+0xc6>
800055d0:	80 00       	ld.sh	r0,r0[0x0]
800055d2:	5e d8       	retvc	r8
800055d4:	80 00       	ld.sh	r0,r0[0x0]
800055d6:	28 34       	sub	r4,-125
800055d8:	80 00       	ld.sh	r0,r0[0x0]
800055da:	3b e0       	mov	r0,-66
800055dc:	80 00       	ld.sh	r0,r0[0x0]
800055de:	24 e8       	sub	r8,78
800055e0:	80 00       	ld.sh	r0,r0[0x0]
800055e2:	3a e0       	mov	r0,-82
800055e4:	80 00       	ld.sh	r0,r0[0x0]
800055e6:	24 c8       	sub	r8,76
800055e8:	80 00       	ld.sh	r0,r0[0x0]
800055ea:	24 ac       	sub	r12,74
800055ec:	80 00       	ld.sh	r0,r0[0x0]
800055ee:	4a 04       	lddpc	r4,8000566c <main+0x56c>
800055f0:	80 00       	ld.sh	r0,r0[0x0]
800055f2:	4e e8       	lddpc	r8,800057a8 <__avr32_udiv64+0xe4>
800055f4:	80 00       	ld.sh	r0,r0[0x0]
800055f6:	27 b4       	sub	r4,123
800055f8:	80 00       	ld.sh	r0,r0[0x0]
800055fa:	4f bc       	lddpc	r12,800057e4 <__avr32_udiv64+0x120>
800055fc:	80 00       	ld.sh	r0,r0[0x0]
800055fe:	50 3c       	stdsp	sp[0xc],r12
80005600:	80 00       	ld.sh	r0,r0[0x0]
80005602:	50 b8       	stdsp	sp[0x2c],r8
80005604:	00 00       	add	r0,r0
80005606:	0e 75       	tst	r5,r7
80005608:	80 00       	ld.sh	r0,r0[0x0]
8000560a:	56 c4       	stdsp	sp[0x1b0],r4
8000560c:	00 00       	add	r0,r0
8000560e:	00 e6       	st.h	--r0,r6
80005610:	00 00       	add	r0,r0
80005612:	0f 88       	ld.ub	r8,r7[0x0]
80005614:	00 00       	add	r0,r0
80005616:	0f 08       	ld.w	r8,r7++
80005618:	00 00       	add	r0,r0
8000561a:	0e 78       	tst	r8,r7
8000561c:	00 00       	add	r0,r0
8000561e:	0e fc       	st.b	--r7,r12
80005620:	80 00       	ld.sh	r0,r0[0x0]
80005622:	25 4c       	sub	r12,84
80005624:	80 00       	ld.sh	r0,r0[0x0]
80005626:	4c 10       	lddpc	r0,80005728 <__avr32_udiv64+0x64>
80005628:	00 00       	add	r0,r0
8000562a:	0e 74       	tst	r4,r7
8000562c:	00 00       	add	r0,r0
8000562e:	0f b4       	ld.ub	r4,r7[0x3]
80005630:	80 00       	ld.sh	r0,r0[0x0]
80005632:	5d 90       	*unknown*
80005634:	80 00       	ld.sh	r0,r0[0x0]
80005636:	59 4c       	cp.w	r12,20
80005638:	00 00       	add	r0,r0
8000563a:	0f a8       	ld.ub	r8,r7[0x2]
8000563c:	00 00       	add	r0,r0
8000563e:	0e 70       	tst	r0,r7
80005640:	00 00       	add	r0,r0
80005642:	0c 60       	and	r0,r6
80005644:	00 00       	add	r0,r0
80005646:	0c 58       	eor	r8,r6
80005648:	00 00       	add	r0,r0
8000564a:	0e 68       	and	r8,r7
8000564c:	00 00       	add	r0,r0
8000564e:	0e 6c       	and	r12,r7
80005650:	00 00       	add	r0,r0
80005652:	0e 64       	and	r4,r7
80005654:	00 00       	add	r0,r0
80005656:	0c 57       	eor	r7,r6
80005658:	00 00       	add	r0,r0
8000565a:	0c 56       	eor	r6,r6
8000565c:	00 00       	add	r0,r0
8000565e:	0e 65       	and	r5,r7
80005660:	80 00       	ld.sh	r0,r0[0x0]
80005662:	4b ec       	lddpc	r12,80005758 <__avr32_udiv64+0x94>
80005664:	00 00       	add	r0,r0
80005666:	0e 66       	and	r6,r7
80005668:	00 00       	add	r0,r0
8000566a:	0f 01       	ld.w	r1,r7++
8000566c:	00 00       	add	r0,r0
8000566e:	0f b0       	ld.ub	r0,r7[0x3]
80005670:	00 00       	add	r0,r0
80005672:	0c 5c       	eor	r12,r6
80005674:	00 00       	add	r0,r0
80005676:	0f 00       	ld.w	r0,r7++
80005678:	80 00       	ld.sh	r0,r0[0x0]
8000567a:	3d 98       	mov	r8,-39
8000567c:	00 00       	add	r0,r0
8000567e:	00 e4       	st.h	--r0,r4
80005680:	00 00       	add	r0,r0
80005682:	10 2a       	rsub	r10,r8
80005684:	80 00       	ld.sh	r0,r0[0x0]
80005686:	50 04       	stdsp	sp[0x0],r4
80005688:	00 00       	add	r0,r0
8000568a:	0e f8       	st.b	--r7,r8
8000568c:	00 00       	add	r0,r0
8000568e:	00 e5       	st.h	--r0,r5
80005690:	00 00       	add	r0,r0
80005692:	0f 04       	ld.w	r4,r7++
80005694:	00 00       	add	r0,r0
80005696:	0c 64       	and	r4,r6
80005698:	80 00       	ld.sh	r0,r0[0x0]
8000569a:	b5 98       	lsr	r8,0x15
8000569c:	80 00       	ld.sh	r0,r0[0x0]
8000569e:	5f 0c       	sreq	r12
800056a0:	80 00       	ld.sh	r0,r0[0x0]
800056a2:	29 80       	sub	r0,-104
800056a4:	00 00       	add	r0,r0
800056a6:	00 e8       	st.h	--r0,r8
800056a8:	80 00       	ld.sh	r0,r0[0x0]
800056aa:	50 74       	stdsp	sp[0x1c],r4
800056ac:	80 00       	ld.sh	r0,r0[0x0]
800056ae:	5f 48       	srge	r8
800056b0:	00 00       	add	r0,r0
800056b2:	10 20       	rsub	r0,r8
800056b4:	00 00       	add	r0,r0
800056b6:	10 0e       	add	lr,r8
800056b8:	00 00       	add	r0,r0
800056ba:	10 30       	cp.w	r0,r8
800056bc:	80 00       	ld.sh	r0,r0[0x0]
800056be:	b5 a4       	sbr	r4,0x14

800056c0 <uart_rx_notify>:
	if (USART->imr & AVR32_USART_IER_RXRDY_MASK) {
		// Enable UART TX interrupt to send a new value
		USART->ier = AVR32_USART_IER_TXRDY_MASK;
	}
#endif
}
800056c0:	5e fc       	retal	r12

800056c2 <uart_config>:
	USART->idr = 0xFFFFFFFF;
	usart_init_rs232(USART, &usart_options, sysclk_get_pba_hz());
	// Restore both RX and TX
	USART->ier = imr;
#endif
}
800056c2:	5e fc       	retal	r12

800056c4 <__avr32_udiv64>:
800056c4:	d4 31       	pushm	r0-r7,lr
800056c6:	1a 97       	mov	r7,sp
800056c8:	20 2d       	sub	sp,8
800056ca:	10 9c       	mov	r12,r8
800056cc:	12 9e       	mov	lr,r9
800056ce:	14 93       	mov	r3,r10
800056d0:	58 09       	cp.w	r9,0
800056d2:	e0 81 00 cd 	brne	8000586c <__avr32_udiv64+0x1a8>
800056d6:	16 38       	cp.w	r8,r11
800056d8:	e0 88 00 45 	brls	80005762 <__avr32_udiv64+0x9e>
800056dc:	f0 08 12 00 	clz	r8,r8
800056e0:	c0 d0       	breq	800056fa <__avr32_udiv64+0x36>
800056e2:	f6 08 09 4b 	lsl	r11,r11,r8
800056e6:	f0 09 11 20 	rsub	r9,r8,32
800056ea:	f8 08 09 4c 	lsl	r12,r12,r8
800056ee:	f4 09 0a 49 	lsr	r9,r10,r9
800056f2:	f4 08 09 43 	lsl	r3,r10,r8
800056f6:	f3 eb 10 0b 	or	r11,r9,r11
800056fa:	f8 0e 16 10 	lsr	lr,r12,0x10
800056fe:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80005702:	f6 0e 0d 00 	divu	r0,r11,lr
80005706:	e6 0b 16 10 	lsr	r11,r3,0x10
8000570a:	00 99       	mov	r9,r0
8000570c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005710:	e0 0a 02 48 	mul	r8,r0,r10
80005714:	10 3b       	cp.w	r11,r8
80005716:	c0 d2       	brcc	80005730 <__avr32_udiv64+0x6c>
80005718:	20 19       	sub	r9,1
8000571a:	18 0b       	add	r11,r12
8000571c:	18 3b       	cp.w	r11,r12
8000571e:	c0 93       	brcs	80005730 <__avr32_udiv64+0x6c>
80005720:	f2 c5 00 01 	sub	r5,r9,1
80005724:	f6 0c 00 06 	add	r6,r11,r12
80005728:	10 3b       	cp.w	r11,r8
8000572a:	c0 32       	brcc	80005730 <__avr32_udiv64+0x6c>
8000572c:	0a 99       	mov	r9,r5
8000572e:	0c 9b       	mov	r11,r6
80005730:	f6 08 01 01 	sub	r1,r11,r8
80005734:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005738:	e2 0e 0d 00 	divu	r0,r1,lr
8000573c:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005740:	00 98       	mov	r8,r0
80005742:	e0 0a 02 4a 	mul	r10,r0,r10
80005746:	14 33       	cp.w	r3,r10
80005748:	c0 a2       	brcc	8000575c <__avr32_udiv64+0x98>
8000574a:	20 18       	sub	r8,1
8000574c:	18 03       	add	r3,r12
8000574e:	18 33       	cp.w	r3,r12
80005750:	c0 63       	brcs	8000575c <__avr32_udiv64+0x98>
80005752:	f0 cb 00 01 	sub	r11,r8,1
80005756:	14 33       	cp.w	r3,r10
80005758:	f6 08 17 30 	movlo	r8,r11
8000575c:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80005760:	ce c8       	rjmp	80005938 <__avr32_udiv64+0x274>
80005762:	58 08       	cp.w	r8,0
80005764:	c0 51       	brne	8000576e <__avr32_udiv64+0xaa>
80005766:	30 19       	mov	r9,1
80005768:	f2 08 0d 08 	divu	r8,r9,r8
8000576c:	10 9c       	mov	r12,r8
8000576e:	f8 06 12 00 	clz	r6,r12
80005772:	c0 41       	brne	8000577a <__avr32_udiv64+0xb6>
80005774:	18 1b       	sub	r11,r12
80005776:	30 19       	mov	r9,1
80005778:	c4 68       	rjmp	80005804 <__avr32_udiv64+0x140>
8000577a:	ec 01 11 20 	rsub	r1,r6,32
8000577e:	f4 01 0a 49 	lsr	r9,r10,r1
80005782:	f8 06 09 4c 	lsl	r12,r12,r6
80005786:	f6 06 09 48 	lsl	r8,r11,r6
8000578a:	f6 01 0a 41 	lsr	r1,r11,r1
8000578e:	f3 e8 10 08 	or	r8,r9,r8
80005792:	f8 03 16 10 	lsr	r3,r12,0x10
80005796:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000579a:	e2 03 0d 00 	divu	r0,r1,r3
8000579e:	f0 0b 16 10 	lsr	r11,r8,0x10
800057a2:	00 9e       	mov	lr,r0
800057a4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800057a8:	e0 05 02 49 	mul	r9,r0,r5
800057ac:	12 3b       	cp.w	r11,r9
800057ae:	c0 d2       	brcc	800057c8 <__avr32_udiv64+0x104>
800057b0:	20 1e       	sub	lr,1
800057b2:	18 0b       	add	r11,r12
800057b4:	18 3b       	cp.w	r11,r12
800057b6:	c0 93       	brcs	800057c8 <__avr32_udiv64+0x104>
800057b8:	fc c1 00 01 	sub	r1,lr,1
800057bc:	f6 0c 00 02 	add	r2,r11,r12
800057c0:	12 3b       	cp.w	r11,r9
800057c2:	c0 32       	brcc	800057c8 <__avr32_udiv64+0x104>
800057c4:	02 9e       	mov	lr,r1
800057c6:	04 9b       	mov	r11,r2
800057c8:	12 1b       	sub	r11,r9
800057ca:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800057ce:	f6 03 0d 02 	divu	r2,r11,r3
800057d2:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800057d6:	04 99       	mov	r9,r2
800057d8:	e4 05 02 4b 	mul	r11,r2,r5
800057dc:	16 38       	cp.w	r8,r11
800057de:	c0 d2       	brcc	800057f8 <__avr32_udiv64+0x134>
800057e0:	20 19       	sub	r9,1
800057e2:	18 08       	add	r8,r12
800057e4:	18 38       	cp.w	r8,r12
800057e6:	c0 93       	brcs	800057f8 <__avr32_udiv64+0x134>
800057e8:	f2 c3 00 01 	sub	r3,r9,1
800057ec:	f0 0c 00 05 	add	r5,r8,r12
800057f0:	16 38       	cp.w	r8,r11
800057f2:	c0 32       	brcc	800057f8 <__avr32_udiv64+0x134>
800057f4:	06 99       	mov	r9,r3
800057f6:	0a 98       	mov	r8,r5
800057f8:	f4 06 09 43 	lsl	r3,r10,r6
800057fc:	f0 0b 01 0b 	sub	r11,r8,r11
80005800:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80005804:	f8 06 16 10 	lsr	r6,r12,0x10
80005808:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000580c:	f6 06 0d 00 	divu	r0,r11,r6
80005810:	e6 0b 16 10 	lsr	r11,r3,0x10
80005814:	00 9a       	mov	r10,r0
80005816:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000581a:	e0 0e 02 48 	mul	r8,r0,lr
8000581e:	10 3b       	cp.w	r11,r8
80005820:	c0 d2       	brcc	8000583a <__avr32_udiv64+0x176>
80005822:	20 1a       	sub	r10,1
80005824:	18 0b       	add	r11,r12
80005826:	18 3b       	cp.w	r11,r12
80005828:	c0 93       	brcs	8000583a <__avr32_udiv64+0x176>
8000582a:	f4 c2 00 01 	sub	r2,r10,1
8000582e:	f6 0c 00 05 	add	r5,r11,r12
80005832:	10 3b       	cp.w	r11,r8
80005834:	c0 32       	brcc	8000583a <__avr32_udiv64+0x176>
80005836:	04 9a       	mov	r10,r2
80005838:	0a 9b       	mov	r11,r5
8000583a:	f6 08 01 01 	sub	r1,r11,r8
8000583e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005842:	e2 06 0d 00 	divu	r0,r1,r6
80005846:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000584a:	00 98       	mov	r8,r0
8000584c:	e0 0e 02 4b 	mul	r11,r0,lr
80005850:	16 33       	cp.w	r3,r11
80005852:	c0 a2       	brcc	80005866 <__avr32_udiv64+0x1a2>
80005854:	20 18       	sub	r8,1
80005856:	18 03       	add	r3,r12
80005858:	18 33       	cp.w	r3,r12
8000585a:	c0 63       	brcs	80005866 <__avr32_udiv64+0x1a2>
8000585c:	f0 cc 00 01 	sub	r12,r8,1
80005860:	16 33       	cp.w	r3,r11
80005862:	f8 08 17 30 	movlo	r8,r12
80005866:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000586a:	c6 b8       	rjmp	80005940 <__avr32_udiv64+0x27c>
8000586c:	16 39       	cp.w	r9,r11
8000586e:	e0 8b 00 67 	brhi	8000593c <__avr32_udiv64+0x278>
80005872:	f2 09 12 00 	clz	r9,r9
80005876:	c0 b1       	brne	8000588c <__avr32_udiv64+0x1c8>
80005878:	10 3a       	cp.w	r10,r8
8000587a:	5f 2a       	srhs	r10
8000587c:	1c 3b       	cp.w	r11,lr
8000587e:	5f b8       	srhi	r8
80005880:	10 4a       	or	r10,r8
80005882:	f2 0a 18 00 	cp.b	r10,r9
80005886:	c5 b0       	breq	8000593c <__avr32_udiv64+0x278>
80005888:	30 18       	mov	r8,1
8000588a:	c5 b8       	rjmp	80005940 <__avr32_udiv64+0x27c>
8000588c:	f2 03 11 20 	rsub	r3,r9,32
80005890:	fc 09 09 4e 	lsl	lr,lr,r9
80005894:	f6 09 09 4c 	lsl	r12,r11,r9
80005898:	f4 03 0a 42 	lsr	r2,r10,r3
8000589c:	f0 09 09 46 	lsl	r6,r8,r9
800058a0:	f0 03 0a 48 	lsr	r8,r8,r3
800058a4:	f6 03 0a 43 	lsr	r3,r11,r3
800058a8:	18 42       	or	r2,r12
800058aa:	f1 ee 10 0c 	or	r12,r8,lr
800058ae:	f8 01 16 10 	lsr	r1,r12,0x10
800058b2:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800058b6:	e6 01 0d 04 	divu	r4,r3,r1
800058ba:	e4 03 16 10 	lsr	r3,r2,0x10
800058be:	08 98       	mov	r8,r4
800058c0:	e7 e5 11 03 	or	r3,r3,r5<<0x10
800058c4:	e8 0e 02 45 	mul	r5,r4,lr
800058c8:	0a 33       	cp.w	r3,r5
800058ca:	c0 d2       	brcc	800058e4 <__avr32_udiv64+0x220>
800058cc:	20 18       	sub	r8,1
800058ce:	18 03       	add	r3,r12
800058d0:	18 33       	cp.w	r3,r12
800058d2:	c0 93       	brcs	800058e4 <__avr32_udiv64+0x220>
800058d4:	f0 c0 00 01 	sub	r0,r8,1
800058d8:	e6 0c 00 0b 	add	r11,r3,r12
800058dc:	0a 33       	cp.w	r3,r5
800058de:	c0 32       	brcc	800058e4 <__avr32_udiv64+0x220>
800058e0:	00 98       	mov	r8,r0
800058e2:	16 93       	mov	r3,r11
800058e4:	0a 13       	sub	r3,r5
800058e6:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800058ea:	e6 01 0d 00 	divu	r0,r3,r1
800058ee:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800058f2:	00 93       	mov	r3,r0
800058f4:	e0 0e 02 4e 	mul	lr,r0,lr
800058f8:	1c 3b       	cp.w	r11,lr
800058fa:	c0 d2       	brcc	80005914 <__avr32_udiv64+0x250>
800058fc:	20 13       	sub	r3,1
800058fe:	18 0b       	add	r11,r12
80005900:	18 3b       	cp.w	r11,r12
80005902:	c0 93       	brcs	80005914 <__avr32_udiv64+0x250>
80005904:	f6 0c 00 0c 	add	r12,r11,r12
80005908:	e6 c5 00 01 	sub	r5,r3,1
8000590c:	1c 3b       	cp.w	r11,lr
8000590e:	c0 32       	brcc	80005914 <__avr32_udiv64+0x250>
80005910:	0a 93       	mov	r3,r5
80005912:	18 9b       	mov	r11,r12
80005914:	e7 e8 11 08 	or	r8,r3,r8<<0x10
80005918:	1c 1b       	sub	r11,lr
8000591a:	f0 06 06 42 	mulu.d	r2,r8,r6
8000591e:	06 96       	mov	r6,r3
80005920:	16 36       	cp.w	r6,r11
80005922:	e0 8b 00 0a 	brhi	80005936 <__avr32_udiv64+0x272>
80005926:	5f 0b       	sreq	r11
80005928:	f4 09 09 49 	lsl	r9,r10,r9
8000592c:	12 32       	cp.w	r2,r9
8000592e:	5f b9       	srhi	r9
80005930:	f7 e9 00 09 	and	r9,r11,r9
80005934:	c0 60       	breq	80005940 <__avr32_udiv64+0x27c>
80005936:	20 18       	sub	r8,1
80005938:	30 09       	mov	r9,0
8000593a:	c0 38       	rjmp	80005940 <__avr32_udiv64+0x27c>
8000593c:	30 09       	mov	r9,0
8000593e:	12 98       	mov	r8,r9
80005940:	10 9a       	mov	r10,r8
80005942:	12 93       	mov	r3,r9
80005944:	10 92       	mov	r2,r8
80005946:	12 9b       	mov	r11,r9
80005948:	2f ed       	sub	sp,-8
8000594a:	d8 32       	popm	r0-r7,pc

8000594c <atoi>:
8000594c:	d4 01       	pushm	lr
8000594e:	30 aa       	mov	r10,10
80005950:	30 0b       	mov	r11,0
80005952:	e0 a0 03 ad 	rcall	800060ac <strtol>
80005956:	d8 02       	popm	pc

80005958 <malloc>:
80005958:	d4 01       	pushm	lr
8000595a:	e0 68 05 f4 	mov	r8,1524
8000595e:	18 9b       	mov	r11,r12
80005960:	70 0c       	ld.w	r12,r8[0x0]
80005962:	c0 3c       	rcall	80005968 <_malloc_r>
80005964:	d8 02       	popm	pc
80005966:	d7 03       	nop

80005968 <_malloc_r>:
80005968:	d4 31       	pushm	r0-r7,lr
8000596a:	f6 c8 ff f5 	sub	r8,r11,-11
8000596e:	18 95       	mov	r5,r12
80005970:	10 97       	mov	r7,r8
80005972:	e0 17 ff f8 	andl	r7,0xfff8
80005976:	59 68       	cp.w	r8,22
80005978:	f9 b7 08 10 	movls	r7,16
8000597c:	16 37       	cp.w	r7,r11
8000597e:	5f 38       	srlo	r8
80005980:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80005984:	c0 50       	breq	8000598e <_malloc_r+0x26>
80005986:	30 c8       	mov	r8,12
80005988:	99 38       	st.w	r12[0xc],r8
8000598a:	e0 8f 01 f4 	bral	80005d72 <_malloc_r+0x40a>
8000598e:	e0 a0 02 ac 	rcall	80005ee6 <__malloc_lock>
80005992:	e0 47 01 f7 	cp.w	r7,503
80005996:	e0 8b 00 1d 	brhi	800059d0 <_malloc_r+0x68>
8000599a:	ee 03 16 03 	lsr	r3,r7,0x3
8000599e:	e0 68 00 f0 	mov	r8,240
800059a2:	f0 03 00 38 	add	r8,r8,r3<<0x3
800059a6:	70 36       	ld.w	r6,r8[0xc]
800059a8:	10 36       	cp.w	r6,r8
800059aa:	c0 61       	brne	800059b6 <_malloc_r+0x4e>
800059ac:	ec c8 ff f8 	sub	r8,r6,-8
800059b0:	70 36       	ld.w	r6,r8[0xc]
800059b2:	10 36       	cp.w	r6,r8
800059b4:	c0 c0       	breq	800059cc <_malloc_r+0x64>
800059b6:	6c 18       	ld.w	r8,r6[0x4]
800059b8:	e0 18 ff fc 	andl	r8,0xfffc
800059bc:	6c 3a       	ld.w	r10,r6[0xc]
800059be:	ec 08 00 09 	add	r9,r6,r8
800059c2:	0a 9c       	mov	r12,r5
800059c4:	6c 28       	ld.w	r8,r6[0x8]
800059c6:	95 28       	st.w	r10[0x8],r8
800059c8:	91 3a       	st.w	r8[0xc],r10
800059ca:	c4 78       	rjmp	80005a58 <_malloc_r+0xf0>
800059cc:	2f e3       	sub	r3,-2
800059ce:	c4 d8       	rjmp	80005a68 <_malloc_r+0x100>
800059d0:	ee 03 16 09 	lsr	r3,r7,0x9
800059d4:	c0 41       	brne	800059dc <_malloc_r+0x74>
800059d6:	ee 03 16 03 	lsr	r3,r7,0x3
800059da:	c2 68       	rjmp	80005a26 <_malloc_r+0xbe>
800059dc:	58 43       	cp.w	r3,4
800059de:	e0 8b 00 06 	brhi	800059ea <_malloc_r+0x82>
800059e2:	ee 03 16 06 	lsr	r3,r7,0x6
800059e6:	2c 83       	sub	r3,-56
800059e8:	c1 f8       	rjmp	80005a26 <_malloc_r+0xbe>
800059ea:	59 43       	cp.w	r3,20
800059ec:	e0 8b 00 04 	brhi	800059f4 <_malloc_r+0x8c>
800059f0:	2a 53       	sub	r3,-91
800059f2:	c1 a8       	rjmp	80005a26 <_malloc_r+0xbe>
800059f4:	e0 43 00 54 	cp.w	r3,84
800059f8:	e0 8b 00 06 	brhi	80005a04 <_malloc_r+0x9c>
800059fc:	ee 03 16 0c 	lsr	r3,r7,0xc
80005a00:	29 23       	sub	r3,-110
80005a02:	c1 28       	rjmp	80005a26 <_malloc_r+0xbe>
80005a04:	e0 43 01 54 	cp.w	r3,340
80005a08:	e0 8b 00 06 	brhi	80005a14 <_malloc_r+0xac>
80005a0c:	ee 03 16 0f 	lsr	r3,r7,0xf
80005a10:	28 93       	sub	r3,-119
80005a12:	c0 a8       	rjmp	80005a26 <_malloc_r+0xbe>
80005a14:	e0 43 05 54 	cp.w	r3,1364
80005a18:	e0 88 00 04 	brls	80005a20 <_malloc_r+0xb8>
80005a1c:	37 e3       	mov	r3,126
80005a1e:	c0 48       	rjmp	80005a26 <_malloc_r+0xbe>
80005a20:	ee 03 16 12 	lsr	r3,r7,0x12
80005a24:	28 43       	sub	r3,-124
80005a26:	e0 6a 00 f0 	mov	r10,240
80005a2a:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80005a2e:	74 36       	ld.w	r6,r10[0xc]
80005a30:	c1 98       	rjmp	80005a62 <_malloc_r+0xfa>
80005a32:	6c 19       	ld.w	r9,r6[0x4]
80005a34:	e0 19 ff fc 	andl	r9,0xfffc
80005a38:	f2 07 01 0b 	sub	r11,r9,r7
80005a3c:	58 fb       	cp.w	r11,15
80005a3e:	e0 8a 00 04 	brle	80005a46 <_malloc_r+0xde>
80005a42:	20 13       	sub	r3,1
80005a44:	c1 18       	rjmp	80005a66 <_malloc_r+0xfe>
80005a46:	6c 38       	ld.w	r8,r6[0xc]
80005a48:	58 0b       	cp.w	r11,0
80005a4a:	c0 b5       	brlt	80005a60 <_malloc_r+0xf8>
80005a4c:	6c 2a       	ld.w	r10,r6[0x8]
80005a4e:	ec 09 00 09 	add	r9,r6,r9
80005a52:	0a 9c       	mov	r12,r5
80005a54:	91 2a       	st.w	r8[0x8],r10
80005a56:	95 38       	st.w	r10[0xc],r8
80005a58:	72 18       	ld.w	r8,r9[0x4]
80005a5a:	a1 a8       	sbr	r8,0x0
80005a5c:	93 18       	st.w	r9[0x4],r8
80005a5e:	cb c8       	rjmp	80005bd6 <_malloc_r+0x26e>
80005a60:	10 96       	mov	r6,r8
80005a62:	14 36       	cp.w	r6,r10
80005a64:	ce 71       	brne	80005a32 <_malloc_r+0xca>
80005a66:	2f f3       	sub	r3,-1
80005a68:	e0 6a 00 f0 	mov	r10,240
80005a6c:	f4 cc ff f8 	sub	r12,r10,-8
80005a70:	78 26       	ld.w	r6,r12[0x8]
80005a72:	18 36       	cp.w	r6,r12
80005a74:	c6 c0       	breq	80005b4c <_malloc_r+0x1e4>
80005a76:	6c 19       	ld.w	r9,r6[0x4]
80005a78:	e0 19 ff fc 	andl	r9,0xfffc
80005a7c:	f2 07 01 08 	sub	r8,r9,r7
80005a80:	58 f8       	cp.w	r8,15
80005a82:	e0 89 00 8f 	brgt	80005ba0 <_malloc_r+0x238>
80005a86:	99 3c       	st.w	r12[0xc],r12
80005a88:	99 2c       	st.w	r12[0x8],r12
80005a8a:	58 08       	cp.w	r8,0
80005a8c:	c0 55       	brlt	80005a96 <_malloc_r+0x12e>
80005a8e:	ec 09 00 09 	add	r9,r6,r9
80005a92:	0a 9c       	mov	r12,r5
80005a94:	ce 2b       	rjmp	80005a58 <_malloc_r+0xf0>
80005a96:	e0 49 01 ff 	cp.w	r9,511
80005a9a:	e0 8b 00 13 	brhi	80005ac0 <_malloc_r+0x158>
80005a9e:	a3 99       	lsr	r9,0x3
80005aa0:	f4 09 00 38 	add	r8,r10,r9<<0x3
80005aa4:	70 2b       	ld.w	r11,r8[0x8]
80005aa6:	8d 38       	st.w	r6[0xc],r8
80005aa8:	8d 2b       	st.w	r6[0x8],r11
80005aaa:	97 36       	st.w	r11[0xc],r6
80005aac:	91 26       	st.w	r8[0x8],r6
80005aae:	a3 49       	asr	r9,0x2
80005ab0:	74 18       	ld.w	r8,r10[0x4]
80005ab2:	30 1b       	mov	r11,1
80005ab4:	f6 09 09 49 	lsl	r9,r11,r9
80005ab8:	f1 e9 10 09 	or	r9,r8,r9
80005abc:	95 19       	st.w	r10[0x4],r9
80005abe:	c4 78       	rjmp	80005b4c <_malloc_r+0x1e4>
80005ac0:	f2 0a 16 09 	lsr	r10,r9,0x9
80005ac4:	58 4a       	cp.w	r10,4
80005ac6:	e0 8b 00 07 	brhi	80005ad4 <_malloc_r+0x16c>
80005aca:	f2 0a 16 06 	lsr	r10,r9,0x6
80005ace:	2c 8a       	sub	r10,-56
80005ad0:	c2 08       	rjmp	80005b10 <_malloc_r+0x1a8>
80005ad2:	d7 03       	nop
80005ad4:	59 4a       	cp.w	r10,20
80005ad6:	e0 8b 00 04 	brhi	80005ade <_malloc_r+0x176>
80005ada:	2a 5a       	sub	r10,-91
80005adc:	c1 a8       	rjmp	80005b10 <_malloc_r+0x1a8>
80005ade:	e0 4a 00 54 	cp.w	r10,84
80005ae2:	e0 8b 00 06 	brhi	80005aee <_malloc_r+0x186>
80005ae6:	f2 0a 16 0c 	lsr	r10,r9,0xc
80005aea:	29 2a       	sub	r10,-110
80005aec:	c1 28       	rjmp	80005b10 <_malloc_r+0x1a8>
80005aee:	e0 4a 01 54 	cp.w	r10,340
80005af2:	e0 8b 00 06 	brhi	80005afe <_malloc_r+0x196>
80005af6:	f2 0a 16 0f 	lsr	r10,r9,0xf
80005afa:	28 9a       	sub	r10,-119
80005afc:	c0 a8       	rjmp	80005b10 <_malloc_r+0x1a8>
80005afe:	e0 4a 05 54 	cp.w	r10,1364
80005b02:	e0 88 00 04 	brls	80005b0a <_malloc_r+0x1a2>
80005b06:	37 ea       	mov	r10,126
80005b08:	c0 48       	rjmp	80005b10 <_malloc_r+0x1a8>
80005b0a:	f2 0a 16 12 	lsr	r10,r9,0x12
80005b0e:	28 4a       	sub	r10,-124
80005b10:	e0 6b 00 f0 	mov	r11,240
80005b14:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80005b18:	68 28       	ld.w	r8,r4[0x8]
80005b1a:	08 38       	cp.w	r8,r4
80005b1c:	c0 e1       	brne	80005b38 <_malloc_r+0x1d0>
80005b1e:	76 19       	ld.w	r9,r11[0x4]
80005b20:	a3 4a       	asr	r10,0x2
80005b22:	30 1e       	mov	lr,1
80005b24:	fc 0a 09 4a 	lsl	r10,lr,r10
80005b28:	f3 ea 10 0a 	or	r10,r9,r10
80005b2c:	10 99       	mov	r9,r8
80005b2e:	97 1a       	st.w	r11[0x4],r10
80005b30:	c0 a8       	rjmp	80005b44 <_malloc_r+0x1dc>
80005b32:	70 28       	ld.w	r8,r8[0x8]
80005b34:	08 38       	cp.w	r8,r4
80005b36:	c0 60       	breq	80005b42 <_malloc_r+0x1da>
80005b38:	70 1a       	ld.w	r10,r8[0x4]
80005b3a:	e0 1a ff fc 	andl	r10,0xfffc
80005b3e:	14 39       	cp.w	r9,r10
80005b40:	cf 93       	brcs	80005b32 <_malloc_r+0x1ca>
80005b42:	70 39       	ld.w	r9,r8[0xc]
80005b44:	8d 39       	st.w	r6[0xc],r9
80005b46:	8d 28       	st.w	r6[0x8],r8
80005b48:	91 36       	st.w	r8[0xc],r6
80005b4a:	93 26       	st.w	r9[0x8],r6
80005b4c:	e6 08 14 02 	asr	r8,r3,0x2
80005b50:	30 1b       	mov	r11,1
80005b52:	e0 64 00 f0 	mov	r4,240
80005b56:	f6 08 09 4b 	lsl	r11,r11,r8
80005b5a:	68 18       	ld.w	r8,r4[0x4]
80005b5c:	10 3b       	cp.w	r11,r8
80005b5e:	e0 8b 00 69 	brhi	80005c30 <_malloc_r+0x2c8>
80005b62:	f7 e8 00 09 	and	r9,r11,r8
80005b66:	c0 b1       	brne	80005b7c <_malloc_r+0x214>
80005b68:	e0 13 ff fc 	andl	r3,0xfffc
80005b6c:	a1 7b       	lsl	r11,0x1
80005b6e:	2f c3       	sub	r3,-4
80005b70:	c0 38       	rjmp	80005b76 <_malloc_r+0x20e>
80005b72:	2f c3       	sub	r3,-4
80005b74:	a1 7b       	lsl	r11,0x1
80005b76:	f7 e8 00 09 	and	r9,r11,r8
80005b7a:	cf c0       	breq	80005b72 <_malloc_r+0x20a>
80005b7c:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80005b80:	06 92       	mov	r2,r3
80005b82:	1c 91       	mov	r1,lr
80005b84:	62 36       	ld.w	r6,r1[0xc]
80005b86:	c2 d8       	rjmp	80005be0 <_malloc_r+0x278>
80005b88:	6c 1a       	ld.w	r10,r6[0x4]
80005b8a:	e0 1a ff fc 	andl	r10,0xfffc
80005b8e:	f4 07 01 08 	sub	r8,r10,r7
80005b92:	58 f8       	cp.w	r8,15
80005b94:	e0 8a 00 15 	brle	80005bbe <_malloc_r+0x256>
80005b98:	6c 3a       	ld.w	r10,r6[0xc]
80005b9a:	6c 29       	ld.w	r9,r6[0x8]
80005b9c:	95 29       	st.w	r10[0x8],r9
80005b9e:	93 3a       	st.w	r9[0xc],r10
80005ba0:	0e 99       	mov	r9,r7
80005ba2:	ec 07 00 07 	add	r7,r6,r7
80005ba6:	a1 a9       	sbr	r9,0x0
80005ba8:	99 37       	st.w	r12[0xc],r7
80005baa:	99 27       	st.w	r12[0x8],r7
80005bac:	8d 19       	st.w	r6[0x4],r9
80005bae:	ee 08 09 08 	st.w	r7[r8],r8
80005bb2:	8f 2c       	st.w	r7[0x8],r12
80005bb4:	8f 3c       	st.w	r7[0xc],r12
80005bb6:	a1 a8       	sbr	r8,0x0
80005bb8:	0a 9c       	mov	r12,r5
80005bba:	8f 18       	st.w	r7[0x4],r8
80005bbc:	c0 d8       	rjmp	80005bd6 <_malloc_r+0x26e>
80005bbe:	6c 39       	ld.w	r9,r6[0xc]
80005bc0:	58 08       	cp.w	r8,0
80005bc2:	c0 e5       	brlt	80005bde <_malloc_r+0x276>
80005bc4:	ec 0a 00 0a 	add	r10,r6,r10
80005bc8:	74 18       	ld.w	r8,r10[0x4]
80005bca:	a1 a8       	sbr	r8,0x0
80005bcc:	0a 9c       	mov	r12,r5
80005bce:	95 18       	st.w	r10[0x4],r8
80005bd0:	6c 28       	ld.w	r8,r6[0x8]
80005bd2:	93 28       	st.w	r9[0x8],r8
80005bd4:	91 39       	st.w	r8[0xc],r9
80005bd6:	c8 9d       	rcall	80005ee8 <__malloc_unlock>
80005bd8:	ec cc ff f8 	sub	r12,r6,-8
80005bdc:	d8 32       	popm	r0-r7,pc
80005bde:	12 96       	mov	r6,r9
80005be0:	02 36       	cp.w	r6,r1
80005be2:	cd 31       	brne	80005b88 <_malloc_r+0x220>
80005be4:	2f f2       	sub	r2,-1
80005be6:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80005bea:	c0 30       	breq	80005bf0 <_malloc_r+0x288>
80005bec:	2f 81       	sub	r1,-8
80005bee:	cc bb       	rjmp	80005b84 <_malloc_r+0x21c>
80005bf0:	1c 98       	mov	r8,lr
80005bf2:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80005bf6:	c0 81       	brne	80005c06 <_malloc_r+0x29e>
80005bf8:	68 19       	ld.w	r9,r4[0x4]
80005bfa:	f6 08 11 ff 	rsub	r8,r11,-1
80005bfe:	f3 e8 00 08 	and	r8,r9,r8
80005c02:	89 18       	st.w	r4[0x4],r8
80005c04:	c0 78       	rjmp	80005c12 <_malloc_r+0x2aa>
80005c06:	f0 c9 00 08 	sub	r9,r8,8
80005c0a:	20 13       	sub	r3,1
80005c0c:	70 08       	ld.w	r8,r8[0x0]
80005c0e:	12 38       	cp.w	r8,r9
80005c10:	cf 10       	breq	80005bf2 <_malloc_r+0x28a>
80005c12:	a1 7b       	lsl	r11,0x1
80005c14:	68 18       	ld.w	r8,r4[0x4]
80005c16:	10 3b       	cp.w	r11,r8
80005c18:	e0 8b 00 0c 	brhi	80005c30 <_malloc_r+0x2c8>
80005c1c:	58 0b       	cp.w	r11,0
80005c1e:	c0 90       	breq	80005c30 <_malloc_r+0x2c8>
80005c20:	04 93       	mov	r3,r2
80005c22:	c0 38       	rjmp	80005c28 <_malloc_r+0x2c0>
80005c24:	2f c3       	sub	r3,-4
80005c26:	a1 7b       	lsl	r11,0x1
80005c28:	f7 e8 00 09 	and	r9,r11,r8
80005c2c:	ca 81       	brne	80005b7c <_malloc_r+0x214>
80005c2e:	cf bb       	rjmp	80005c24 <_malloc_r+0x2bc>
80005c30:	68 23       	ld.w	r3,r4[0x8]
80005c32:	66 12       	ld.w	r2,r3[0x4]
80005c34:	e0 12 ff fc 	andl	r2,0xfffc
80005c38:	0e 32       	cp.w	r2,r7
80005c3a:	5f 39       	srlo	r9
80005c3c:	e4 07 01 08 	sub	r8,r2,r7
80005c40:	58 f8       	cp.w	r8,15
80005c42:	5f aa       	srle	r10
80005c44:	f5 e9 10 09 	or	r9,r10,r9
80005c48:	e0 80 00 96 	breq	80005d74 <_malloc_r+0x40c>
80005c4c:	e0 68 0f c0 	mov	r8,4032
80005c50:	70 01       	ld.w	r1,r8[0x0]
80005c52:	e0 68 04 fc 	mov	r8,1276
80005c56:	2f 01       	sub	r1,-16
80005c58:	70 08       	ld.w	r8,r8[0x0]
80005c5a:	0e 01       	add	r1,r7
80005c5c:	5b f8       	cp.w	r8,-1
80005c5e:	c0 40       	breq	80005c66 <_malloc_r+0x2fe>
80005c60:	28 11       	sub	r1,-127
80005c62:	e0 11 ff 80 	andl	r1,0xff80
80005c66:	02 9b       	mov	r11,r1
80005c68:	0a 9c       	mov	r12,r5
80005c6a:	c4 1d       	rcall	80005eec <_sbrk_r>
80005c6c:	18 96       	mov	r6,r12
80005c6e:	5b fc       	cp.w	r12,-1
80005c70:	c7 30       	breq	80005d56 <_malloc_r+0x3ee>
80005c72:	e6 02 00 08 	add	r8,r3,r2
80005c76:	10 3c       	cp.w	r12,r8
80005c78:	c0 32       	brcc	80005c7e <_malloc_r+0x316>
80005c7a:	08 33       	cp.w	r3,r4
80005c7c:	c6 d1       	brne	80005d56 <_malloc_r+0x3ee>
80005c7e:	e0 6a 0f c4 	mov	r10,4036
80005c82:	74 09       	ld.w	r9,r10[0x0]
80005c84:	e2 09 00 09 	add	r9,r1,r9
80005c88:	95 09       	st.w	r10[0x0],r9
80005c8a:	10 36       	cp.w	r6,r8
80005c8c:	c0 a1       	brne	80005ca0 <_malloc_r+0x338>
80005c8e:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80005c92:	c0 71       	brne	80005ca0 <_malloc_r+0x338>
80005c94:	e2 02 00 02 	add	r2,r1,r2
80005c98:	68 28       	ld.w	r8,r4[0x8]
80005c9a:	a1 a2       	sbr	r2,0x0
80005c9c:	91 12       	st.w	r8[0x4],r2
80005c9e:	c4 b8       	rjmp	80005d34 <_malloc_r+0x3cc>
80005ca0:	e0 6a 04 fc 	mov	r10,1276
80005ca4:	74 0b       	ld.w	r11,r10[0x0]
80005ca6:	5b fb       	cp.w	r11,-1
80005ca8:	c0 31       	brne	80005cae <_malloc_r+0x346>
80005caa:	95 06       	st.w	r10[0x0],r6
80005cac:	c0 78       	rjmp	80005cba <_malloc_r+0x352>
80005cae:	ec 09 00 09 	add	r9,r6,r9
80005cb2:	e0 6a 0f c4 	mov	r10,4036
80005cb6:	10 19       	sub	r9,r8
80005cb8:	95 09       	st.w	r10[0x0],r9
80005cba:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80005cbe:	c0 40       	breq	80005cc6 <_malloc_r+0x35e>
80005cc0:	f0 08 11 08 	rsub	r8,r8,8
80005cc4:	10 06       	add	r6,r8
80005cc6:	28 08       	sub	r8,-128
80005cc8:	ec 01 00 01 	add	r1,r6,r1
80005ccc:	0a 9c       	mov	r12,r5
80005cce:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80005cd2:	f0 01 01 01 	sub	r1,r8,r1
80005cd6:	02 9b       	mov	r11,r1
80005cd8:	c0 ad       	rcall	80005eec <_sbrk_r>
80005cda:	30 08       	mov	r8,0
80005cdc:	5b fc       	cp.w	r12,-1
80005cde:	c0 31       	brne	80005ce4 <_malloc_r+0x37c>
80005ce0:	0c 9c       	mov	r12,r6
80005ce2:	10 91       	mov	r1,r8
80005ce4:	e0 68 0f c4 	mov	r8,4036
80005ce8:	0c 1c       	sub	r12,r6
80005cea:	70 09       	ld.w	r9,r8[0x0]
80005cec:	02 0c       	add	r12,r1
80005cee:	89 26       	st.w	r4[0x8],r6
80005cf0:	a1 ac       	sbr	r12,0x0
80005cf2:	12 01       	add	r1,r9
80005cf4:	8d 1c       	st.w	r6[0x4],r12
80005cf6:	91 01       	st.w	r8[0x0],r1
80005cf8:	08 33       	cp.w	r3,r4
80005cfa:	c1 d0       	breq	80005d34 <_malloc_r+0x3cc>
80005cfc:	58 f2       	cp.w	r2,15
80005cfe:	e0 8b 00 05 	brhi	80005d08 <_malloc_r+0x3a0>
80005d02:	30 18       	mov	r8,1
80005d04:	8d 18       	st.w	r6[0x4],r8
80005d06:	c2 88       	rjmp	80005d56 <_malloc_r+0x3ee>
80005d08:	30 59       	mov	r9,5
80005d0a:	20 c2       	sub	r2,12
80005d0c:	e0 12 ff f8 	andl	r2,0xfff8
80005d10:	e6 02 00 08 	add	r8,r3,r2
80005d14:	91 29       	st.w	r8[0x8],r9
80005d16:	91 19       	st.w	r8[0x4],r9
80005d18:	66 18       	ld.w	r8,r3[0x4]
80005d1a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005d1e:	e5 e8 10 08 	or	r8,r2,r8
80005d22:	87 18       	st.w	r3[0x4],r8
80005d24:	58 f2       	cp.w	r2,15
80005d26:	e0 88 00 07 	brls	80005d34 <_malloc_r+0x3cc>
80005d2a:	e6 cb ff f8 	sub	r11,r3,-8
80005d2e:	0a 9c       	mov	r12,r5
80005d30:	e0 a0 1b de 	rcall	800094ec <_free_r>
80005d34:	e0 68 0f c4 	mov	r8,4036
80005d38:	e0 69 0f bc 	mov	r9,4028
80005d3c:	70 08       	ld.w	r8,r8[0x0]
80005d3e:	72 0a       	ld.w	r10,r9[0x0]
80005d40:	14 38       	cp.w	r8,r10
80005d42:	e0 88 00 03 	brls	80005d48 <_malloc_r+0x3e0>
80005d46:	93 08       	st.w	r9[0x0],r8
80005d48:	e0 69 0f b8 	mov	r9,4024
80005d4c:	72 0a       	ld.w	r10,r9[0x0]
80005d4e:	14 38       	cp.w	r8,r10
80005d50:	e0 88 00 03 	brls	80005d56 <_malloc_r+0x3ee>
80005d54:	93 08       	st.w	r9[0x0],r8
80005d56:	68 28       	ld.w	r8,r4[0x8]
80005d58:	70 18       	ld.w	r8,r8[0x4]
80005d5a:	e0 18 ff fc 	andl	r8,0xfffc
80005d5e:	0e 38       	cp.w	r8,r7
80005d60:	5f 39       	srlo	r9
80005d62:	0e 18       	sub	r8,r7
80005d64:	58 f8       	cp.w	r8,15
80005d66:	5f aa       	srle	r10
80005d68:	f5 e9 10 09 	or	r9,r10,r9
80005d6c:	c0 40       	breq	80005d74 <_malloc_r+0x40c>
80005d6e:	0a 9c       	mov	r12,r5
80005d70:	cb cc       	rcall	80005ee8 <__malloc_unlock>
80005d72:	d8 3a       	popm	r0-r7,pc,r12=0
80005d74:	68 26       	ld.w	r6,r4[0x8]
80005d76:	a1 a8       	sbr	r8,0x0
80005d78:	0e 99       	mov	r9,r7
80005d7a:	a1 a9       	sbr	r9,0x0
80005d7c:	8d 19       	st.w	r6[0x4],r9
80005d7e:	ec 07 00 07 	add	r7,r6,r7
80005d82:	0a 9c       	mov	r12,r5
80005d84:	89 27       	st.w	r4[0x8],r7
80005d86:	8f 18       	st.w	r7[0x4],r8
80005d88:	cb 0c       	rcall	80005ee8 <__malloc_unlock>
80005d8a:	ec cc ff f8 	sub	r12,r6,-8
80005d8e:	d8 32       	popm	r0-r7,pc

80005d90 <memcpy>:
80005d90:	58 8a       	cp.w	r10,8
80005d92:	c2 f5       	brlt	80005df0 <memcpy+0x60>
80005d94:	f9 eb 10 09 	or	r9,r12,r11
80005d98:	e2 19 00 03 	andl	r9,0x3,COH
80005d9c:	e0 81 00 97 	brne	80005eca <memcpy+0x13a>
80005da0:	e0 4a 00 20 	cp.w	r10,32
80005da4:	c3 b4       	brge	80005e1a <memcpy+0x8a>
80005da6:	f4 08 14 02 	asr	r8,r10,0x2
80005daa:	f0 09 11 08 	rsub	r9,r8,8
80005dae:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80005db2:	76 69       	ld.w	r9,r11[0x18]
80005db4:	99 69       	st.w	r12[0x18],r9
80005db6:	76 59       	ld.w	r9,r11[0x14]
80005db8:	99 59       	st.w	r12[0x14],r9
80005dba:	76 49       	ld.w	r9,r11[0x10]
80005dbc:	99 49       	st.w	r12[0x10],r9
80005dbe:	76 39       	ld.w	r9,r11[0xc]
80005dc0:	99 39       	st.w	r12[0xc],r9
80005dc2:	76 29       	ld.w	r9,r11[0x8]
80005dc4:	99 29       	st.w	r12[0x8],r9
80005dc6:	76 19       	ld.w	r9,r11[0x4]
80005dc8:	99 19       	st.w	r12[0x4],r9
80005dca:	76 09       	ld.w	r9,r11[0x0]
80005dcc:	99 09       	st.w	r12[0x0],r9
80005dce:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80005dd2:	f8 08 00 28 	add	r8,r12,r8<<0x2
80005dd6:	e0 1a 00 03 	andl	r10,0x3
80005dda:	f4 0a 11 04 	rsub	r10,r10,4
80005dde:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005de2:	17 a9       	ld.ub	r9,r11[0x2]
80005de4:	b0 a9       	st.b	r8[0x2],r9
80005de6:	17 99       	ld.ub	r9,r11[0x1]
80005de8:	b0 99       	st.b	r8[0x1],r9
80005dea:	17 89       	ld.ub	r9,r11[0x0]
80005dec:	b0 89       	st.b	r8[0x0],r9
80005dee:	5e fc       	retal	r12
80005df0:	f4 0a 11 09 	rsub	r10,r10,9
80005df4:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005df8:	17 f9       	ld.ub	r9,r11[0x7]
80005dfa:	b8 f9       	st.b	r12[0x7],r9
80005dfc:	17 e9       	ld.ub	r9,r11[0x6]
80005dfe:	b8 e9       	st.b	r12[0x6],r9
80005e00:	17 d9       	ld.ub	r9,r11[0x5]
80005e02:	b8 d9       	st.b	r12[0x5],r9
80005e04:	17 c9       	ld.ub	r9,r11[0x4]
80005e06:	b8 c9       	st.b	r12[0x4],r9
80005e08:	17 b9       	ld.ub	r9,r11[0x3]
80005e0a:	b8 b9       	st.b	r12[0x3],r9
80005e0c:	17 a9       	ld.ub	r9,r11[0x2]
80005e0e:	b8 a9       	st.b	r12[0x2],r9
80005e10:	17 99       	ld.ub	r9,r11[0x1]
80005e12:	b8 99       	st.b	r12[0x1],r9
80005e14:	17 89       	ld.ub	r9,r11[0x0]
80005e16:	b8 89       	st.b	r12[0x0],r9
80005e18:	5e fc       	retal	r12
80005e1a:	eb cd 40 c0 	pushm	r6-r7,lr
80005e1e:	18 99       	mov	r9,r12
80005e20:	22 0a       	sub	r10,32
80005e22:	b7 07       	ld.d	r6,r11++
80005e24:	b3 26       	st.d	r9++,r6
80005e26:	b7 07       	ld.d	r6,r11++
80005e28:	b3 26       	st.d	r9++,r6
80005e2a:	b7 07       	ld.d	r6,r11++
80005e2c:	b3 26       	st.d	r9++,r6
80005e2e:	b7 07       	ld.d	r6,r11++
80005e30:	b3 26       	st.d	r9++,r6
80005e32:	22 0a       	sub	r10,32
80005e34:	cf 74       	brge	80005e22 <memcpy+0x92>
80005e36:	2f 0a       	sub	r10,-16
80005e38:	c0 65       	brlt	80005e44 <memcpy+0xb4>
80005e3a:	b7 07       	ld.d	r6,r11++
80005e3c:	b3 26       	st.d	r9++,r6
80005e3e:	b7 07       	ld.d	r6,r11++
80005e40:	b3 26       	st.d	r9++,r6
80005e42:	21 0a       	sub	r10,16
80005e44:	5c 3a       	neg	r10
80005e46:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80005e4a:	d7 03       	nop
80005e4c:	d7 03       	nop
80005e4e:	f7 36 00 0e 	ld.ub	r6,r11[14]
80005e52:	f3 66 00 0e 	st.b	r9[14],r6
80005e56:	f7 36 00 0d 	ld.ub	r6,r11[13]
80005e5a:	f3 66 00 0d 	st.b	r9[13],r6
80005e5e:	f7 36 00 0c 	ld.ub	r6,r11[12]
80005e62:	f3 66 00 0c 	st.b	r9[12],r6
80005e66:	f7 36 00 0b 	ld.ub	r6,r11[11]
80005e6a:	f3 66 00 0b 	st.b	r9[11],r6
80005e6e:	f7 36 00 0a 	ld.ub	r6,r11[10]
80005e72:	f3 66 00 0a 	st.b	r9[10],r6
80005e76:	f7 36 00 09 	ld.ub	r6,r11[9]
80005e7a:	f3 66 00 09 	st.b	r9[9],r6
80005e7e:	f7 36 00 08 	ld.ub	r6,r11[8]
80005e82:	f3 66 00 08 	st.b	r9[8],r6
80005e86:	f7 36 00 07 	ld.ub	r6,r11[7]
80005e8a:	f3 66 00 07 	st.b	r9[7],r6
80005e8e:	f7 36 00 06 	ld.ub	r6,r11[6]
80005e92:	f3 66 00 06 	st.b	r9[6],r6
80005e96:	f7 36 00 05 	ld.ub	r6,r11[5]
80005e9a:	f3 66 00 05 	st.b	r9[5],r6
80005e9e:	f7 36 00 04 	ld.ub	r6,r11[4]
80005ea2:	f3 66 00 04 	st.b	r9[4],r6
80005ea6:	f7 36 00 03 	ld.ub	r6,r11[3]
80005eaa:	f3 66 00 03 	st.b	r9[3],r6
80005eae:	f7 36 00 02 	ld.ub	r6,r11[2]
80005eb2:	f3 66 00 02 	st.b	r9[2],r6
80005eb6:	f7 36 00 01 	ld.ub	r6,r11[1]
80005eba:	f3 66 00 01 	st.b	r9[1],r6
80005ebe:	f7 36 00 00 	ld.ub	r6,r11[0]
80005ec2:	f3 66 00 00 	st.b	r9[0],r6
80005ec6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005eca:	20 1a       	sub	r10,1
80005ecc:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80005ed0:	f8 0a 0b 09 	st.b	r12[r10],r9
80005ed4:	cf b1       	brne	80005eca <memcpy+0x13a>
80005ed6:	5e fc       	retal	r12

80005ed8 <memset>:
80005ed8:	18 98       	mov	r8,r12
80005eda:	c0 38       	rjmp	80005ee0 <memset+0x8>
80005edc:	10 cb       	st.b	r8++,r11
80005ede:	20 1a       	sub	r10,1
80005ee0:	58 0a       	cp.w	r10,0
80005ee2:	cf d1       	brne	80005edc <memset+0x4>
80005ee4:	5e fc       	retal	r12

80005ee6 <__malloc_lock>:
80005ee6:	5e fc       	retal	r12

80005ee8 <__malloc_unlock>:
80005ee8:	5e fc       	retal	r12
80005eea:	d7 03       	nop

80005eec <_sbrk_r>:
80005eec:	d4 21       	pushm	r4-r7,lr
80005eee:	30 08       	mov	r8,0
80005ef0:	18 97       	mov	r7,r12
80005ef2:	e0 66 10 38 	mov	r6,4152
80005ef6:	16 9c       	mov	r12,r11
80005ef8:	8d 08       	st.w	r6[0x0],r8
80005efa:	c4 5d       	rcall	80006184 <_sbrk>
80005efc:	5b fc       	cp.w	r12,-1
80005efe:	c0 51       	brne	80005f08 <_sbrk_r+0x1c>
80005f00:	6c 08       	ld.w	r8,r6[0x0]
80005f02:	58 08       	cp.w	r8,0
80005f04:	c0 20       	breq	80005f08 <_sbrk_r+0x1c>
80005f06:	8f 38       	st.w	r7[0xc],r8
80005f08:	d8 22       	popm	r4-r7,pc
80005f0a:	d7 03       	nop

80005f0c <sprintf>:
80005f0c:	d4 01       	pushm	lr
80005f0e:	21 7d       	sub	sp,92
80005f10:	e0 68 ff ff 	mov	r8,65535
80005f14:	ea 18 7f ff 	orh	r8,0x7fff
80005f18:	50 58       	stdsp	sp[0x14],r8
80005f1a:	50 28       	stdsp	sp[0x8],r8
80005f1c:	e0 68 02 08 	mov	r8,520
80005f20:	ba 68       	st.h	sp[0xc],r8
80005f22:	3f f8       	mov	r8,-1
80005f24:	ba 78       	st.h	sp[0xe],r8
80005f26:	e0 68 05 f4 	mov	r8,1524
80005f2a:	50 4c       	stdsp	sp[0x10],r12
80005f2c:	16 9a       	mov	r10,r11
80005f2e:	50 0c       	stdsp	sp[0x0],r12
80005f30:	fa c9 ff a0 	sub	r9,sp,-96
80005f34:	70 0c       	ld.w	r12,r8[0x0]
80005f36:	1a 9b       	mov	r11,sp
80005f38:	e0 a0 02 dc 	rcall	800064f0 <_vfprintf_r>
80005f3c:	30 09       	mov	r9,0
80005f3e:	40 08       	lddsp	r8,sp[0x0]
80005f40:	b0 89       	st.b	r8[0x0],r9
80005f42:	2e 9d       	sub	sp,-92
80005f44:	d8 02       	popm	pc
80005f46:	d7 03       	nop

80005f48 <strcpy>:
80005f48:	30 08       	mov	r8,0
80005f4a:	f6 08 07 09 	ld.ub	r9,r11[r8]
80005f4e:	f8 08 0b 09 	st.b	r12[r8],r9
80005f52:	2f f8       	sub	r8,-1
80005f54:	58 09       	cp.w	r9,0
80005f56:	cf a1       	brne	80005f4a <strcpy+0x2>
80005f58:	5e fc       	retal	r12

80005f5a <strlen>:
80005f5a:	30 09       	mov	r9,0
80005f5c:	18 98       	mov	r8,r12
80005f5e:	c0 28       	rjmp	80005f62 <strlen+0x8>
80005f60:	2f f8       	sub	r8,-1
80005f62:	11 8a       	ld.ub	r10,r8[0x0]
80005f64:	f2 0a 18 00 	cp.b	r10,r9
80005f68:	cf c1       	brne	80005f60 <strlen+0x6>
80005f6a:	f0 0c 01 0c 	sub	r12,r8,r12
80005f6e:	5e fc       	retal	r12

80005f70 <_strtol_r>:
80005f70:	d4 31       	pushm	r0-r7,lr
80005f72:	20 3d       	sub	sp,12
80005f74:	e0 68 05 00 	mov	r8,1280
80005f78:	50 2c       	stdsp	sp[0x8],r12
80005f7a:	70 01       	ld.w	r1,r8[0x0]
80005f7c:	16 98       	mov	r8,r11
80005f7e:	11 3e       	ld.ub	lr,r8++
80005f80:	e2 0e 07 06 	ld.ub	r6,r1[lr]
80005f84:	e2 16 00 08 	andl	r6,0x8,COH
80005f88:	cf b1       	brne	80005f7e <_strtol_r+0xe>
80005f8a:	e0 4e 00 2d 	cp.w	lr,45
80005f8e:	c0 41       	brne	80005f96 <_strtol_r+0x26>
80005f90:	11 3e       	ld.ub	lr,r8++
80005f92:	30 16       	mov	r6,1
80005f94:	c0 58       	rjmp	80005f9e <_strtol_r+0x2e>
80005f96:	e0 4e 00 2b 	cp.w	lr,43
80005f9a:	c0 21       	brne	80005f9e <_strtol_r+0x2e>
80005f9c:	11 3e       	ld.ub	lr,r8++
80005f9e:	58 09       	cp.w	r9,0
80005fa0:	5f 0c       	sreq	r12
80005fa2:	59 09       	cp.w	r9,16
80005fa4:	5f 05       	sreq	r5
80005fa6:	30 07       	mov	r7,0
80005fa8:	f9 e5 10 05 	or	r5,r12,r5
80005fac:	ee 05 18 00 	cp.b	r5,r7
80005fb0:	c1 e0       	breq	80005fec <_strtol_r+0x7c>
80005fb2:	e0 4e 00 30 	cp.w	lr,48
80005fb6:	c1 31       	brne	80005fdc <_strtol_r+0x6c>
80005fb8:	11 85       	ld.ub	r5,r8[0x0]
80005fba:	35 84       	mov	r4,88
80005fbc:	37 83       	mov	r3,120
80005fbe:	e8 05 18 00 	cp.b	r5,r4
80005fc2:	5f 04       	sreq	r4
80005fc4:	e6 05 18 00 	cp.b	r5,r3
80005fc8:	5f 05       	sreq	r5
80005fca:	e9 e5 10 05 	or	r5,r4,r5
80005fce:	ee 05 18 00 	cp.b	r5,r7
80005fd2:	c0 50       	breq	80005fdc <_strtol_r+0x6c>
80005fd4:	11 9e       	ld.ub	lr,r8[0x1]
80005fd6:	31 09       	mov	r9,16
80005fd8:	2f e8       	sub	r8,-2
80005fda:	c0 98       	rjmp	80005fec <_strtol_r+0x7c>
80005fdc:	58 0c       	cp.w	r12,0
80005fde:	c0 70       	breq	80005fec <_strtol_r+0x7c>
80005fe0:	e0 4e 00 30 	cp.w	lr,48
80005fe4:	f9 b9 00 08 	moveq	r9,8
80005fe8:	f9 b9 01 0a 	movne	r9,10
80005fec:	e0 6c ff ff 	mov	r12,65535
80005ff0:	ea 1c 7f ff 	orh	r12,0x7fff
80005ff4:	30 07       	mov	r7,0
80005ff6:	30 05       	mov	r5,0
80005ff8:	ea 15 80 00 	orh	r5,0x8000
80005ffc:	0e 93       	mov	r3,r7
80005ffe:	0e 36       	cp.w	r6,r7
80006000:	f8 05 17 00 	moveq	r5,r12
80006004:	0e 9c       	mov	r12,r7
80006006:	ea 09 0d 04 	divu	r4,r5,r9
8000600a:	08 92       	mov	r2,r4
8000600c:	50 05       	stdsp	sp[0x0],r5
8000600e:	e2 0e 07 04 	ld.ub	r4,r1[lr]
80006012:	e1 d4 c0 01 	bfextu	r0,r4,0x0,0x1
80006016:	f9 b0 01 37 	movne	r0,55
8000601a:	f9 b0 00 57 	moveq	r0,87
8000601e:	50 10       	stdsp	sp[0x4],r0
80006020:	fc c5 00 30 	sub	r5,lr,48
80006024:	08 90       	mov	r0,r4
80006026:	e2 10 00 04 	andl	r0,0x4,COH
8000602a:	c0 81       	brne	8000603a <_strtol_r+0xca>
8000602c:	40 10       	lddsp	r0,sp[0x4]
8000602e:	e9 d4 c0 02 	bfextu	r4,r4,0x0,0x2
80006032:	fc 00 01 05 	sub	r5,lr,r0
80006036:	58 04       	cp.w	r4,0
80006038:	c1 c0       	breq	80006070 <_strtol_r+0x100>
8000603a:	12 35       	cp.w	r5,r9
8000603c:	c1 a4       	brge	80006070 <_strtol_r+0x100>
8000603e:	04 3c       	cp.w	r12,r2
80006040:	5f be       	srhi	lr
80006042:	fd e7 13 fe 	or	lr,lr,r7>>0x1f
80006046:	e6 0e 18 00 	cp.b	lr,r3
8000604a:	c1 01       	brne	8000606a <_strtol_r+0xfa>
8000604c:	04 3c       	cp.w	r12,r2
8000604e:	5f 0e       	sreq	lr
80006050:	40 07       	lddsp	r7,sp[0x0]
80006052:	0e 35       	cp.w	r5,r7
80006054:	5f 97       	srgt	r7
80006056:	ef ee 00 0e 	and	lr,r7,lr
8000605a:	e6 0e 18 00 	cp.b	lr,r3
8000605e:	c0 61       	brne	8000606a <_strtol_r+0xfa>
80006060:	b3 3c       	mul	r12,r9
80006062:	30 17       	mov	r7,1
80006064:	ea 0c 00 0c 	add	r12,r5,r12
80006068:	c0 28       	rjmp	8000606c <_strtol_r+0xfc>
8000606a:	3f f7       	mov	r7,-1
8000606c:	11 3e       	ld.ub	lr,r8++
8000606e:	cd 0b       	rjmp	8000600e <_strtol_r+0x9e>
80006070:	5b f7       	cp.w	r7,-1
80006072:	c0 f1       	brne	80006090 <_strtol_r+0x120>
80006074:	e0 69 ff ff 	mov	r9,65535
80006078:	ea 19 7f ff 	orh	r9,0x7fff
8000607c:	30 0c       	mov	r12,0
8000607e:	ea 1c 80 00 	orh	r12,0x8000
80006082:	40 20       	lddsp	r0,sp[0x8]
80006084:	58 06       	cp.w	r6,0
80006086:	f2 0c 17 00 	moveq	r12,r9
8000608a:	32 29       	mov	r9,34
8000608c:	81 39       	st.w	r0[0xc],r9
8000608e:	c0 68       	rjmp	8000609a <_strtol_r+0x12a>
80006090:	f8 09 11 00 	rsub	r9,r12,0
80006094:	58 06       	cp.w	r6,0
80006096:	f2 0c 17 10 	movne	r12,r9
8000609a:	58 0a       	cp.w	r10,0
8000609c:	c0 60       	breq	800060a8 <_strtol_r+0x138>
8000609e:	20 18       	sub	r8,1
800060a0:	58 07       	cp.w	r7,0
800060a2:	f0 0b 17 10 	movne	r11,r8
800060a6:	95 0b       	st.w	r10[0x0],r11
800060a8:	2f dd       	sub	sp,-12
800060aa:	d8 32       	popm	r0-r7,pc

800060ac <strtol>:
800060ac:	d4 01       	pushm	lr
800060ae:	e0 68 05 f4 	mov	r8,1524
800060b2:	14 99       	mov	r9,r10
800060b4:	16 9a       	mov	r10,r11
800060b6:	18 9b       	mov	r11,r12
800060b8:	70 0c       	ld.w	r12,r8[0x0]
800060ba:	c5 bf       	rcall	80005f70 <_strtol_r>
800060bc:	d8 02       	popm	pc
800060be:	d7 03       	nop

800060c0 <_close>:
800060c0:	30 28       	mov	r8,2
800060c2:	d6 73       	breakpoint
800060c4:	3f fc       	mov	r12,-1
800060c6:	35 8b       	mov	r11,88
800060c8:	58 0c       	cp.w	r12,0
800060ca:	5e 4c       	retge	r12
800060cc:	e0 6a 10 38 	mov	r10,4152
800060d0:	95 0b       	st.w	r10[0x0],r11
800060d2:	5e fc       	retal	r12

800060d4 <_lseek>:
800060d4:	30 58       	mov	r8,5
800060d6:	d6 73       	breakpoint
800060d8:	3f fc       	mov	r12,-1
800060da:	35 8b       	mov	r11,88
800060dc:	58 0c       	cp.w	r12,0
800060de:	5e 4c       	retge	r12
800060e0:	e0 6a 10 38 	mov	r10,4152
800060e4:	95 0b       	st.w	r10[0x0],r11
800060e6:	5e fc       	retal	r12

800060e8 <_read>:
800060e8:	30 38       	mov	r8,3
800060ea:	d6 73       	breakpoint
800060ec:	3f fc       	mov	r12,-1
800060ee:	35 8b       	mov	r11,88
800060f0:	58 0c       	cp.w	r12,0
800060f2:	5e 4c       	retge	r12
800060f4:	e0 6a 10 38 	mov	r10,4152
800060f8:	95 0b       	st.w	r10[0x0],r11
800060fa:	5e fc       	retal	r12

800060fc <_write>:
800060fc:	30 48       	mov	r8,4
800060fe:	d6 73       	breakpoint
80006100:	3f fc       	mov	r12,-1
80006102:	35 8b       	mov	r11,88
80006104:	58 0c       	cp.w	r12,0
80006106:	5e 4c       	retge	r12
80006108:	e0 6a 10 38 	mov	r10,4152
8000610c:	95 0b       	st.w	r10[0x0],r11
8000610e:	5e fc       	retal	r12

80006110 <isatty>:
80006110:	30 b8       	mov	r8,11
80006112:	d6 73       	breakpoint
80006114:	3f fc       	mov	r12,-1
80006116:	35 8b       	mov	r11,88
80006118:	58 0c       	cp.w	r12,0
8000611a:	5e 4c       	retge	r12
8000611c:	e0 6a 10 38 	mov	r10,4152
80006120:	95 0b       	st.w	r10[0x0],r11
80006122:	5e fc       	retal	r12

80006124 <_fstat_host>:
80006124:	30 98       	mov	r8,9
80006126:	d6 73       	breakpoint
80006128:	3f fc       	mov	r12,-1
8000612a:	35 8b       	mov	r11,88
8000612c:	58 0c       	cp.w	r12,0
8000612e:	5e 4c       	retge	r12
80006130:	e0 6a 10 38 	mov	r10,4152
80006134:	95 0b       	st.w	r10[0x0],r11
80006136:	5e fc       	retal	r12

80006138 <_fstat>:
80006138:	d4 21       	pushm	r4-r7,lr
8000613a:	21 0d       	sub	sp,64
8000613c:	16 97       	mov	r7,r11
8000613e:	1a 9b       	mov	r11,sp
80006140:	cf 2f       	rcall	80006124 <_fstat_host>
80006142:	c0 34       	brge	80006148 <_fstat+0x10>
80006144:	3f fc       	mov	r12,-1
80006146:	c1 c8       	rjmp	8000617e <_fstat+0x46>
80006148:	40 08       	lddsp	r8,sp[0x0]
8000614a:	ae 08       	st.h	r7[0x0],r8
8000614c:	40 18       	lddsp	r8,sp[0x4]
8000614e:	ae 18       	st.h	r7[0x2],r8
80006150:	40 28       	lddsp	r8,sp[0x8]
80006152:	8f 18       	st.w	r7[0x4],r8
80006154:	40 38       	lddsp	r8,sp[0xc]
80006156:	ae 48       	st.h	r7[0x8],r8
80006158:	40 48       	lddsp	r8,sp[0x10]
8000615a:	ae 58       	st.h	r7[0xa],r8
8000615c:	40 58       	lddsp	r8,sp[0x14]
8000615e:	ae 68       	st.h	r7[0xc],r8
80006160:	40 68       	lddsp	r8,sp[0x18]
80006162:	ae 78       	st.h	r7[0xe],r8
80006164:	40 88       	lddsp	r8,sp[0x20]
80006166:	8f 48       	st.w	r7[0x10],r8
80006168:	40 a8       	lddsp	r8,sp[0x28]
8000616a:	8f b8       	st.w	r7[0x2c],r8
8000616c:	40 c8       	lddsp	r8,sp[0x30]
8000616e:	8f c8       	st.w	r7[0x30],r8
80006170:	40 d8       	lddsp	r8,sp[0x34]
80006172:	8f 58       	st.w	r7[0x14],r8
80006174:	40 e8       	lddsp	r8,sp[0x38]
80006176:	30 0c       	mov	r12,0
80006178:	8f 78       	st.w	r7[0x1c],r8
8000617a:	40 f8       	lddsp	r8,sp[0x3c]
8000617c:	8f 98       	st.w	r7[0x24],r8
8000617e:	2f 0d       	sub	sp,-64
80006180:	d8 22       	popm	r4-r7,pc
80006182:	d7 03       	nop

80006184 <_sbrk>:
80006184:	d4 01       	pushm	lr
80006186:	e0 68 0f ec 	mov	r8,4076
8000618a:	70 09       	ld.w	r9,r8[0x0]
8000618c:	58 09       	cp.w	r9,0
8000618e:	c0 41       	brne	80006196 <_sbrk+0x12>
80006190:	e0 69 10 40 	mov	r9,4160
80006194:	91 09       	st.w	r8[0x0],r9
80006196:	e0 69 0f ec 	mov	r9,4076
8000619a:	e0 6a 70 00 	mov	r10,28672
8000619e:	72 08       	ld.w	r8,r9[0x0]
800061a0:	f0 0c 00 0c 	add	r12,r8,r12
800061a4:	14 3c       	cp.w	r12,r10
800061a6:	e0 8b 00 04 	brhi	800061ae <_sbrk+0x2a>
800061aa:	93 0c       	st.w	r9[0x0],r12
800061ac:	c0 68       	rjmp	800061b8 <_sbrk+0x34>
800061ae:	e0 a0 18 29 	rcall	80009200 <__errno>
800061b2:	30 c8       	mov	r8,12
800061b4:	99 08       	st.w	r12[0x0],r8
800061b6:	3f f8       	mov	r8,-1
800061b8:	10 9c       	mov	r12,r8
800061ba:	d8 02       	popm	pc

800061bc <get_arg>:
800061bc:	d4 31       	pushm	r0-r7,lr
800061be:	20 8d       	sub	sp,32
800061c0:	fa c4 ff bc 	sub	r4,sp,-68
800061c4:	50 4b       	stdsp	sp[0x10],r11
800061c6:	68 2c       	ld.w	r12,r4[0x8]
800061c8:	50 58       	stdsp	sp[0x14],r8
800061ca:	12 96       	mov	r6,r9
800061cc:	78 0b       	ld.w	r11,r12[0x0]
800061ce:	70 05       	ld.w	r5,r8[0x0]
800061d0:	50 6c       	stdsp	sp[0x18],r12
800061d2:	58 0b       	cp.w	r11,0
800061d4:	f4 0b 17 00 	moveq	r11,r10
800061d8:	68 03       	ld.w	r3,r4[0x0]
800061da:	68 11       	ld.w	r1,r4[0x4]
800061dc:	40 49       	lddsp	r9,sp[0x10]
800061de:	30 08       	mov	r8,0
800061e0:	c2 a9       	rjmp	80006434 <get_arg+0x278>
800061e2:	2f fb       	sub	r11,-1
800061e4:	17 8a       	ld.ub	r10,r11[0x0]
800061e6:	32 52       	mov	r2,37
800061e8:	f0 0a 18 00 	cp.b	r10,r8
800061ec:	5f 1c       	srne	r12
800061ee:	e4 0a 18 00 	cp.b	r10,r2
800061f2:	5f 1e       	srne	lr
800061f4:	fd ec 00 0c 	and	r12,lr,r12
800061f8:	f0 0c 18 00 	cp.b	r12,r8
800061fc:	cf 31       	brne	800061e2 <get_arg+0x26>
800061fe:	58 0a       	cp.w	r10,0
80006200:	e0 80 01 27 	breq	8000644e <get_arg+0x292>
80006204:	30 0c       	mov	r12,0
80006206:	3f fa       	mov	r10,-1
80006208:	18 90       	mov	r0,r12
8000620a:	50 3a       	stdsp	sp[0xc],r10
8000620c:	18 94       	mov	r4,r12
8000620e:	18 92       	mov	r2,r12
80006210:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80006214:	16 97       	mov	r7,r11
80006216:	50 7c       	stdsp	sp[0x1c],r12
80006218:	fe cc a9 38 	sub	r12,pc,-22216
8000621c:	0f 3e       	ld.ub	lr,r7++
8000621e:	f8 0e 07 0a 	ld.ub	r10,r12[lr]
80006222:	40 7c       	lddsp	r12,sp[0x1c]
80006224:	14 0c       	add	r12,r10
80006226:	fe ca aa 0e 	sub	r10,pc,-22002
8000622a:	f4 0c 07 0a 	ld.ub	r10,r10[r12]
8000622e:	20 1a       	sub	r10,1
80006230:	50 0a       	stdsp	sp[0x0],r10
80006232:	fe ca aa 86 	sub	r10,pc,-21882
80006236:	f4 0c 07 0c 	ld.ub	r12,r10[r12]
8000623a:	50 7c       	stdsp	sp[0x1c],r12
8000623c:	40 0c       	lddsp	r12,sp[0x0]
8000623e:	58 7c       	cp.w	r12,7
80006240:	e0 8b 00 f3 	brhi	80006426 <get_arg+0x26a>
80006244:	fe ca ac 38 	sub	r10,pc,-21448
80006248:	f4 0c 03 2f 	ld.w	pc,r10[r12<<0x2]
8000624c:	36 8a       	mov	r10,104
8000624e:	f4 0e 18 00 	cp.b	lr,r10
80006252:	e0 80 00 ea 	breq	80006426 <get_arg+0x26a>
80006256:	37 1a       	mov	r10,113
80006258:	f4 0e 18 00 	cp.b	lr,r10
8000625c:	c0 70       	breq	8000626a <get_arg+0xae>
8000625e:	34 ca       	mov	r10,76
80006260:	f4 0e 18 00 	cp.b	lr,r10
80006264:	c0 51       	brne	8000626e <get_arg+0xb2>
80006266:	a3 b4       	sbr	r4,0x3
80006268:	cd f8       	rjmp	80006426 <get_arg+0x26a>
8000626a:	a5 b4       	sbr	r4,0x5
8000626c:	cd d8       	rjmp	80006426 <get_arg+0x26a>
8000626e:	08 9c       	mov	r12,r4
80006270:	0e 9a       	mov	r10,r7
80006272:	a5 ac       	sbr	r12,0x4
80006274:	a5 b4       	sbr	r4,0x5
80006276:	0f 3b       	ld.ub	r11,r7++
80006278:	36 ce       	mov	lr,108
8000627a:	fc 0b 18 00 	cp.b	r11,lr
8000627e:	e0 80 00 d4 	breq	80006426 <get_arg+0x26a>
80006282:	18 94       	mov	r4,r12
80006284:	14 9b       	mov	r11,r10
80006286:	cd 18       	rjmp	80006428 <get_arg+0x26c>
80006288:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000628c:	36 7c       	mov	r12,103
8000628e:	f8 0e 18 00 	cp.b	lr,r12
80006292:	e0 8b 00 27 	brhi	800062e0 <get_arg+0x124>
80006296:	36 5a       	mov	r10,101
80006298:	f4 0e 18 00 	cp.b	lr,r10
8000629c:	c4 82       	brcc	8000632c <get_arg+0x170>
8000629e:	34 fa       	mov	r10,79
800062a0:	f4 0e 18 00 	cp.b	lr,r10
800062a4:	c4 80       	breq	80006334 <get_arg+0x178>
800062a6:	e0 8b 00 0c 	brhi	800062be <get_arg+0x102>
800062aa:	34 5a       	mov	r10,69
800062ac:	f4 0e 18 00 	cp.b	lr,r10
800062b0:	c3 e0       	breq	8000632c <get_arg+0x170>
800062b2:	34 7a       	mov	r10,71
800062b4:	f4 0e 18 00 	cp.b	lr,r10
800062b8:	c3 a0       	breq	8000632c <get_arg+0x170>
800062ba:	34 4a       	mov	r10,68
800062bc:	c0 88       	rjmp	800062cc <get_arg+0x110>
800062be:	35 8a       	mov	r10,88
800062c0:	f4 0e 18 00 	cp.b	lr,r10
800062c4:	c2 c0       	breq	8000631c <get_arg+0x160>
800062c6:	e0 8b 00 07 	brhi	800062d4 <get_arg+0x118>
800062ca:	35 5a       	mov	r10,85
800062cc:	f4 0e 18 00 	cp.b	lr,r10
800062d0:	c3 51       	brne	8000633a <get_arg+0x17e>
800062d2:	c3 18       	rjmp	80006334 <get_arg+0x178>
800062d4:	36 3a       	mov	r10,99
800062d6:	f4 0e 18 00 	cp.b	lr,r10
800062da:	c2 f0       	breq	80006338 <get_arg+0x17c>
800062dc:	36 4a       	mov	r10,100
800062de:	c0 e8       	rjmp	800062fa <get_arg+0x13e>
800062e0:	37 0a       	mov	r10,112
800062e2:	f4 0e 18 00 	cp.b	lr,r10
800062e6:	c2 50       	breq	80006330 <get_arg+0x174>
800062e8:	e0 8b 00 0d 	brhi	80006302 <get_arg+0x146>
800062ec:	36 ea       	mov	r10,110
800062ee:	f4 0e 18 00 	cp.b	lr,r10
800062f2:	c1 f0       	breq	80006330 <get_arg+0x174>
800062f4:	e0 8b 00 14 	brhi	8000631c <get_arg+0x160>
800062f8:	36 9a       	mov	r10,105
800062fa:	f4 0e 18 00 	cp.b	lr,r10
800062fe:	c1 e1       	brne	8000633a <get_arg+0x17e>
80006300:	c0 e8       	rjmp	8000631c <get_arg+0x160>
80006302:	37 5a       	mov	r10,117
80006304:	f4 0e 18 00 	cp.b	lr,r10
80006308:	c0 a0       	breq	8000631c <get_arg+0x160>
8000630a:	37 8a       	mov	r10,120
8000630c:	f4 0e 18 00 	cp.b	lr,r10
80006310:	c0 60       	breq	8000631c <get_arg+0x160>
80006312:	37 3a       	mov	r10,115
80006314:	f4 0e 18 00 	cp.b	lr,r10
80006318:	c1 11       	brne	8000633a <get_arg+0x17e>
8000631a:	c0 b8       	rjmp	80006330 <get_arg+0x174>
8000631c:	ed b4 00 04 	bld	r4,0x4
80006320:	c0 a0       	breq	80006334 <get_arg+0x178>
80006322:	ed b4 00 05 	bld	r4,0x5
80006326:	c0 91       	brne	80006338 <get_arg+0x17c>
80006328:	30 20       	mov	r0,2
8000632a:	c0 88       	rjmp	8000633a <get_arg+0x17e>
8000632c:	30 40       	mov	r0,4
8000632e:	c0 68       	rjmp	8000633a <get_arg+0x17e>
80006330:	30 30       	mov	r0,3
80006332:	c0 48       	rjmp	8000633a <get_arg+0x17e>
80006334:	30 10       	mov	r0,1
80006336:	c0 28       	rjmp	8000633a <get_arg+0x17e>
80006338:	30 00       	mov	r0,0
8000633a:	40 3b       	lddsp	r11,sp[0xc]
8000633c:	5b fb       	cp.w	r11,-1
8000633e:	c0 40       	breq	80006346 <get_arg+0x18a>
80006340:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80006344:	c7 18       	rjmp	80006426 <get_arg+0x26a>
80006346:	58 60       	cp.w	r0,6
80006348:	e0 8b 00 6f 	brhi	80006426 <get_arg+0x26a>
8000634c:	6c 0a       	ld.w	r10,r6[0x0]
8000634e:	ea cc ff ff 	sub	r12,r5,-1
80006352:	fe cb ad 26 	sub	r11,pc,-21210
80006356:	f6 00 03 2f 	ld.w	pc,r11[r0<<0x2]
8000635a:	d7 03       	nop
8000635c:	f4 cb ff f8 	sub	r11,r10,-8
80006360:	8d 0b       	st.w	r6[0x0],r11
80006362:	f4 ea 00 00 	ld.d	r10,r10[0]
80006366:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000636a:	c0 f8       	rjmp	80006388 <get_arg+0x1cc>
8000636c:	f4 cb ff fc 	sub	r11,r10,-4
80006370:	8d 0b       	st.w	r6[0x0],r11
80006372:	74 0a       	ld.w	r10,r10[0x0]
80006374:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80006378:	c0 88       	rjmp	80006388 <get_arg+0x1cc>
8000637a:	f4 cb ff f8 	sub	r11,r10,-8
8000637e:	8d 0b       	st.w	r6[0x0],r11
80006380:	f4 ea 00 00 	ld.d	r10,r10[0]
80006384:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80006388:	0e 9b       	mov	r11,r7
8000638a:	18 95       	mov	r5,r12
8000638c:	c4 e8       	rjmp	80006428 <get_arg+0x26c>
8000638e:	62 0a       	ld.w	r10,r1[0x0]
80006390:	5b fa       	cp.w	r10,-1
80006392:	c0 b1       	brne	800063a8 <get_arg+0x1ec>
80006394:	50 19       	stdsp	sp[0x4],r9
80006396:	50 28       	stdsp	sp[0x8],r8
80006398:	e0 6a 00 80 	mov	r10,128
8000639c:	30 0b       	mov	r11,0
8000639e:	02 9c       	mov	r12,r1
800063a0:	fe b0 fd 9c 	rcall	80005ed8 <memset>
800063a4:	40 28       	lddsp	r8,sp[0x8]
800063a6:	40 19       	lddsp	r9,sp[0x4]
800063a8:	e4 ca 00 01 	sub	r10,r2,1
800063ac:	0e 9b       	mov	r11,r7
800063ae:	50 3a       	stdsp	sp[0xc],r10
800063b0:	f2 0a 0c 49 	max	r9,r9,r10
800063b4:	c3 a8       	rjmp	80006428 <get_arg+0x26c>
800063b6:	62 0a       	ld.w	r10,r1[0x0]
800063b8:	5b fa       	cp.w	r10,-1
800063ba:	c0 b1       	brne	800063d0 <get_arg+0x214>
800063bc:	50 19       	stdsp	sp[0x4],r9
800063be:	50 28       	stdsp	sp[0x8],r8
800063c0:	e0 6a 00 80 	mov	r10,128
800063c4:	30 0b       	mov	r11,0
800063c6:	02 9c       	mov	r12,r1
800063c8:	fe b0 fd 88 	rcall	80005ed8 <memset>
800063cc:	40 28       	lddsp	r8,sp[0x8]
800063ce:	40 19       	lddsp	r9,sp[0x4]
800063d0:	20 12       	sub	r2,1
800063d2:	30 0c       	mov	r12,0
800063d4:	0e 9b       	mov	r11,r7
800063d6:	e2 02 09 2c 	st.w	r1[r2<<0x2],r12
800063da:	f2 02 0c 49 	max	r9,r9,r2
800063de:	c2 58       	rjmp	80006428 <get_arg+0x26c>
800063e0:	16 97       	mov	r7,r11
800063e2:	6c 0a       	ld.w	r10,r6[0x0]
800063e4:	f4 cb ff fc 	sub	r11,r10,-4
800063e8:	8d 0b       	st.w	r6[0x0],r11
800063ea:	74 0a       	ld.w	r10,r10[0x0]
800063ec:	0e 9b       	mov	r11,r7
800063ee:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800063f2:	2f f5       	sub	r5,-1
800063f4:	c1 a8       	rjmp	80006428 <get_arg+0x26c>
800063f6:	fc c2 00 30 	sub	r2,lr,48
800063fa:	c0 68       	rjmp	80006406 <get_arg+0x24a>
800063fc:	e4 02 00 22 	add	r2,r2,r2<<0x2
80006400:	2f f7       	sub	r7,-1
80006402:	f4 02 00 12 	add	r2,r10,r2<<0x1
80006406:	0f 8a       	ld.ub	r10,r7[0x0]
80006408:	58 0a       	cp.w	r10,0
8000640a:	c0 e0       	breq	80006426 <get_arg+0x26a>
8000640c:	23 0a       	sub	r10,48
8000640e:	58 9a       	cp.w	r10,9
80006410:	fe 98 ff f6 	brls	800063fc <get_arg+0x240>
80006414:	c0 98       	rjmp	80006426 <get_arg+0x26a>
80006416:	2f f7       	sub	r7,-1
80006418:	0f 8a       	ld.ub	r10,r7[0x0]
8000641a:	58 0a       	cp.w	r10,0
8000641c:	c0 50       	breq	80006426 <get_arg+0x26a>
8000641e:	23 0a       	sub	r10,48
80006420:	58 9a       	cp.w	r10,9
80006422:	fe 98 ff fa 	brls	80006416 <get_arg+0x25a>
80006426:	0e 9b       	mov	r11,r7
80006428:	40 7c       	lddsp	r12,sp[0x1c]
8000642a:	30 ba       	mov	r10,11
8000642c:	f4 0c 18 00 	cp.b	r12,r10
80006430:	fe 91 fe f0 	brne	80006210 <get_arg+0x54>
80006434:	40 4a       	lddsp	r10,sp[0x10]
80006436:	17 8c       	ld.ub	r12,r11[0x0]
80006438:	0a 3a       	cp.w	r10,r5
8000643a:	5f 4a       	srge	r10
8000643c:	f0 0c 18 00 	cp.b	r12,r8
80006440:	5f 1c       	srne	r12
80006442:	f9 ea 00 0a 	and	r10,r12,r10
80006446:	f0 0a 18 00 	cp.b	r10,r8
8000644a:	fe 91 fe cd 	brne	800061e4 <get_arg+0x28>
8000644e:	30 08       	mov	r8,0
80006450:	17 8a       	ld.ub	r10,r11[0x0]
80006452:	40 42       	lddsp	r2,sp[0x10]
80006454:	e2 05 00 21 	add	r1,r1,r5<<0x2
80006458:	f0 0a 18 00 	cp.b	r10,r8
8000645c:	e4 09 17 10 	movne	r9,r2
80006460:	06 9e       	mov	lr,r3
80006462:	e6 05 00 38 	add	r8,r3,r5<<0x3
80006466:	c2 a8       	rjmp	800064ba <get_arg+0x2fe>
80006468:	62 0a       	ld.w	r10,r1[0x0]
8000646a:	58 3a       	cp.w	r10,3
8000646c:	c1 e0       	breq	800064a8 <get_arg+0x2ec>
8000646e:	e0 89 00 07 	brgt	8000647c <get_arg+0x2c0>
80006472:	58 1a       	cp.w	r10,1
80006474:	c1 a0       	breq	800064a8 <get_arg+0x2ec>
80006476:	58 2a       	cp.w	r10,2
80006478:	c1 81       	brne	800064a8 <get_arg+0x2ec>
8000647a:	c0 58       	rjmp	80006484 <get_arg+0x2c8>
8000647c:	58 5a       	cp.w	r10,5
8000647e:	c0 c0       	breq	80006496 <get_arg+0x2da>
80006480:	c0 b5       	brlt	80006496 <get_arg+0x2da>
80006482:	c1 38       	rjmp	800064a8 <get_arg+0x2ec>
80006484:	6c 0a       	ld.w	r10,r6[0x0]
80006486:	f4 cc ff f8 	sub	r12,r10,-8
8000648a:	8d 0c       	st.w	r6[0x0],r12
8000648c:	f4 e2 00 00 	ld.d	r2,r10[0]
80006490:	f0 e3 00 00 	st.d	r8[0],r2
80006494:	c1 08       	rjmp	800064b4 <get_arg+0x2f8>
80006496:	6c 0a       	ld.w	r10,r6[0x0]
80006498:	f4 cc ff f8 	sub	r12,r10,-8
8000649c:	8d 0c       	st.w	r6[0x0],r12
8000649e:	f4 e2 00 00 	ld.d	r2,r10[0]
800064a2:	f0 e3 00 00 	st.d	r8[0],r2
800064a6:	c0 78       	rjmp	800064b4 <get_arg+0x2f8>
800064a8:	6c 0a       	ld.w	r10,r6[0x0]
800064aa:	f4 cc ff fc 	sub	r12,r10,-4
800064ae:	8d 0c       	st.w	r6[0x0],r12
800064b0:	74 0a       	ld.w	r10,r10[0x0]
800064b2:	91 0a       	st.w	r8[0x0],r10
800064b4:	2f f5       	sub	r5,-1
800064b6:	2f 88       	sub	r8,-8
800064b8:	2f c1       	sub	r1,-4
800064ba:	12 35       	cp.w	r5,r9
800064bc:	fe 9a ff d6 	brle	80006468 <get_arg+0x2ac>
800064c0:	40 6c       	lddsp	r12,sp[0x18]
800064c2:	40 52       	lddsp	r2,sp[0x14]
800064c4:	99 0b       	st.w	r12[0x0],r11
800064c6:	1c 93       	mov	r3,lr
800064c8:	40 4b       	lddsp	r11,sp[0x10]
800064ca:	85 05       	st.w	r2[0x0],r5
800064cc:	fc 0b 00 3c 	add	r12,lr,r11<<0x3
800064d0:	2f 8d       	sub	sp,-32
800064d2:	d8 32       	popm	r0-r7,pc

800064d4 <__sprint_r>:
800064d4:	d4 21       	pushm	r4-r7,lr
800064d6:	14 97       	mov	r7,r10
800064d8:	74 28       	ld.w	r8,r10[0x8]
800064da:	58 08       	cp.w	r8,0
800064dc:	c0 41       	brne	800064e4 <__sprint_r+0x10>
800064de:	95 18       	st.w	r10[0x4],r8
800064e0:	10 9c       	mov	r12,r8
800064e2:	d8 22       	popm	r4-r7,pc
800064e4:	e0 a0 18 c8 	rcall	80009674 <__sfvwrite_r>
800064e8:	30 08       	mov	r8,0
800064ea:	8f 18       	st.w	r7[0x4],r8
800064ec:	8f 28       	st.w	r7[0x8],r8
800064ee:	d8 22       	popm	r4-r7,pc

800064f0 <_vfprintf_r>:
800064f0:	d4 31       	pushm	r0-r7,lr
800064f2:	fa cd 06 bc 	sub	sp,sp,1724
800064f6:	51 09       	stdsp	sp[0x40],r9
800064f8:	16 91       	mov	r1,r11
800064fa:	14 97       	mov	r7,r10
800064fc:	18 95       	mov	r5,r12
800064fe:	e0 a0 1a 27 	rcall	8000994c <_localeconv_r>
80006502:	78 0c       	ld.w	r12,r12[0x0]
80006504:	50 cc       	stdsp	sp[0x30],r12
80006506:	58 05       	cp.w	r5,0
80006508:	c0 70       	breq	80006516 <_vfprintf_r+0x26>
8000650a:	6a 68       	ld.w	r8,r5[0x18]
8000650c:	58 08       	cp.w	r8,0
8000650e:	c0 41       	brne	80006516 <_vfprintf_r+0x26>
80006510:	0a 9c       	mov	r12,r5
80006512:	e0 a0 17 53 	rcall	800093b8 <__sinit>
80006516:	fe c8 aa 22 	sub	r8,pc,-21982
8000651a:	10 31       	cp.w	r1,r8
8000651c:	c0 31       	brne	80006522 <_vfprintf_r+0x32>
8000651e:	6a 01       	ld.w	r1,r5[0x0]
80006520:	c0 c8       	rjmp	80006538 <_vfprintf_r+0x48>
80006522:	fe c8 aa 0e 	sub	r8,pc,-22002
80006526:	10 31       	cp.w	r1,r8
80006528:	c0 31       	brne	8000652e <_vfprintf_r+0x3e>
8000652a:	6a 11       	ld.w	r1,r5[0x4]
8000652c:	c0 68       	rjmp	80006538 <_vfprintf_r+0x48>
8000652e:	fe c8 a9 fa 	sub	r8,pc,-22022
80006532:	10 31       	cp.w	r1,r8
80006534:	c0 21       	brne	80006538 <_vfprintf_r+0x48>
80006536:	6a 21       	ld.w	r1,r5[0x8]
80006538:	82 68       	ld.sh	r8,r1[0xc]
8000653a:	ed b8 00 03 	bld	r8,0x3
8000653e:	c0 41       	brne	80006546 <_vfprintf_r+0x56>
80006540:	62 48       	ld.w	r8,r1[0x10]
80006542:	58 08       	cp.w	r8,0
80006544:	c0 71       	brne	80006552 <_vfprintf_r+0x62>
80006546:	02 9b       	mov	r11,r1
80006548:	0a 9c       	mov	r12,r5
8000654a:	e0 a0 0f 61 	rcall	8000840c <__swsetup_r>
8000654e:	e0 81 0f 58 	brne	800083fe <_vfprintf_r+0x1f0e>
80006552:	82 68       	ld.sh	r8,r1[0xc]
80006554:	10 99       	mov	r9,r8
80006556:	e2 19 00 1a 	andl	r9,0x1a,COH
8000655a:	58 a9       	cp.w	r9,10
8000655c:	c3 c1       	brne	800065d4 <_vfprintf_r+0xe4>
8000655e:	82 79       	ld.sh	r9,r1[0xe]
80006560:	30 0a       	mov	r10,0
80006562:	f4 09 19 00 	cp.h	r9,r10
80006566:	c3 75       	brlt	800065d4 <_vfprintf_r+0xe4>
80006568:	a1 d8       	cbr	r8,0x1
8000656a:	fb 58 05 d0 	st.h	sp[1488],r8
8000656e:	62 88       	ld.w	r8,r1[0x20]
80006570:	fb 48 05 e4 	st.w	sp[1508],r8
80006574:	62 a8       	ld.w	r8,r1[0x28]
80006576:	fb 48 05 ec 	st.w	sp[1516],r8
8000657a:	fa c8 ff bc 	sub	r8,sp,-68
8000657e:	fb 48 05 d4 	st.w	sp[1492],r8
80006582:	fb 48 05 c4 	st.w	sp[1476],r8
80006586:	e0 68 04 00 	mov	r8,1024
8000658a:	fb 48 05 d8 	st.w	sp[1496],r8
8000658e:	fb 48 05 cc 	st.w	sp[1484],r8
80006592:	30 08       	mov	r8,0
80006594:	fb 59 05 d2 	st.h	sp[1490],r9
80006598:	0e 9a       	mov	r10,r7
8000659a:	41 09       	lddsp	r9,sp[0x40]
8000659c:	fa c7 fa 3c 	sub	r7,sp,-1476
800065a0:	fb 48 05 dc 	st.w	sp[1500],r8
800065a4:	0a 9c       	mov	r12,r5
800065a6:	0e 9b       	mov	r11,r7
800065a8:	ca 4f       	rcall	800064f0 <_vfprintf_r>
800065aa:	50 bc       	stdsp	sp[0x2c],r12
800065ac:	c0 95       	brlt	800065be <_vfprintf_r+0xce>
800065ae:	0e 9b       	mov	r11,r7
800065b0:	0a 9c       	mov	r12,r5
800065b2:	e0 a0 16 2d 	rcall	8000920c <_fflush_r>
800065b6:	40 be       	lddsp	lr,sp[0x2c]
800065b8:	f9 be 01 ff 	movne	lr,-1
800065bc:	50 be       	stdsp	sp[0x2c],lr
800065be:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800065c2:	ed b8 00 06 	bld	r8,0x6
800065c6:	e0 81 0f 1e 	brne	80008402 <_vfprintf_r+0x1f12>
800065ca:	82 68       	ld.sh	r8,r1[0xc]
800065cc:	a7 a8       	sbr	r8,0x6
800065ce:	a2 68       	st.h	r1[0xc],r8
800065d0:	e0 8f 0f 19 	bral	80008402 <_vfprintf_r+0x1f12>
800065d4:	30 08       	mov	r8,0
800065d6:	fb 48 06 b4 	st.w	sp[1716],r8
800065da:	fb 48 06 90 	st.w	sp[1680],r8
800065de:	fb 48 06 8c 	st.w	sp[1676],r8
800065e2:	fb 48 06 b0 	st.w	sp[1712],r8
800065e6:	30 08       	mov	r8,0
800065e8:	30 09       	mov	r9,0
800065ea:	50 a7       	stdsp	sp[0x28],r7
800065ec:	50 78       	stdsp	sp[0x1c],r8
800065ee:	fa c3 f9 e0 	sub	r3,sp,-1568
800065f2:	3f f8       	mov	r8,-1
800065f4:	50 59       	stdsp	sp[0x14],r9
800065f6:	fb 43 06 88 	st.w	sp[1672],r3
800065fa:	fb 48 05 44 	st.w	sp[1348],r8
800065fe:	50 69       	stdsp	sp[0x18],r9
80006600:	50 d9       	stdsp	sp[0x34],r9
80006602:	50 e9       	stdsp	sp[0x38],r9
80006604:	50 b9       	stdsp	sp[0x2c],r9
80006606:	12 97       	mov	r7,r9
80006608:	0a 94       	mov	r4,r5
8000660a:	40 a2       	lddsp	r2,sp[0x28]
8000660c:	32 5a       	mov	r10,37
8000660e:	30 08       	mov	r8,0
80006610:	c0 28       	rjmp	80006614 <_vfprintf_r+0x124>
80006612:	2f f2       	sub	r2,-1
80006614:	05 89       	ld.ub	r9,r2[0x0]
80006616:	f0 09 18 00 	cp.b	r9,r8
8000661a:	5f 1b       	srne	r11
8000661c:	f4 09 18 00 	cp.b	r9,r10
80006620:	5f 19       	srne	r9
80006622:	f3 eb 00 0b 	and	r11,r9,r11
80006626:	f0 0b 18 00 	cp.b	r11,r8
8000662a:	cf 41       	brne	80006612 <_vfprintf_r+0x122>
8000662c:	40 ab       	lddsp	r11,sp[0x28]
8000662e:	e4 0b 01 06 	sub	r6,r2,r11
80006632:	c1 f0       	breq	80006670 <_vfprintf_r+0x180>
80006634:	fa f8 06 90 	ld.w	r8,sp[1680]
80006638:	0c 08       	add	r8,r6
8000663a:	87 0b       	st.w	r3[0x0],r11
8000663c:	fb 48 06 90 	st.w	sp[1680],r8
80006640:	87 16       	st.w	r3[0x4],r6
80006642:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006646:	2f f8       	sub	r8,-1
80006648:	fb 48 06 8c 	st.w	sp[1676],r8
8000664c:	58 78       	cp.w	r8,7
8000664e:	e0 89 00 05 	brgt	80006658 <_vfprintf_r+0x168>
80006652:	2f 83       	sub	r3,-8
80006654:	c0 b8       	rjmp	8000666a <_vfprintf_r+0x17a>
80006656:	d7 03       	nop
80006658:	fa ca f9 78 	sub	r10,sp,-1672
8000665c:	02 9b       	mov	r11,r1
8000665e:	08 9c       	mov	r12,r4
80006660:	c3 af       	rcall	800064d4 <__sprint_r>
80006662:	e0 81 0e ca 	brne	800083f6 <_vfprintf_r+0x1f06>
80006666:	fa c3 f9 e0 	sub	r3,sp,-1568
8000666a:	40 ba       	lddsp	r10,sp[0x2c]
8000666c:	0c 0a       	add	r10,r6
8000666e:	50 ba       	stdsp	sp[0x2c],r10
80006670:	05 89       	ld.ub	r9,r2[0x0]
80006672:	30 08       	mov	r8,0
80006674:	f0 09 18 00 	cp.b	r9,r8
80006678:	e0 80 0e ae 	breq	800083d4 <_vfprintf_r+0x1ee4>
8000667c:	e4 c6 ff ff 	sub	r6,r2,-1
80006680:	30 09       	mov	r9,0
80006682:	50 a6       	stdsp	sp[0x28],r6
80006684:	fb 68 06 bb 	st.b	sp[1723],r8
80006688:	0e 96       	mov	r6,r7
8000668a:	3f f8       	mov	r8,-1
8000668c:	50 93       	stdsp	sp[0x24],r3
8000668e:	50 41       	stdsp	sp[0x10],r1
80006690:	0e 93       	mov	r3,r7
80006692:	04 91       	mov	r1,r2
80006694:	50 89       	stdsp	sp[0x20],r9
80006696:	50 28       	stdsp	sp[0x8],r8
80006698:	50 39       	stdsp	sp[0xc],r9
8000669a:	12 95       	mov	r5,r9
8000669c:	12 90       	mov	r0,r9
8000669e:	40 a7       	lddsp	r7,sp[0x28]
800066a0:	08 92       	mov	r2,r4
800066a2:	c0 78       	rjmp	800066b0 <_vfprintf_r+0x1c0>
800066a4:	3f fe       	mov	lr,-1
800066a6:	08 97       	mov	r7,r4
800066a8:	50 2e       	stdsp	sp[0x8],lr
800066aa:	c0 38       	rjmp	800066b0 <_vfprintf_r+0x1c0>
800066ac:	30 0c       	mov	r12,0
800066ae:	50 3c       	stdsp	sp[0xc],r12
800066b0:	0f 38       	ld.ub	r8,r7++
800066b2:	c0 28       	rjmp	800066b6 <_vfprintf_r+0x1c6>
800066b4:	12 90       	mov	r0,r9
800066b6:	f0 c9 00 20 	sub	r9,r8,32
800066ba:	e0 49 00 58 	cp.w	r9,88
800066be:	e0 8b 0a 3b 	brhi	80007b34 <_vfprintf_r+0x1644>
800066c2:	fe cb b0 7a 	sub	r11,pc,-20358
800066c6:	f6 09 03 2f 	ld.w	pc,r11[r9<<0x2]
800066ca:	50 a7       	stdsp	sp[0x28],r7
800066cc:	50 80       	stdsp	sp[0x20],r0
800066ce:	0c 97       	mov	r7,r6
800066d0:	04 94       	mov	r4,r2
800066d2:	06 96       	mov	r6,r3
800066d4:	02 92       	mov	r2,r1
800066d6:	fe ca ae 52 	sub	r10,pc,-20910
800066da:	40 93       	lddsp	r3,sp[0x24]
800066dc:	10 90       	mov	r0,r8
800066de:	40 41       	lddsp	r1,sp[0x10]
800066e0:	50 da       	stdsp	sp[0x34],r10
800066e2:	e0 8f 08 9c 	bral	8000781a <_vfprintf_r+0x132a>
800066e6:	30 08       	mov	r8,0
800066e8:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800066ec:	f0 09 18 00 	cp.b	r9,r8
800066f0:	ce 01       	brne	800066b0 <_vfprintf_r+0x1c0>
800066f2:	32 08       	mov	r8,32
800066f4:	c6 e8       	rjmp	800067d0 <_vfprintf_r+0x2e0>
800066f6:	a1 a5       	sbr	r5,0x0
800066f8:	cd cb       	rjmp	800066b0 <_vfprintf_r+0x1c0>
800066fa:	0f 89       	ld.ub	r9,r7[0x0]
800066fc:	f2 c8 00 30 	sub	r8,r9,48
80006700:	58 98       	cp.w	r8,9
80006702:	e0 8b 00 1d 	brhi	8000673c <_vfprintf_r+0x24c>
80006706:	ee c8 ff ff 	sub	r8,r7,-1
8000670a:	30 0b       	mov	r11,0
8000670c:	23 09       	sub	r9,48
8000670e:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80006712:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80006716:	11 39       	ld.ub	r9,r8++
80006718:	f2 ca 00 30 	sub	r10,r9,48
8000671c:	58 9a       	cp.w	r10,9
8000671e:	fe 98 ff f7 	brls	8000670c <_vfprintf_r+0x21c>
80006722:	e0 49 00 24 	cp.w	r9,36
80006726:	cc 31       	brne	800066ac <_vfprintf_r+0x1bc>
80006728:	e0 4b 00 20 	cp.w	r11,32
8000672c:	e0 89 0e 64 	brgt	800083f4 <_vfprintf_r+0x1f04>
80006730:	20 1b       	sub	r11,1
80006732:	fa f9 06 b4 	ld.w	r9,sp[1716]
80006736:	12 3b       	cp.w	r11,r9
80006738:	c0 95       	brlt	8000674a <_vfprintf_r+0x25a>
8000673a:	c1 08       	rjmp	8000675a <_vfprintf_r+0x26a>
8000673c:	fa f9 06 b4 	ld.w	r9,sp[1716]
80006740:	ec ca ff ff 	sub	r10,r6,-1
80006744:	12 36       	cp.w	r6,r9
80006746:	c1 f5       	brlt	80006784 <_vfprintf_r+0x294>
80006748:	c2 68       	rjmp	80006794 <_vfprintf_r+0x2a4>
8000674a:	fa c9 f9 44 	sub	r9,sp,-1724
8000674e:	10 97       	mov	r7,r8
80006750:	f2 0b 00 3b 	add	r11,r9,r11<<0x3
80006754:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80006758:	c3 58       	rjmp	800067c2 <_vfprintf_r+0x2d2>
8000675a:	10 97       	mov	r7,r8
8000675c:	fa c8 f9 50 	sub	r8,sp,-1712
80006760:	1a d8       	st.w	--sp,r8
80006762:	fa c8 fa b8 	sub	r8,sp,-1352
80006766:	1a d8       	st.w	--sp,r8
80006768:	fa c8 fb b4 	sub	r8,sp,-1100
8000676c:	02 9a       	mov	r10,r1
8000676e:	1a d8       	st.w	--sp,r8
80006770:	04 9c       	mov	r12,r2
80006772:	fa c8 f9 40 	sub	r8,sp,-1728
80006776:	fa c9 ff b4 	sub	r9,sp,-76
8000677a:	fe b0 fd 21 	rcall	800061bc <get_arg>
8000677e:	2f dd       	sub	sp,-12
80006780:	78 00       	ld.w	r0,r12[0x0]
80006782:	c2 08       	rjmp	800067c2 <_vfprintf_r+0x2d2>
80006784:	fa ce f9 44 	sub	lr,sp,-1724
80006788:	14 96       	mov	r6,r10
8000678a:	fc 03 00 38 	add	r8,lr,r3<<0x3
8000678e:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80006792:	c1 88       	rjmp	800067c2 <_vfprintf_r+0x2d2>
80006794:	41 08       	lddsp	r8,sp[0x40]
80006796:	59 f9       	cp.w	r9,31
80006798:	e0 89 00 11 	brgt	800067ba <_vfprintf_r+0x2ca>
8000679c:	f0 cb ff fc 	sub	r11,r8,-4
800067a0:	51 0b       	stdsp	sp[0x40],r11
800067a2:	70 00       	ld.w	r0,r8[0x0]
800067a4:	fa cc f9 44 	sub	r12,sp,-1724
800067a8:	f8 09 00 38 	add	r8,r12,r9<<0x3
800067ac:	f1 40 fd 88 	st.w	r8[-632],r0
800067b0:	2f f9       	sub	r9,-1
800067b2:	14 96       	mov	r6,r10
800067b4:	fb 49 06 b4 	st.w	sp[1716],r9
800067b8:	c0 58       	rjmp	800067c2 <_vfprintf_r+0x2d2>
800067ba:	70 00       	ld.w	r0,r8[0x0]
800067bc:	14 96       	mov	r6,r10
800067be:	2f c8       	sub	r8,-4
800067c0:	51 08       	stdsp	sp[0x40],r8
800067c2:	58 00       	cp.w	r0,0
800067c4:	fe 94 ff 76 	brge	800066b0 <_vfprintf_r+0x1c0>
800067c8:	5c 30       	neg	r0
800067ca:	a3 a5       	sbr	r5,0x2
800067cc:	c7 2b       	rjmp	800066b0 <_vfprintf_r+0x1c0>
800067ce:	32 b8       	mov	r8,43
800067d0:	fb 68 06 bb 	st.b	sp[1723],r8
800067d4:	c6 eb       	rjmp	800066b0 <_vfprintf_r+0x1c0>
800067d6:	0f 38       	ld.ub	r8,r7++
800067d8:	e0 48 00 2a 	cp.w	r8,42
800067dc:	c0 30       	breq	800067e2 <_vfprintf_r+0x2f2>
800067de:	30 09       	mov	r9,0
800067e0:	c7 98       	rjmp	800068d2 <_vfprintf_r+0x3e2>
800067e2:	0f 88       	ld.ub	r8,r7[0x0]
800067e4:	f0 c9 00 30 	sub	r9,r8,48
800067e8:	58 99       	cp.w	r9,9
800067ea:	e0 8b 00 1f 	brhi	80006828 <_vfprintf_r+0x338>
800067ee:	ee c4 ff ff 	sub	r4,r7,-1
800067f2:	30 0b       	mov	r11,0
800067f4:	23 08       	sub	r8,48
800067f6:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800067fa:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
800067fe:	09 38       	ld.ub	r8,r4++
80006800:	f0 c9 00 30 	sub	r9,r8,48
80006804:	58 99       	cp.w	r9,9
80006806:	fe 98 ff f7 	brls	800067f4 <_vfprintf_r+0x304>
8000680a:	e0 48 00 24 	cp.w	r8,36
8000680e:	fe 91 ff 4f 	brne	800066ac <_vfprintf_r+0x1bc>
80006812:	e0 4b 00 20 	cp.w	r11,32
80006816:	e0 89 0d ef 	brgt	800083f4 <_vfprintf_r+0x1f04>
8000681a:	20 1b       	sub	r11,1
8000681c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006820:	10 3b       	cp.w	r11,r8
80006822:	c0 a5       	brlt	80006836 <_vfprintf_r+0x346>
80006824:	c1 18       	rjmp	80006846 <_vfprintf_r+0x356>
80006826:	d7 03       	nop
80006828:	fa fa 06 b4 	ld.w	r10,sp[1716]
8000682c:	ec c9 ff ff 	sub	r9,r6,-1
80006830:	14 36       	cp.w	r6,r10
80006832:	c1 f5       	brlt	80006870 <_vfprintf_r+0x380>
80006834:	c2 88       	rjmp	80006884 <_vfprintf_r+0x394>
80006836:	fa ca f9 44 	sub	r10,sp,-1724
8000683a:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000683e:	f6 fb fd 88 	ld.w	r11,r11[-632]
80006842:	50 2b       	stdsp	sp[0x8],r11
80006844:	c3 c8       	rjmp	800068bc <_vfprintf_r+0x3cc>
80006846:	fa c8 f9 50 	sub	r8,sp,-1712
8000684a:	1a d8       	st.w	--sp,r8
8000684c:	fa c8 fa b8 	sub	r8,sp,-1352
80006850:	1a d8       	st.w	--sp,r8
80006852:	fa c8 fb b4 	sub	r8,sp,-1100
80006856:	02 9a       	mov	r10,r1
80006858:	1a d8       	st.w	--sp,r8
8000685a:	04 9c       	mov	r12,r2
8000685c:	fa c8 f9 40 	sub	r8,sp,-1728
80006860:	fa c9 ff b4 	sub	r9,sp,-76
80006864:	fe b0 fc ac 	rcall	800061bc <get_arg>
80006868:	2f dd       	sub	sp,-12
8000686a:	78 0c       	ld.w	r12,r12[0x0]
8000686c:	50 2c       	stdsp	sp[0x8],r12
8000686e:	c2 78       	rjmp	800068bc <_vfprintf_r+0x3cc>
80006870:	12 96       	mov	r6,r9
80006872:	0e 94       	mov	r4,r7
80006874:	fa c9 f9 44 	sub	r9,sp,-1724
80006878:	f2 03 00 38 	add	r8,r9,r3<<0x3
8000687c:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80006880:	50 28       	stdsp	sp[0x8],r8
80006882:	c1 d8       	rjmp	800068bc <_vfprintf_r+0x3cc>
80006884:	41 08       	lddsp	r8,sp[0x40]
80006886:	59 fa       	cp.w	r10,31
80006888:	e0 89 00 14 	brgt	800068b0 <_vfprintf_r+0x3c0>
8000688c:	f0 cb ff fc 	sub	r11,r8,-4
80006890:	70 08       	ld.w	r8,r8[0x0]
80006892:	51 0b       	stdsp	sp[0x40],r11
80006894:	50 28       	stdsp	sp[0x8],r8
80006896:	fa c6 f9 44 	sub	r6,sp,-1724
8000689a:	40 2e       	lddsp	lr,sp[0x8]
8000689c:	ec 0a 00 38 	add	r8,r6,r10<<0x3
800068a0:	f1 4e fd 88 	st.w	r8[-632],lr
800068a4:	2f fa       	sub	r10,-1
800068a6:	0e 94       	mov	r4,r7
800068a8:	fb 4a 06 b4 	st.w	sp[1716],r10
800068ac:	12 96       	mov	r6,r9
800068ae:	c0 78       	rjmp	800068bc <_vfprintf_r+0x3cc>
800068b0:	70 0c       	ld.w	r12,r8[0x0]
800068b2:	0e 94       	mov	r4,r7
800068b4:	2f c8       	sub	r8,-4
800068b6:	50 2c       	stdsp	sp[0x8],r12
800068b8:	12 96       	mov	r6,r9
800068ba:	51 08       	stdsp	sp[0x40],r8
800068bc:	40 2b       	lddsp	r11,sp[0x8]
800068be:	58 0b       	cp.w	r11,0
800068c0:	fe 95 fe f2 	brlt	800066a4 <_vfprintf_r+0x1b4>
800068c4:	08 97       	mov	r7,r4
800068c6:	cf 5a       	rjmp	800066b0 <_vfprintf_r+0x1c0>
800068c8:	f2 09 00 29 	add	r9,r9,r9<<0x2
800068cc:	0f 38       	ld.ub	r8,r7++
800068ce:	f4 09 00 19 	add	r9,r10,r9<<0x1
800068d2:	f0 ca 00 30 	sub	r10,r8,48
800068d6:	58 9a       	cp.w	r10,9
800068d8:	fe 98 ff f8 	brls	800068c8 <_vfprintf_r+0x3d8>
800068dc:	3f fa       	mov	r10,-1
800068de:	f2 0a 0c 49 	max	r9,r9,r10
800068e2:	50 29       	stdsp	sp[0x8],r9
800068e4:	ce 9a       	rjmp	800066b6 <_vfprintf_r+0x1c6>
800068e6:	a7 b5       	sbr	r5,0x7
800068e8:	ce 4a       	rjmp	800066b0 <_vfprintf_r+0x1c0>
800068ea:	30 09       	mov	r9,0
800068ec:	23 08       	sub	r8,48
800068ee:	f2 09 00 29 	add	r9,r9,r9<<0x2
800068f2:	f0 09 00 19 	add	r9,r8,r9<<0x1
800068f6:	0f 38       	ld.ub	r8,r7++
800068f8:	f0 ca 00 30 	sub	r10,r8,48
800068fc:	58 9a       	cp.w	r10,9
800068fe:	fe 98 ff f7 	brls	800068ec <_vfprintf_r+0x3fc>
80006902:	e0 48 00 24 	cp.w	r8,36
80006906:	fe 91 fe d7 	brne	800066b4 <_vfprintf_r+0x1c4>
8000690a:	e0 49 00 20 	cp.w	r9,32
8000690e:	e0 89 0d 73 	brgt	800083f4 <_vfprintf_r+0x1f04>
80006912:	f2 c3 00 01 	sub	r3,r9,1
80006916:	30 19       	mov	r9,1
80006918:	50 39       	stdsp	sp[0xc],r9
8000691a:	cc ba       	rjmp	800066b0 <_vfprintf_r+0x1c0>
8000691c:	a3 b5       	sbr	r5,0x3
8000691e:	cc 9a       	rjmp	800066b0 <_vfprintf_r+0x1c0>
80006920:	a7 a5       	sbr	r5,0x6
80006922:	cc 7a       	rjmp	800066b0 <_vfprintf_r+0x1c0>
80006924:	0a 99       	mov	r9,r5
80006926:	0e 98       	mov	r8,r7
80006928:	a5 a9       	sbr	r9,0x4
8000692a:	a5 b5       	sbr	r5,0x5
8000692c:	11 3a       	ld.ub	r10,r8++
8000692e:	36 ce       	mov	lr,108
80006930:	fc 0a 18 00 	cp.b	r10,lr
80006934:	c0 31       	brne	8000693a <_vfprintf_r+0x44a>
80006936:	10 97       	mov	r7,r8
80006938:	cb ca       	rjmp	800066b0 <_vfprintf_r+0x1c0>
8000693a:	12 95       	mov	r5,r9
8000693c:	cb aa       	rjmp	800066b0 <_vfprintf_r+0x1c0>
8000693e:	a5 b5       	sbr	r5,0x5
80006940:	cb 8a       	rjmp	800066b0 <_vfprintf_r+0x1c0>
80006942:	50 a7       	stdsp	sp[0x28],r7
80006944:	50 80       	stdsp	sp[0x20],r0
80006946:	0c 97       	mov	r7,r6
80006948:	10 90       	mov	r0,r8
8000694a:	06 96       	mov	r6,r3
8000694c:	04 94       	mov	r4,r2
8000694e:	40 93       	lddsp	r3,sp[0x24]
80006950:	02 92       	mov	r2,r1
80006952:	0e 99       	mov	r9,r7
80006954:	40 41       	lddsp	r1,sp[0x10]
80006956:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000695a:	40 3c       	lddsp	r12,sp[0xc]
8000695c:	58 0c       	cp.w	r12,0
8000695e:	c1 d0       	breq	80006998 <_vfprintf_r+0x4a8>
80006960:	10 36       	cp.w	r6,r8
80006962:	c0 64       	brge	8000696e <_vfprintf_r+0x47e>
80006964:	fa cb f9 44 	sub	r11,sp,-1724
80006968:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000696c:	c1 d8       	rjmp	800069a6 <_vfprintf_r+0x4b6>
8000696e:	fa c8 f9 50 	sub	r8,sp,-1712
80006972:	1a d8       	st.w	--sp,r8
80006974:	fa c8 fa b8 	sub	r8,sp,-1352
80006978:	1a d8       	st.w	--sp,r8
8000697a:	fa c8 fb b4 	sub	r8,sp,-1100
8000697e:	1a d8       	st.w	--sp,r8
80006980:	fa c8 f9 40 	sub	r8,sp,-1728
80006984:	fa c9 ff b4 	sub	r9,sp,-76
80006988:	04 9a       	mov	r10,r2
8000698a:	0c 9b       	mov	r11,r6
8000698c:	08 9c       	mov	r12,r4
8000698e:	fe b0 fc 17 	rcall	800061bc <get_arg>
80006992:	2f dd       	sub	sp,-12
80006994:	19 b8       	ld.ub	r8,r12[0x3]
80006996:	c2 28       	rjmp	800069da <_vfprintf_r+0x4ea>
80006998:	2f f7       	sub	r7,-1
8000699a:	10 39       	cp.w	r9,r8
8000699c:	c0 84       	brge	800069ac <_vfprintf_r+0x4bc>
8000699e:	fa ca f9 44 	sub	r10,sp,-1724
800069a2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800069a6:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
800069aa:	c1 88       	rjmp	800069da <_vfprintf_r+0x4ea>
800069ac:	41 09       	lddsp	r9,sp[0x40]
800069ae:	59 f8       	cp.w	r8,31
800069b0:	e0 89 00 12 	brgt	800069d4 <_vfprintf_r+0x4e4>
800069b4:	f2 ca ff fc 	sub	r10,r9,-4
800069b8:	51 0a       	stdsp	sp[0x40],r10
800069ba:	72 09       	ld.w	r9,r9[0x0]
800069bc:	fa c6 f9 44 	sub	r6,sp,-1724
800069c0:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800069c4:	2f f8       	sub	r8,-1
800069c6:	f5 49 fd 88 	st.w	r10[-632],r9
800069ca:	fb 48 06 b4 	st.w	sp[1716],r8
800069ce:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
800069d2:	c0 48       	rjmp	800069da <_vfprintf_r+0x4ea>
800069d4:	13 b8       	ld.ub	r8,r9[0x3]
800069d6:	2f c9       	sub	r9,-4
800069d8:	51 09       	stdsp	sp[0x40],r9
800069da:	fb 68 06 60 	st.b	sp[1632],r8
800069de:	30 0e       	mov	lr,0
800069e0:	30 08       	mov	r8,0
800069e2:	30 12       	mov	r2,1
800069e4:	fb 68 06 bb 	st.b	sp[1723],r8
800069e8:	50 2e       	stdsp	sp[0x8],lr
800069ea:	e0 8f 08 b7 	bral	80007b58 <_vfprintf_r+0x1668>
800069ee:	50 a7       	stdsp	sp[0x28],r7
800069f0:	50 80       	stdsp	sp[0x20],r0
800069f2:	0c 97       	mov	r7,r6
800069f4:	04 94       	mov	r4,r2
800069f6:	06 96       	mov	r6,r3
800069f8:	02 92       	mov	r2,r1
800069fa:	40 93       	lddsp	r3,sp[0x24]
800069fc:	10 90       	mov	r0,r8
800069fe:	40 41       	lddsp	r1,sp[0x10]
80006a00:	a5 a5       	sbr	r5,0x4
80006a02:	c0 a8       	rjmp	80006a16 <_vfprintf_r+0x526>
80006a04:	50 a7       	stdsp	sp[0x28],r7
80006a06:	50 80       	stdsp	sp[0x20],r0
80006a08:	0c 97       	mov	r7,r6
80006a0a:	04 94       	mov	r4,r2
80006a0c:	06 96       	mov	r6,r3
80006a0e:	02 92       	mov	r2,r1
80006a10:	40 93       	lddsp	r3,sp[0x24]
80006a12:	10 90       	mov	r0,r8
80006a14:	40 41       	lddsp	r1,sp[0x10]
80006a16:	ed b5 00 05 	bld	r5,0x5
80006a1a:	c5 11       	brne	80006abc <_vfprintf_r+0x5cc>
80006a1c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006a20:	40 3c       	lddsp	r12,sp[0xc]
80006a22:	58 0c       	cp.w	r12,0
80006a24:	c1 e0       	breq	80006a60 <_vfprintf_r+0x570>
80006a26:	10 36       	cp.w	r6,r8
80006a28:	c0 64       	brge	80006a34 <_vfprintf_r+0x544>
80006a2a:	fa cb f9 44 	sub	r11,sp,-1724
80006a2e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006a32:	c2 08       	rjmp	80006a72 <_vfprintf_r+0x582>
80006a34:	fa c8 f9 50 	sub	r8,sp,-1712
80006a38:	1a d8       	st.w	--sp,r8
80006a3a:	fa c8 fa b8 	sub	r8,sp,-1352
80006a3e:	0c 9b       	mov	r11,r6
80006a40:	1a d8       	st.w	--sp,r8
80006a42:	fa c8 fb b4 	sub	r8,sp,-1100
80006a46:	1a d8       	st.w	--sp,r8
80006a48:	fa c9 ff b4 	sub	r9,sp,-76
80006a4c:	fa c8 f9 40 	sub	r8,sp,-1728
80006a50:	04 9a       	mov	r10,r2
80006a52:	08 9c       	mov	r12,r4
80006a54:	fe b0 fb b4 	rcall	800061bc <get_arg>
80006a58:	2f dd       	sub	sp,-12
80006a5a:	78 1b       	ld.w	r11,r12[0x4]
80006a5c:	78 09       	ld.w	r9,r12[0x0]
80006a5e:	c2 b8       	rjmp	80006ab4 <_vfprintf_r+0x5c4>
80006a60:	ee ca ff ff 	sub	r10,r7,-1
80006a64:	10 37       	cp.w	r7,r8
80006a66:	c0 b4       	brge	80006a7c <_vfprintf_r+0x58c>
80006a68:	fa c9 f9 44 	sub	r9,sp,-1724
80006a6c:	14 97       	mov	r7,r10
80006a6e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006a72:	ec fb fd 8c 	ld.w	r11,r6[-628]
80006a76:	ec f9 fd 88 	ld.w	r9,r6[-632]
80006a7a:	c1 d8       	rjmp	80006ab4 <_vfprintf_r+0x5c4>
80006a7c:	41 09       	lddsp	r9,sp[0x40]
80006a7e:	59 f8       	cp.w	r8,31
80006a80:	e0 89 00 14 	brgt	80006aa8 <_vfprintf_r+0x5b8>
80006a84:	f2 cb ff f8 	sub	r11,r9,-8
80006a88:	51 0b       	stdsp	sp[0x40],r11
80006a8a:	fa c6 f9 44 	sub	r6,sp,-1724
80006a8e:	72 1b       	ld.w	r11,r9[0x4]
80006a90:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80006a94:	72 09       	ld.w	r9,r9[0x0]
80006a96:	f9 4b fd 8c 	st.w	r12[-628],r11
80006a9a:	f9 49 fd 88 	st.w	r12[-632],r9
80006a9e:	2f f8       	sub	r8,-1
80006aa0:	14 97       	mov	r7,r10
80006aa2:	fb 48 06 b4 	st.w	sp[1716],r8
80006aa6:	c0 78       	rjmp	80006ab4 <_vfprintf_r+0x5c4>
80006aa8:	f2 c8 ff f8 	sub	r8,r9,-8
80006aac:	72 1b       	ld.w	r11,r9[0x4]
80006aae:	14 97       	mov	r7,r10
80006ab0:	51 08       	stdsp	sp[0x40],r8
80006ab2:	72 09       	ld.w	r9,r9[0x0]
80006ab4:	16 98       	mov	r8,r11
80006ab6:	fa e9 00 00 	st.d	sp[0],r8
80006aba:	ca e8       	rjmp	80006c16 <_vfprintf_r+0x726>
80006abc:	ed b5 00 04 	bld	r5,0x4
80006ac0:	c1 71       	brne	80006aee <_vfprintf_r+0x5fe>
80006ac2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006ac6:	40 3e       	lddsp	lr,sp[0xc]
80006ac8:	58 0e       	cp.w	lr,0
80006aca:	c0 80       	breq	80006ada <_vfprintf_r+0x5ea>
80006acc:	10 36       	cp.w	r6,r8
80006ace:	c6 94       	brge	80006ba0 <_vfprintf_r+0x6b0>
80006ad0:	fa cc f9 44 	sub	r12,sp,-1724
80006ad4:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006ad8:	c8 28       	rjmp	80006bdc <_vfprintf_r+0x6ec>
80006ada:	ee ca ff ff 	sub	r10,r7,-1
80006ade:	10 37       	cp.w	r7,r8
80006ae0:	e0 84 00 81 	brge	80006be2 <_vfprintf_r+0x6f2>
80006ae4:	fa cb f9 44 	sub	r11,sp,-1724
80006ae8:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006aec:	c7 78       	rjmp	80006bda <_vfprintf_r+0x6ea>
80006aee:	ed b5 00 06 	bld	r5,0x6
80006af2:	c4 b1       	brne	80006b88 <_vfprintf_r+0x698>
80006af4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006af8:	40 3c       	lddsp	r12,sp[0xc]
80006afa:	58 0c       	cp.w	r12,0
80006afc:	c1 d0       	breq	80006b36 <_vfprintf_r+0x646>
80006afe:	10 36       	cp.w	r6,r8
80006b00:	c0 64       	brge	80006b0c <_vfprintf_r+0x61c>
80006b02:	fa cb f9 44 	sub	r11,sp,-1724
80006b06:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006b0a:	c1 f8       	rjmp	80006b48 <_vfprintf_r+0x658>
80006b0c:	fa c8 f9 50 	sub	r8,sp,-1712
80006b10:	1a d8       	st.w	--sp,r8
80006b12:	fa c8 fa b8 	sub	r8,sp,-1352
80006b16:	1a d8       	st.w	--sp,r8
80006b18:	fa c8 fb b4 	sub	r8,sp,-1100
80006b1c:	1a d8       	st.w	--sp,r8
80006b1e:	fa c8 f9 40 	sub	r8,sp,-1728
80006b22:	fa c9 ff b4 	sub	r9,sp,-76
80006b26:	04 9a       	mov	r10,r2
80006b28:	0c 9b       	mov	r11,r6
80006b2a:	08 9c       	mov	r12,r4
80006b2c:	fe b0 fb 48 	rcall	800061bc <get_arg>
80006b30:	2f dd       	sub	sp,-12
80006b32:	98 18       	ld.sh	r8,r12[0x2]
80006b34:	c2 68       	rjmp	80006b80 <_vfprintf_r+0x690>
80006b36:	ee ca ff ff 	sub	r10,r7,-1
80006b3a:	10 37       	cp.w	r7,r8
80006b3c:	c0 94       	brge	80006b4e <_vfprintf_r+0x65e>
80006b3e:	fa c9 f9 44 	sub	r9,sp,-1724
80006b42:	14 97       	mov	r7,r10
80006b44:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006b48:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006b4c:	c1 a8       	rjmp	80006b80 <_vfprintf_r+0x690>
80006b4e:	41 09       	lddsp	r9,sp[0x40]
80006b50:	59 f8       	cp.w	r8,31
80006b52:	e0 89 00 13 	brgt	80006b78 <_vfprintf_r+0x688>
80006b56:	f2 cb ff fc 	sub	r11,r9,-4
80006b5a:	51 0b       	stdsp	sp[0x40],r11
80006b5c:	72 09       	ld.w	r9,r9[0x0]
80006b5e:	fa c6 f9 44 	sub	r6,sp,-1724
80006b62:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006b66:	2f f8       	sub	r8,-1
80006b68:	f7 49 fd 88 	st.w	r11[-632],r9
80006b6c:	fb 48 06 b4 	st.w	sp[1716],r8
80006b70:	14 97       	mov	r7,r10
80006b72:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006b76:	c0 58       	rjmp	80006b80 <_vfprintf_r+0x690>
80006b78:	92 18       	ld.sh	r8,r9[0x2]
80006b7a:	14 97       	mov	r7,r10
80006b7c:	2f c9       	sub	r9,-4
80006b7e:	51 09       	stdsp	sp[0x40],r9
80006b80:	50 18       	stdsp	sp[0x4],r8
80006b82:	bf 58       	asr	r8,0x1f
80006b84:	50 08       	stdsp	sp[0x0],r8
80006b86:	c4 88       	rjmp	80006c16 <_vfprintf_r+0x726>
80006b88:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006b8c:	40 3c       	lddsp	r12,sp[0xc]
80006b8e:	58 0c       	cp.w	r12,0
80006b90:	c1 d0       	breq	80006bca <_vfprintf_r+0x6da>
80006b92:	10 36       	cp.w	r6,r8
80006b94:	c0 64       	brge	80006ba0 <_vfprintf_r+0x6b0>
80006b96:	fa cb f9 44 	sub	r11,sp,-1724
80006b9a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006b9e:	c1 f8       	rjmp	80006bdc <_vfprintf_r+0x6ec>
80006ba0:	fa c8 f9 50 	sub	r8,sp,-1712
80006ba4:	1a d8       	st.w	--sp,r8
80006ba6:	fa c8 fa b8 	sub	r8,sp,-1352
80006baa:	0c 9b       	mov	r11,r6
80006bac:	1a d8       	st.w	--sp,r8
80006bae:	fa c8 fb b4 	sub	r8,sp,-1100
80006bb2:	04 9a       	mov	r10,r2
80006bb4:	1a d8       	st.w	--sp,r8
80006bb6:	08 9c       	mov	r12,r4
80006bb8:	fa c8 f9 40 	sub	r8,sp,-1728
80006bbc:	fa c9 ff b4 	sub	r9,sp,-76
80006bc0:	fe b0 fa fe 	rcall	800061bc <get_arg>
80006bc4:	2f dd       	sub	sp,-12
80006bc6:	78 0b       	ld.w	r11,r12[0x0]
80006bc8:	c2 48       	rjmp	80006c10 <_vfprintf_r+0x720>
80006bca:	ee ca ff ff 	sub	r10,r7,-1
80006bce:	10 37       	cp.w	r7,r8
80006bd0:	c0 94       	brge	80006be2 <_vfprintf_r+0x6f2>
80006bd2:	fa c9 f9 44 	sub	r9,sp,-1724
80006bd6:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006bda:	14 97       	mov	r7,r10
80006bdc:	ec fb fd 88 	ld.w	r11,r6[-632]
80006be0:	c1 88       	rjmp	80006c10 <_vfprintf_r+0x720>
80006be2:	41 09       	lddsp	r9,sp[0x40]
80006be4:	59 f8       	cp.w	r8,31
80006be6:	e0 89 00 11 	brgt	80006c08 <_vfprintf_r+0x718>
80006bea:	f2 cb ff fc 	sub	r11,r9,-4
80006bee:	51 0b       	stdsp	sp[0x40],r11
80006bf0:	fa c6 f9 44 	sub	r6,sp,-1724
80006bf4:	72 0b       	ld.w	r11,r9[0x0]
80006bf6:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006bfa:	f3 4b fd 88 	st.w	r9[-632],r11
80006bfe:	2f f8       	sub	r8,-1
80006c00:	14 97       	mov	r7,r10
80006c02:	fb 48 06 b4 	st.w	sp[1716],r8
80006c06:	c0 58       	rjmp	80006c10 <_vfprintf_r+0x720>
80006c08:	72 0b       	ld.w	r11,r9[0x0]
80006c0a:	14 97       	mov	r7,r10
80006c0c:	2f c9       	sub	r9,-4
80006c0e:	51 09       	stdsp	sp[0x40],r9
80006c10:	50 1b       	stdsp	sp[0x4],r11
80006c12:	bf 5b       	asr	r11,0x1f
80006c14:	50 0b       	stdsp	sp[0x0],r11
80006c16:	fa ea 00 00 	ld.d	r10,sp[0]
80006c1a:	58 0a       	cp.w	r10,0
80006c1c:	5c 2b       	cpc	r11
80006c1e:	c0 e4       	brge	80006c3a <_vfprintf_r+0x74a>
80006c20:	30 08       	mov	r8,0
80006c22:	fa ea 00 00 	ld.d	r10,sp[0]
80006c26:	30 09       	mov	r9,0
80006c28:	f0 0a 01 0a 	sub	r10,r8,r10
80006c2c:	f2 0b 01 4b 	sbc	r11,r9,r11
80006c30:	32 d8       	mov	r8,45
80006c32:	fa eb 00 00 	st.d	sp[0],r10
80006c36:	fb 68 06 bb 	st.b	sp[1723],r8
80006c3a:	30 18       	mov	r8,1
80006c3c:	e0 8f 07 04 	bral	80007a44 <_vfprintf_r+0x1554>
80006c40:	50 a7       	stdsp	sp[0x28],r7
80006c42:	50 80       	stdsp	sp[0x20],r0
80006c44:	0c 97       	mov	r7,r6
80006c46:	04 94       	mov	r4,r2
80006c48:	06 96       	mov	r6,r3
80006c4a:	02 92       	mov	r2,r1
80006c4c:	40 93       	lddsp	r3,sp[0x24]
80006c4e:	10 90       	mov	r0,r8
80006c50:	40 41       	lddsp	r1,sp[0x10]
80006c52:	0e 99       	mov	r9,r7
80006c54:	ed b5 00 03 	bld	r5,0x3
80006c58:	c4 11       	brne	80006cda <_vfprintf_r+0x7ea>
80006c5a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006c5e:	40 3a       	lddsp	r10,sp[0xc]
80006c60:	58 0a       	cp.w	r10,0
80006c62:	c1 90       	breq	80006c94 <_vfprintf_r+0x7a4>
80006c64:	10 36       	cp.w	r6,r8
80006c66:	c6 45       	brlt	80006d2e <_vfprintf_r+0x83e>
80006c68:	fa c8 f9 50 	sub	r8,sp,-1712
80006c6c:	1a d8       	st.w	--sp,r8
80006c6e:	fa c8 fa b8 	sub	r8,sp,-1352
80006c72:	1a d8       	st.w	--sp,r8
80006c74:	fa c8 fb b4 	sub	r8,sp,-1100
80006c78:	0c 9b       	mov	r11,r6
80006c7a:	1a d8       	st.w	--sp,r8
80006c7c:	04 9a       	mov	r10,r2
80006c7e:	fa c8 f9 40 	sub	r8,sp,-1728
80006c82:	fa c9 ff b4 	sub	r9,sp,-76
80006c86:	08 9c       	mov	r12,r4
80006c88:	fe b0 fa 9a 	rcall	800061bc <get_arg>
80006c8c:	2f dd       	sub	sp,-12
80006c8e:	78 16       	ld.w	r6,r12[0x4]
80006c90:	50 76       	stdsp	sp[0x1c],r6
80006c92:	c4 88       	rjmp	80006d22 <_vfprintf_r+0x832>
80006c94:	2f f7       	sub	r7,-1
80006c96:	10 39       	cp.w	r9,r8
80006c98:	c0 c4       	brge	80006cb0 <_vfprintf_r+0x7c0>
80006c9a:	fa ce f9 44 	sub	lr,sp,-1724
80006c9e:	fc 06 00 36 	add	r6,lr,r6<<0x3
80006ca2:	ec fc fd 8c 	ld.w	r12,r6[-628]
80006ca6:	50 7c       	stdsp	sp[0x1c],r12
80006ca8:	ec f6 fd 88 	ld.w	r6,r6[-632]
80006cac:	50 56       	stdsp	sp[0x14],r6
80006cae:	c6 68       	rjmp	80006d7a <_vfprintf_r+0x88a>
80006cb0:	41 09       	lddsp	r9,sp[0x40]
80006cb2:	59 f8       	cp.w	r8,31
80006cb4:	e0 89 00 10 	brgt	80006cd4 <_vfprintf_r+0x7e4>
80006cb8:	f2 ca ff f8 	sub	r10,r9,-8
80006cbc:	72 1b       	ld.w	r11,r9[0x4]
80006cbe:	51 0a       	stdsp	sp[0x40],r10
80006cc0:	72 09       	ld.w	r9,r9[0x0]
80006cc2:	fa ca f9 44 	sub	r10,sp,-1724
80006cc6:	50 7b       	stdsp	sp[0x1c],r11
80006cc8:	50 59       	stdsp	sp[0x14],r9
80006cca:	f4 08 00 39 	add	r9,r10,r8<<0x3
80006cce:	40 5b       	lddsp	r11,sp[0x14]
80006cd0:	40 7a       	lddsp	r10,sp[0x1c]
80006cd2:	c4 78       	rjmp	80006d60 <_vfprintf_r+0x870>
80006cd4:	72 18       	ld.w	r8,r9[0x4]
80006cd6:	50 78       	stdsp	sp[0x1c],r8
80006cd8:	c4 c8       	rjmp	80006d70 <_vfprintf_r+0x880>
80006cda:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006cde:	40 3e       	lddsp	lr,sp[0xc]
80006ce0:	58 0e       	cp.w	lr,0
80006ce2:	c2 30       	breq	80006d28 <_vfprintf_r+0x838>
80006ce4:	10 36       	cp.w	r6,r8
80006ce6:	c0 94       	brge	80006cf8 <_vfprintf_r+0x808>
80006ce8:	fa cc f9 44 	sub	r12,sp,-1724
80006cec:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006cf0:	ec fb fd 8c 	ld.w	r11,r6[-628]
80006cf4:	50 7b       	stdsp	sp[0x1c],r11
80006cf6:	cd 9b       	rjmp	80006ca8 <_vfprintf_r+0x7b8>
80006cf8:	fa c8 f9 50 	sub	r8,sp,-1712
80006cfc:	1a d8       	st.w	--sp,r8
80006cfe:	fa c8 fa b8 	sub	r8,sp,-1352
80006d02:	04 9a       	mov	r10,r2
80006d04:	1a d8       	st.w	--sp,r8
80006d06:	fa c8 fb b4 	sub	r8,sp,-1100
80006d0a:	0c 9b       	mov	r11,r6
80006d0c:	1a d8       	st.w	--sp,r8
80006d0e:	08 9c       	mov	r12,r4
80006d10:	fa c8 f9 40 	sub	r8,sp,-1728
80006d14:	fa c9 ff b4 	sub	r9,sp,-76
80006d18:	fe b0 fa 52 	rcall	800061bc <get_arg>
80006d1c:	2f dd       	sub	sp,-12
80006d1e:	78 1a       	ld.w	r10,r12[0x4]
80006d20:	50 7a       	stdsp	sp[0x1c],r10
80006d22:	78 0c       	ld.w	r12,r12[0x0]
80006d24:	50 5c       	stdsp	sp[0x14],r12
80006d26:	c2 a8       	rjmp	80006d7a <_vfprintf_r+0x88a>
80006d28:	2f f7       	sub	r7,-1
80006d2a:	10 39       	cp.w	r9,r8
80006d2c:	c0 94       	brge	80006d3e <_vfprintf_r+0x84e>
80006d2e:	fa c9 f9 44 	sub	r9,sp,-1724
80006d32:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006d36:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80006d3a:	50 78       	stdsp	sp[0x1c],r8
80006d3c:	cb 6b       	rjmp	80006ca8 <_vfprintf_r+0x7b8>
80006d3e:	41 09       	lddsp	r9,sp[0x40]
80006d40:	59 f8       	cp.w	r8,31
80006d42:	e0 89 00 15 	brgt	80006d6c <_vfprintf_r+0x87c>
80006d46:	f2 ca ff f8 	sub	r10,r9,-8
80006d4a:	72 16       	ld.w	r6,r9[0x4]
80006d4c:	72 09       	ld.w	r9,r9[0x0]
80006d4e:	51 0a       	stdsp	sp[0x40],r10
80006d50:	50 59       	stdsp	sp[0x14],r9
80006d52:	fa ce f9 44 	sub	lr,sp,-1724
80006d56:	50 76       	stdsp	sp[0x1c],r6
80006d58:	fc 08 00 39 	add	r9,lr,r8<<0x3
80006d5c:	40 5b       	lddsp	r11,sp[0x14]
80006d5e:	0c 9a       	mov	r10,r6
80006d60:	f2 eb fd 88 	st.d	r9[-632],r10
80006d64:	2f f8       	sub	r8,-1
80006d66:	fb 48 06 b4 	st.w	sp[1716],r8
80006d6a:	c0 88       	rjmp	80006d7a <_vfprintf_r+0x88a>
80006d6c:	72 1c       	ld.w	r12,r9[0x4]
80006d6e:	50 7c       	stdsp	sp[0x1c],r12
80006d70:	f2 c8 ff f8 	sub	r8,r9,-8
80006d74:	51 08       	stdsp	sp[0x40],r8
80006d76:	72 09       	ld.w	r9,r9[0x0]
80006d78:	50 59       	stdsp	sp[0x14],r9
80006d7a:	40 5b       	lddsp	r11,sp[0x14]
80006d7c:	40 7a       	lddsp	r10,sp[0x1c]
80006d7e:	e0 a0 1a c9 	rcall	8000a310 <__isinfd>
80006d82:	18 96       	mov	r6,r12
80006d84:	c1 70       	breq	80006db2 <_vfprintf_r+0x8c2>
80006d86:	30 08       	mov	r8,0
80006d88:	30 09       	mov	r9,0
80006d8a:	40 5b       	lddsp	r11,sp[0x14]
80006d8c:	40 7a       	lddsp	r10,sp[0x1c]
80006d8e:	e0 a0 1f 22 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80006d92:	c0 40       	breq	80006d9a <_vfprintf_r+0x8aa>
80006d94:	32 d8       	mov	r8,45
80006d96:	fb 68 06 bb 	st.b	sp[1723],r8
80006d9a:	fe c8 b5 02 	sub	r8,pc,-19198
80006d9e:	fe c6 b5 02 	sub	r6,pc,-19198
80006da2:	a7 d5       	cbr	r5,0x7
80006da4:	e0 40 00 47 	cp.w	r0,71
80006da8:	f0 06 17 a0 	movle	r6,r8
80006dac:	30 32       	mov	r2,3
80006dae:	e0 8f 06 d8 	bral	80007b5e <_vfprintf_r+0x166e>
80006db2:	40 5b       	lddsp	r11,sp[0x14]
80006db4:	40 7a       	lddsp	r10,sp[0x1c]
80006db6:	e0 a0 1a c3 	rcall	8000a33c <__isnand>
80006dba:	c0 e0       	breq	80006dd6 <_vfprintf_r+0x8e6>
80006dbc:	50 26       	stdsp	sp[0x8],r6
80006dbe:	fe c8 b5 1e 	sub	r8,pc,-19170
80006dc2:	fe c6 b5 1e 	sub	r6,pc,-19170
80006dc6:	a7 d5       	cbr	r5,0x7
80006dc8:	e0 40 00 47 	cp.w	r0,71
80006dcc:	f0 06 17 a0 	movle	r6,r8
80006dd0:	30 32       	mov	r2,3
80006dd2:	e0 8f 06 cc 	bral	80007b6a <_vfprintf_r+0x167a>
80006dd6:	40 2a       	lddsp	r10,sp[0x8]
80006dd8:	5b fa       	cp.w	r10,-1
80006dda:	c0 41       	brne	80006de2 <_vfprintf_r+0x8f2>
80006ddc:	30 69       	mov	r9,6
80006dde:	50 29       	stdsp	sp[0x8],r9
80006de0:	c1 18       	rjmp	80006e02 <_vfprintf_r+0x912>
80006de2:	e0 40 00 47 	cp.w	r0,71
80006de6:	5f 09       	sreq	r9
80006de8:	e0 40 00 67 	cp.w	r0,103
80006dec:	5f 08       	sreq	r8
80006dee:	f3 e8 10 08 	or	r8,r9,r8
80006df2:	f8 08 18 00 	cp.b	r8,r12
80006df6:	c0 60       	breq	80006e02 <_vfprintf_r+0x912>
80006df8:	40 28       	lddsp	r8,sp[0x8]
80006dfa:	58 08       	cp.w	r8,0
80006dfc:	f9 b8 00 01 	moveq	r8,1
80006e00:	50 28       	stdsp	sp[0x8],r8
80006e02:	40 78       	lddsp	r8,sp[0x1c]
80006e04:	40 59       	lddsp	r9,sp[0x14]
80006e06:	fa e9 06 94 	st.d	sp[1684],r8
80006e0a:	a9 a5       	sbr	r5,0x8
80006e0c:	fa f8 06 94 	ld.w	r8,sp[1684]
80006e10:	58 08       	cp.w	r8,0
80006e12:	c0 65       	brlt	80006e1e <_vfprintf_r+0x92e>
80006e14:	40 5e       	lddsp	lr,sp[0x14]
80006e16:	30 0c       	mov	r12,0
80006e18:	50 6e       	stdsp	sp[0x18],lr
80006e1a:	50 9c       	stdsp	sp[0x24],r12
80006e1c:	c0 78       	rjmp	80006e2a <_vfprintf_r+0x93a>
80006e1e:	40 5b       	lddsp	r11,sp[0x14]
80006e20:	32 da       	mov	r10,45
80006e22:	ee 1b 80 00 	eorh	r11,0x8000
80006e26:	50 9a       	stdsp	sp[0x24],r10
80006e28:	50 6b       	stdsp	sp[0x18],r11
80006e2a:	e0 40 00 46 	cp.w	r0,70
80006e2e:	5f 09       	sreq	r9
80006e30:	e0 40 00 66 	cp.w	r0,102
80006e34:	5f 08       	sreq	r8
80006e36:	f3 e8 10 08 	or	r8,r9,r8
80006e3a:	50 48       	stdsp	sp[0x10],r8
80006e3c:	c0 40       	breq	80006e44 <_vfprintf_r+0x954>
80006e3e:	40 22       	lddsp	r2,sp[0x8]
80006e40:	30 39       	mov	r9,3
80006e42:	c1 58       	rjmp	80006e6c <_vfprintf_r+0x97c>
80006e44:	e0 40 00 45 	cp.w	r0,69
80006e48:	5f 09       	sreq	r9
80006e4a:	e0 40 00 65 	cp.w	r0,101
80006e4e:	5f 08       	sreq	r8
80006e50:	40 2b       	lddsp	r11,sp[0x8]
80006e52:	10 49       	or	r9,r8
80006e54:	2f fb       	sub	r11,-1
80006e56:	40 22       	lddsp	r2,sp[0x8]
80006e58:	30 2a       	mov	r10,2
80006e5a:	40 46       	lddsp	r6,sp[0x10]
80006e5c:	ec 09 18 00 	cp.b	r9,r6
80006e60:	c0 41       	brne	80006e68 <_vfprintf_r+0x978>
80006e62:	14 99       	mov	r9,r10
80006e64:	c0 48       	rjmp	80006e6c <_vfprintf_r+0x97c>
80006e66:	d7 03       	nop
80006e68:	16 92       	mov	r2,r11
80006e6a:	14 99       	mov	r9,r10
80006e6c:	fa c8 f9 5c 	sub	r8,sp,-1700
80006e70:	1a d8       	st.w	--sp,r8
80006e72:	fa c8 f9 54 	sub	r8,sp,-1708
80006e76:	1a d8       	st.w	--sp,r8
80006e78:	fa c8 f9 4c 	sub	r8,sp,-1716
80006e7c:	08 9c       	mov	r12,r4
80006e7e:	1a d8       	st.w	--sp,r8
80006e80:	04 98       	mov	r8,r2
80006e82:	40 9b       	lddsp	r11,sp[0x24]
80006e84:	40 aa       	lddsp	r10,sp[0x28]
80006e86:	e0 a0 0b c1 	rcall	80008608 <_dtoa_r>
80006e8a:	e0 40 00 47 	cp.w	r0,71
80006e8e:	5f 19       	srne	r9
80006e90:	e0 40 00 67 	cp.w	r0,103
80006e94:	5f 18       	srne	r8
80006e96:	18 96       	mov	r6,r12
80006e98:	2f dd       	sub	sp,-12
80006e9a:	f3 e8 00 08 	and	r8,r9,r8
80006e9e:	c0 41       	brne	80006ea6 <_vfprintf_r+0x9b6>
80006ea0:	ed b5 00 00 	bld	r5,0x0
80006ea4:	c3 11       	brne	80006f06 <_vfprintf_r+0xa16>
80006ea6:	ec 02 00 0e 	add	lr,r6,r2
80006eaa:	50 3e       	stdsp	sp[0xc],lr
80006eac:	40 4c       	lddsp	r12,sp[0x10]
80006eae:	58 0c       	cp.w	r12,0
80006eb0:	c1 60       	breq	80006edc <_vfprintf_r+0x9ec>
80006eb2:	0d 89       	ld.ub	r9,r6[0x0]
80006eb4:	33 08       	mov	r8,48
80006eb6:	f0 09 18 00 	cp.b	r9,r8
80006eba:	c0 c1       	brne	80006ed2 <_vfprintf_r+0x9e2>
80006ebc:	30 08       	mov	r8,0
80006ebe:	30 09       	mov	r9,0
80006ec0:	40 6b       	lddsp	r11,sp[0x18]
80006ec2:	40 7a       	lddsp	r10,sp[0x1c]
80006ec4:	e0 a0 1e 3e 	rcall	8000ab40 <__avr32_f64_cmp_eq>
80006ec8:	c0 51       	brne	80006ed2 <_vfprintf_r+0x9e2>
80006eca:	e4 02 11 01 	rsub	r2,r2,1
80006ece:	fb 42 06 ac 	st.w	sp[1708],r2
80006ed2:	40 3b       	lddsp	r11,sp[0xc]
80006ed4:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006ed8:	10 0b       	add	r11,r8
80006eda:	50 3b       	stdsp	sp[0xc],r11
80006edc:	40 6b       	lddsp	r11,sp[0x18]
80006ede:	30 08       	mov	r8,0
80006ee0:	30 09       	mov	r9,0
80006ee2:	40 7a       	lddsp	r10,sp[0x1c]
80006ee4:	e0 a0 1e 2e 	rcall	8000ab40 <__avr32_f64_cmp_eq>
80006ee8:	c0 90       	breq	80006efa <_vfprintf_r+0xa0a>
80006eea:	40 3a       	lddsp	r10,sp[0xc]
80006eec:	fb 4a 06 a4 	st.w	sp[1700],r10
80006ef0:	c0 58       	rjmp	80006efa <_vfprintf_r+0xa0a>
80006ef2:	10 c9       	st.b	r8++,r9
80006ef4:	fb 48 06 a4 	st.w	sp[1700],r8
80006ef8:	c0 28       	rjmp	80006efc <_vfprintf_r+0xa0c>
80006efa:	33 09       	mov	r9,48
80006efc:	fa f8 06 a4 	ld.w	r8,sp[1700]
80006f00:	40 3e       	lddsp	lr,sp[0xc]
80006f02:	1c 38       	cp.w	r8,lr
80006f04:	cf 73       	brcs	80006ef2 <_vfprintf_r+0xa02>
80006f06:	e0 40 00 47 	cp.w	r0,71
80006f0a:	5f 09       	sreq	r9
80006f0c:	e0 40 00 67 	cp.w	r0,103
80006f10:	5f 08       	sreq	r8
80006f12:	f3 e8 10 08 	or	r8,r9,r8
80006f16:	fa f9 06 a4 	ld.w	r9,sp[1700]
80006f1a:	0c 19       	sub	r9,r6
80006f1c:	50 69       	stdsp	sp[0x18],r9
80006f1e:	58 08       	cp.w	r8,0
80006f20:	c0 b0       	breq	80006f36 <_vfprintf_r+0xa46>
80006f22:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006f26:	5b d8       	cp.w	r8,-3
80006f28:	c0 55       	brlt	80006f32 <_vfprintf_r+0xa42>
80006f2a:	40 2c       	lddsp	r12,sp[0x8]
80006f2c:	18 38       	cp.w	r8,r12
80006f2e:	e0 8a 00 6a 	brle	80007002 <_vfprintf_r+0xb12>
80006f32:	20 20       	sub	r0,2
80006f34:	c0 58       	rjmp	80006f3e <_vfprintf_r+0xa4e>
80006f36:	e0 40 00 65 	cp.w	r0,101
80006f3a:	e0 89 00 46 	brgt	80006fc6 <_vfprintf_r+0xad6>
80006f3e:	fa fb 06 ac 	ld.w	r11,sp[1708]
80006f42:	fb 60 06 9c 	st.b	sp[1692],r0
80006f46:	20 1b       	sub	r11,1
80006f48:	fb 4b 06 ac 	st.w	sp[1708],r11
80006f4c:	c0 47       	brpl	80006f54 <_vfprintf_r+0xa64>
80006f4e:	5c 3b       	neg	r11
80006f50:	32 d8       	mov	r8,45
80006f52:	c0 28       	rjmp	80006f56 <_vfprintf_r+0xa66>
80006f54:	32 b8       	mov	r8,43
80006f56:	fb 68 06 9d 	st.b	sp[1693],r8
80006f5a:	58 9b       	cp.w	r11,9
80006f5c:	e0 8a 00 1d 	brle	80006f96 <_vfprintf_r+0xaa6>
80006f60:	fa c9 fa 35 	sub	r9,sp,-1483
80006f64:	30 aa       	mov	r10,10
80006f66:	12 98       	mov	r8,r9
80006f68:	0e 9c       	mov	r12,r7
80006f6a:	0c 92       	mov	r2,r6
80006f6c:	f6 0a 0c 06 	divs	r6,r11,r10
80006f70:	0e 9b       	mov	r11,r7
80006f72:	2d 0b       	sub	r11,-48
80006f74:	10 fb       	st.b	--r8,r11
80006f76:	0c 9b       	mov	r11,r6
80006f78:	58 96       	cp.w	r6,9
80006f7a:	fe 99 ff f9 	brgt	80006f6c <_vfprintf_r+0xa7c>
80006f7e:	2d 0b       	sub	r11,-48
80006f80:	18 97       	mov	r7,r12
80006f82:	04 96       	mov	r6,r2
80006f84:	10 fb       	st.b	--r8,r11
80006f86:	fa ca f9 62 	sub	r10,sp,-1694
80006f8a:	c0 38       	rjmp	80006f90 <_vfprintf_r+0xaa0>
80006f8c:	11 3b       	ld.ub	r11,r8++
80006f8e:	14 cb       	st.b	r10++,r11
80006f90:	12 38       	cp.w	r8,r9
80006f92:	cf d3       	brcs	80006f8c <_vfprintf_r+0xa9c>
80006f94:	c0 98       	rjmp	80006fa6 <_vfprintf_r+0xab6>
80006f96:	2d 0b       	sub	r11,-48
80006f98:	33 08       	mov	r8,48
80006f9a:	fb 6b 06 9f 	st.b	sp[1695],r11
80006f9e:	fb 68 06 9e 	st.b	sp[1694],r8
80006fa2:	fa ca f9 60 	sub	r10,sp,-1696
80006fa6:	fa c8 f9 64 	sub	r8,sp,-1692
80006faa:	f4 08 01 08 	sub	r8,r10,r8
80006fae:	50 e8       	stdsp	sp[0x38],r8
80006fb0:	10 92       	mov	r2,r8
80006fb2:	40 6b       	lddsp	r11,sp[0x18]
80006fb4:	16 02       	add	r2,r11
80006fb6:	58 1b       	cp.w	r11,1
80006fb8:	e0 89 00 05 	brgt	80006fc2 <_vfprintf_r+0xad2>
80006fbc:	ed b5 00 00 	bld	r5,0x0
80006fc0:	c3 c1       	brne	80007038 <_vfprintf_r+0xb48>
80006fc2:	2f f2       	sub	r2,-1
80006fc4:	c3 a8       	rjmp	80007038 <_vfprintf_r+0xb48>
80006fc6:	e0 40 00 66 	cp.w	r0,102
80006fca:	c1 c1       	brne	80007002 <_vfprintf_r+0xb12>
80006fcc:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006fd0:	58 02       	cp.w	r2,0
80006fd2:	e0 8a 00 0c 	brle	80006fea <_vfprintf_r+0xafa>
80006fd6:	40 2a       	lddsp	r10,sp[0x8]
80006fd8:	58 0a       	cp.w	r10,0
80006fda:	c0 41       	brne	80006fe2 <_vfprintf_r+0xaf2>
80006fdc:	ed b5 00 00 	bld	r5,0x0
80006fe0:	c2 c1       	brne	80007038 <_vfprintf_r+0xb48>
80006fe2:	2f f2       	sub	r2,-1
80006fe4:	40 29       	lddsp	r9,sp[0x8]
80006fe6:	12 02       	add	r2,r9
80006fe8:	c0 b8       	rjmp	80006ffe <_vfprintf_r+0xb0e>
80006fea:	40 28       	lddsp	r8,sp[0x8]
80006fec:	58 08       	cp.w	r8,0
80006fee:	c0 61       	brne	80006ffa <_vfprintf_r+0xb0a>
80006ff0:	ed b5 00 00 	bld	r5,0x0
80006ff4:	c0 30       	breq	80006ffa <_vfprintf_r+0xb0a>
80006ff6:	30 12       	mov	r2,1
80006ff8:	c2 08       	rjmp	80007038 <_vfprintf_r+0xb48>
80006ffa:	40 22       	lddsp	r2,sp[0x8]
80006ffc:	2f e2       	sub	r2,-2
80006ffe:	36 60       	mov	r0,102
80007000:	c1 c8       	rjmp	80007038 <_vfprintf_r+0xb48>
80007002:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007006:	40 6e       	lddsp	lr,sp[0x18]
80007008:	1c 32       	cp.w	r2,lr
8000700a:	c0 d5       	brlt	80007024 <_vfprintf_r+0xb34>
8000700c:	e1 d5 c0 01 	bfextu	r0,r5,0x0,0x1
80007010:	e4 c8 ff ff 	sub	r8,r2,-1
80007014:	58 00       	cp.w	r0,0
80007016:	f0 02 17 10 	movne	r2,r8
8000701a:	f9 b0 01 67 	movne	r0,103
8000701e:	f9 b0 00 67 	moveq	r0,103
80007022:	c0 b8       	rjmp	80007038 <_vfprintf_r+0xb48>
80007024:	e4 08 11 02 	rsub	r8,r2,2
80007028:	40 6c       	lddsp	r12,sp[0x18]
8000702a:	58 02       	cp.w	r2,0
8000702c:	f0 02 17 a0 	movle	r2,r8
80007030:	f9 b2 09 01 	movgt	r2,1
80007034:	36 70       	mov	r0,103
80007036:	18 02       	add	r2,r12
80007038:	40 9b       	lddsp	r11,sp[0x24]
8000703a:	58 0b       	cp.w	r11,0
8000703c:	e0 80 05 91 	breq	80007b5e <_vfprintf_r+0x166e>
80007040:	32 d8       	mov	r8,45
80007042:	fb 68 06 bb 	st.b	sp[1723],r8
80007046:	e0 8f 05 90 	bral	80007b66 <_vfprintf_r+0x1676>
8000704a:	50 a7       	stdsp	sp[0x28],r7
8000704c:	04 94       	mov	r4,r2
8000704e:	0c 97       	mov	r7,r6
80007050:	02 92       	mov	r2,r1
80007052:	06 96       	mov	r6,r3
80007054:	40 41       	lddsp	r1,sp[0x10]
80007056:	40 93       	lddsp	r3,sp[0x24]
80007058:	0e 99       	mov	r9,r7
8000705a:	ed b5 00 05 	bld	r5,0x5
8000705e:	c4 81       	brne	800070ee <_vfprintf_r+0xbfe>
80007060:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007064:	40 3e       	lddsp	lr,sp[0xc]
80007066:	58 0e       	cp.w	lr,0
80007068:	c1 d0       	breq	800070a2 <_vfprintf_r+0xbb2>
8000706a:	10 36       	cp.w	r6,r8
8000706c:	c0 64       	brge	80007078 <_vfprintf_r+0xb88>
8000706e:	fa cc f9 44 	sub	r12,sp,-1724
80007072:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007076:	c1 d8       	rjmp	800070b0 <_vfprintf_r+0xbc0>
80007078:	fa c8 f9 50 	sub	r8,sp,-1712
8000707c:	1a d8       	st.w	--sp,r8
8000707e:	fa c8 fa b8 	sub	r8,sp,-1352
80007082:	04 9a       	mov	r10,r2
80007084:	1a d8       	st.w	--sp,r8
80007086:	fa c8 fb b4 	sub	r8,sp,-1100
8000708a:	0c 9b       	mov	r11,r6
8000708c:	1a d8       	st.w	--sp,r8
8000708e:	08 9c       	mov	r12,r4
80007090:	fa c8 f9 40 	sub	r8,sp,-1728
80007094:	fa c9 ff b4 	sub	r9,sp,-76
80007098:	fe b0 f8 92 	rcall	800061bc <get_arg>
8000709c:	2f dd       	sub	sp,-12
8000709e:	78 0a       	ld.w	r10,r12[0x0]
800070a0:	c2 08       	rjmp	800070e0 <_vfprintf_r+0xbf0>
800070a2:	2f f7       	sub	r7,-1
800070a4:	10 39       	cp.w	r9,r8
800070a6:	c0 84       	brge	800070b6 <_vfprintf_r+0xbc6>
800070a8:	fa cb f9 44 	sub	r11,sp,-1724
800070ac:	f6 06 00 36 	add	r6,r11,r6<<0x3
800070b0:	ec fa fd 88 	ld.w	r10,r6[-632]
800070b4:	c1 68       	rjmp	800070e0 <_vfprintf_r+0xbf0>
800070b6:	41 09       	lddsp	r9,sp[0x40]
800070b8:	59 f8       	cp.w	r8,31
800070ba:	e0 89 00 10 	brgt	800070da <_vfprintf_r+0xbea>
800070be:	f2 ca ff fc 	sub	r10,r9,-4
800070c2:	51 0a       	stdsp	sp[0x40],r10
800070c4:	fa c6 f9 44 	sub	r6,sp,-1724
800070c8:	72 0a       	ld.w	r10,r9[0x0]
800070ca:	ec 08 00 39 	add	r9,r6,r8<<0x3
800070ce:	f3 4a fd 88 	st.w	r9[-632],r10
800070d2:	2f f8       	sub	r8,-1
800070d4:	fb 48 06 b4 	st.w	sp[1716],r8
800070d8:	c0 48       	rjmp	800070e0 <_vfprintf_r+0xbf0>
800070da:	72 0a       	ld.w	r10,r9[0x0]
800070dc:	2f c9       	sub	r9,-4
800070de:	51 09       	stdsp	sp[0x40],r9
800070e0:	40 be       	lddsp	lr,sp[0x2c]
800070e2:	1c 98       	mov	r8,lr
800070e4:	95 1e       	st.w	r10[0x4],lr
800070e6:	bf 58       	asr	r8,0x1f
800070e8:	95 08       	st.w	r10[0x0],r8
800070ea:	fe 9f fa 90 	bral	8000660a <_vfprintf_r+0x11a>
800070ee:	ed b5 00 04 	bld	r5,0x4
800070f2:	c4 80       	breq	80007182 <_vfprintf_r+0xc92>
800070f4:	e2 15 00 40 	andl	r5,0x40,COH
800070f8:	c4 50       	breq	80007182 <_vfprintf_r+0xc92>
800070fa:	fa f8 06 b4 	ld.w	r8,sp[1716]
800070fe:	40 3c       	lddsp	r12,sp[0xc]
80007100:	58 0c       	cp.w	r12,0
80007102:	c1 d0       	breq	8000713c <_vfprintf_r+0xc4c>
80007104:	10 36       	cp.w	r6,r8
80007106:	c0 64       	brge	80007112 <_vfprintf_r+0xc22>
80007108:	fa cb f9 44 	sub	r11,sp,-1724
8000710c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007110:	c1 d8       	rjmp	8000714a <_vfprintf_r+0xc5a>
80007112:	fa c8 f9 50 	sub	r8,sp,-1712
80007116:	1a d8       	st.w	--sp,r8
80007118:	fa c8 fa b8 	sub	r8,sp,-1352
8000711c:	04 9a       	mov	r10,r2
8000711e:	1a d8       	st.w	--sp,r8
80007120:	fa c8 fb b4 	sub	r8,sp,-1100
80007124:	0c 9b       	mov	r11,r6
80007126:	1a d8       	st.w	--sp,r8
80007128:	08 9c       	mov	r12,r4
8000712a:	fa c8 f9 40 	sub	r8,sp,-1728
8000712e:	fa c9 ff b4 	sub	r9,sp,-76
80007132:	fe b0 f8 45 	rcall	800061bc <get_arg>
80007136:	2f dd       	sub	sp,-12
80007138:	78 0a       	ld.w	r10,r12[0x0]
8000713a:	c2 08       	rjmp	8000717a <_vfprintf_r+0xc8a>
8000713c:	2f f7       	sub	r7,-1
8000713e:	10 39       	cp.w	r9,r8
80007140:	c0 84       	brge	80007150 <_vfprintf_r+0xc60>
80007142:	fa ca f9 44 	sub	r10,sp,-1724
80007146:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000714a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000714e:	c1 68       	rjmp	8000717a <_vfprintf_r+0xc8a>
80007150:	41 09       	lddsp	r9,sp[0x40]
80007152:	59 f8       	cp.w	r8,31
80007154:	e0 89 00 10 	brgt	80007174 <_vfprintf_r+0xc84>
80007158:	f2 ca ff fc 	sub	r10,r9,-4
8000715c:	51 0a       	stdsp	sp[0x40],r10
8000715e:	fa c6 f9 44 	sub	r6,sp,-1724
80007162:	72 0a       	ld.w	r10,r9[0x0]
80007164:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007168:	f3 4a fd 88 	st.w	r9[-632],r10
8000716c:	2f f8       	sub	r8,-1
8000716e:	fb 48 06 b4 	st.w	sp[1716],r8
80007172:	c0 48       	rjmp	8000717a <_vfprintf_r+0xc8a>
80007174:	72 0a       	ld.w	r10,r9[0x0]
80007176:	2f c9       	sub	r9,-4
80007178:	51 09       	stdsp	sp[0x40],r9
8000717a:	40 be       	lddsp	lr,sp[0x2c]
8000717c:	b4 0e       	st.h	r10[0x0],lr
8000717e:	fe 9f fa 46 	bral	8000660a <_vfprintf_r+0x11a>
80007182:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007186:	40 3c       	lddsp	r12,sp[0xc]
80007188:	58 0c       	cp.w	r12,0
8000718a:	c1 d0       	breq	800071c4 <_vfprintf_r+0xcd4>
8000718c:	10 36       	cp.w	r6,r8
8000718e:	c0 64       	brge	8000719a <_vfprintf_r+0xcaa>
80007190:	fa cb f9 44 	sub	r11,sp,-1724
80007194:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007198:	c1 d8       	rjmp	800071d2 <_vfprintf_r+0xce2>
8000719a:	fa c8 f9 50 	sub	r8,sp,-1712
8000719e:	1a d8       	st.w	--sp,r8
800071a0:	fa c8 fa b8 	sub	r8,sp,-1352
800071a4:	04 9a       	mov	r10,r2
800071a6:	1a d8       	st.w	--sp,r8
800071a8:	fa c8 fb b4 	sub	r8,sp,-1100
800071ac:	0c 9b       	mov	r11,r6
800071ae:	1a d8       	st.w	--sp,r8
800071b0:	08 9c       	mov	r12,r4
800071b2:	fa c8 f9 40 	sub	r8,sp,-1728
800071b6:	fa c9 ff b4 	sub	r9,sp,-76
800071ba:	fe b0 f8 01 	rcall	800061bc <get_arg>
800071be:	2f dd       	sub	sp,-12
800071c0:	78 0a       	ld.w	r10,r12[0x0]
800071c2:	c2 08       	rjmp	80007202 <_vfprintf_r+0xd12>
800071c4:	2f f7       	sub	r7,-1
800071c6:	10 39       	cp.w	r9,r8
800071c8:	c0 84       	brge	800071d8 <_vfprintf_r+0xce8>
800071ca:	fa ca f9 44 	sub	r10,sp,-1724
800071ce:	f4 06 00 36 	add	r6,r10,r6<<0x3
800071d2:	ec fa fd 88 	ld.w	r10,r6[-632]
800071d6:	c1 68       	rjmp	80007202 <_vfprintf_r+0xd12>
800071d8:	41 09       	lddsp	r9,sp[0x40]
800071da:	59 f8       	cp.w	r8,31
800071dc:	e0 89 00 10 	brgt	800071fc <_vfprintf_r+0xd0c>
800071e0:	f2 ca ff fc 	sub	r10,r9,-4
800071e4:	51 0a       	stdsp	sp[0x40],r10
800071e6:	fa c6 f9 44 	sub	r6,sp,-1724
800071ea:	72 0a       	ld.w	r10,r9[0x0]
800071ec:	ec 08 00 39 	add	r9,r6,r8<<0x3
800071f0:	f3 4a fd 88 	st.w	r9[-632],r10
800071f4:	2f f8       	sub	r8,-1
800071f6:	fb 48 06 b4 	st.w	sp[1716],r8
800071fa:	c0 48       	rjmp	80007202 <_vfprintf_r+0xd12>
800071fc:	72 0a       	ld.w	r10,r9[0x0]
800071fe:	2f c9       	sub	r9,-4
80007200:	51 09       	stdsp	sp[0x40],r9
80007202:	40 be       	lddsp	lr,sp[0x2c]
80007204:	95 0e       	st.w	r10[0x0],lr
80007206:	fe 9f fa 02 	bral	8000660a <_vfprintf_r+0x11a>
8000720a:	50 a7       	stdsp	sp[0x28],r7
8000720c:	50 80       	stdsp	sp[0x20],r0
8000720e:	0c 97       	mov	r7,r6
80007210:	04 94       	mov	r4,r2
80007212:	06 96       	mov	r6,r3
80007214:	02 92       	mov	r2,r1
80007216:	40 93       	lddsp	r3,sp[0x24]
80007218:	10 90       	mov	r0,r8
8000721a:	40 41       	lddsp	r1,sp[0x10]
8000721c:	a5 a5       	sbr	r5,0x4
8000721e:	c0 a8       	rjmp	80007232 <_vfprintf_r+0xd42>
80007220:	50 a7       	stdsp	sp[0x28],r7
80007222:	50 80       	stdsp	sp[0x20],r0
80007224:	0c 97       	mov	r7,r6
80007226:	04 94       	mov	r4,r2
80007228:	06 96       	mov	r6,r3
8000722a:	02 92       	mov	r2,r1
8000722c:	40 93       	lddsp	r3,sp[0x24]
8000722e:	10 90       	mov	r0,r8
80007230:	40 41       	lddsp	r1,sp[0x10]
80007232:	ed b5 00 05 	bld	r5,0x5
80007236:	c5 d1       	brne	800072f0 <_vfprintf_r+0xe00>
80007238:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000723c:	40 3c       	lddsp	r12,sp[0xc]
8000723e:	58 0c       	cp.w	r12,0
80007240:	c2 60       	breq	8000728c <_vfprintf_r+0xd9c>
80007242:	10 36       	cp.w	r6,r8
80007244:	c0 a4       	brge	80007258 <_vfprintf_r+0xd68>
80007246:	fa cb f9 44 	sub	r11,sp,-1724
8000724a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000724e:	ec e8 fd 88 	ld.d	r8,r6[-632]
80007252:	fa e9 00 00 	st.d	sp[0],r8
80007256:	c1 88       	rjmp	80007286 <_vfprintf_r+0xd96>
80007258:	fa c8 f9 50 	sub	r8,sp,-1712
8000725c:	1a d8       	st.w	--sp,r8
8000725e:	fa c8 fa b8 	sub	r8,sp,-1352
80007262:	04 9a       	mov	r10,r2
80007264:	1a d8       	st.w	--sp,r8
80007266:	0c 9b       	mov	r11,r6
80007268:	fa c8 fb b4 	sub	r8,sp,-1100
8000726c:	08 9c       	mov	r12,r4
8000726e:	1a d8       	st.w	--sp,r8
80007270:	fa c8 f9 40 	sub	r8,sp,-1728
80007274:	fa c9 ff b4 	sub	r9,sp,-76
80007278:	fe b0 f7 a2 	rcall	800061bc <get_arg>
8000727c:	2f dd       	sub	sp,-12
8000727e:	f8 ea 00 00 	ld.d	r10,r12[0]
80007282:	fa eb 00 00 	st.d	sp[0],r10
80007286:	30 08       	mov	r8,0
80007288:	e0 8f 03 db 	bral	80007a3e <_vfprintf_r+0x154e>
8000728c:	ee ca ff ff 	sub	r10,r7,-1
80007290:	10 37       	cp.w	r7,r8
80007292:	c0 b4       	brge	800072a8 <_vfprintf_r+0xdb8>
80007294:	fa c9 f9 44 	sub	r9,sp,-1724
80007298:	14 97       	mov	r7,r10
8000729a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000729e:	ec ea fd 88 	ld.d	r10,r6[-632]
800072a2:	fa eb 00 00 	st.d	sp[0],r10
800072a6:	c1 88       	rjmp	800072d6 <_vfprintf_r+0xde6>
800072a8:	41 09       	lddsp	r9,sp[0x40]
800072aa:	59 f8       	cp.w	r8,31
800072ac:	e0 89 00 18 	brgt	800072dc <_vfprintf_r+0xdec>
800072b0:	f2 e6 00 00 	ld.d	r6,r9[0]
800072b4:	f2 cb ff f8 	sub	r11,r9,-8
800072b8:	fa e7 00 00 	st.d	sp[0],r6
800072bc:	51 0b       	stdsp	sp[0x40],r11
800072be:	fa c6 f9 44 	sub	r6,sp,-1724
800072c2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800072c6:	fa e6 00 00 	ld.d	r6,sp[0]
800072ca:	f2 e7 fd 88 	st.d	r9[-632],r6
800072ce:	2f f8       	sub	r8,-1
800072d0:	14 97       	mov	r7,r10
800072d2:	fb 48 06 b4 	st.w	sp[1716],r8
800072d6:	40 38       	lddsp	r8,sp[0xc]
800072d8:	e0 8f 03 b3 	bral	80007a3e <_vfprintf_r+0x154e>
800072dc:	f2 e6 00 00 	ld.d	r6,r9[0]
800072e0:	40 38       	lddsp	r8,sp[0xc]
800072e2:	fa e7 00 00 	st.d	sp[0],r6
800072e6:	2f 89       	sub	r9,-8
800072e8:	14 97       	mov	r7,r10
800072ea:	51 09       	stdsp	sp[0x40],r9
800072ec:	e0 8f 03 a9 	bral	80007a3e <_vfprintf_r+0x154e>
800072f0:	ed b5 00 04 	bld	r5,0x4
800072f4:	c1 61       	brne	80007320 <_vfprintf_r+0xe30>
800072f6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800072fa:	40 3e       	lddsp	lr,sp[0xc]
800072fc:	58 0e       	cp.w	lr,0
800072fe:	c0 80       	breq	8000730e <_vfprintf_r+0xe1e>
80007300:	10 36       	cp.w	r6,r8
80007302:	c6 74       	brge	800073d0 <_vfprintf_r+0xee0>
80007304:	fa cc f9 44 	sub	r12,sp,-1724
80007308:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000730c:	c8 08       	rjmp	8000740c <_vfprintf_r+0xf1c>
8000730e:	ee ca ff ff 	sub	r10,r7,-1
80007312:	10 37       	cp.w	r7,r8
80007314:	c7 f4       	brge	80007412 <_vfprintf_r+0xf22>
80007316:	fa cb f9 44 	sub	r11,sp,-1724
8000731a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000731e:	c7 68       	rjmp	8000740a <_vfprintf_r+0xf1a>
80007320:	ed b5 00 06 	bld	r5,0x6
80007324:	c4 a1       	brne	800073b8 <_vfprintf_r+0xec8>
80007326:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000732a:	40 3c       	lddsp	r12,sp[0xc]
8000732c:	58 0c       	cp.w	r12,0
8000732e:	c1 d0       	breq	80007368 <_vfprintf_r+0xe78>
80007330:	10 36       	cp.w	r6,r8
80007332:	c0 64       	brge	8000733e <_vfprintf_r+0xe4e>
80007334:	fa cb f9 44 	sub	r11,sp,-1724
80007338:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000733c:	c1 f8       	rjmp	8000737a <_vfprintf_r+0xe8a>
8000733e:	fa c8 f9 50 	sub	r8,sp,-1712
80007342:	1a d8       	st.w	--sp,r8
80007344:	fa c8 fa b8 	sub	r8,sp,-1352
80007348:	1a d8       	st.w	--sp,r8
8000734a:	fa c8 fb b4 	sub	r8,sp,-1100
8000734e:	1a d8       	st.w	--sp,r8
80007350:	fa c8 f9 40 	sub	r8,sp,-1728
80007354:	fa c9 ff b4 	sub	r9,sp,-76
80007358:	04 9a       	mov	r10,r2
8000735a:	0c 9b       	mov	r11,r6
8000735c:	08 9c       	mov	r12,r4
8000735e:	fe b0 f7 2f 	rcall	800061bc <get_arg>
80007362:	2f dd       	sub	sp,-12
80007364:	98 18       	ld.sh	r8,r12[0x2]
80007366:	c2 68       	rjmp	800073b2 <_vfprintf_r+0xec2>
80007368:	ee ca ff ff 	sub	r10,r7,-1
8000736c:	10 37       	cp.w	r7,r8
8000736e:	c0 94       	brge	80007380 <_vfprintf_r+0xe90>
80007370:	fa c9 f9 44 	sub	r9,sp,-1724
80007374:	14 97       	mov	r7,r10
80007376:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000737a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000737e:	c1 a8       	rjmp	800073b2 <_vfprintf_r+0xec2>
80007380:	41 09       	lddsp	r9,sp[0x40]
80007382:	59 f8       	cp.w	r8,31
80007384:	e0 89 00 13 	brgt	800073aa <_vfprintf_r+0xeba>
80007388:	f2 cb ff fc 	sub	r11,r9,-4
8000738c:	51 0b       	stdsp	sp[0x40],r11
8000738e:	72 09       	ld.w	r9,r9[0x0]
80007390:	fa c6 f9 44 	sub	r6,sp,-1724
80007394:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007398:	2f f8       	sub	r8,-1
8000739a:	f7 49 fd 88 	st.w	r11[-632],r9
8000739e:	fb 48 06 b4 	st.w	sp[1716],r8
800073a2:	14 97       	mov	r7,r10
800073a4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800073a8:	c0 58       	rjmp	800073b2 <_vfprintf_r+0xec2>
800073aa:	92 18       	ld.sh	r8,r9[0x2]
800073ac:	14 97       	mov	r7,r10
800073ae:	2f c9       	sub	r9,-4
800073b0:	51 09       	stdsp	sp[0x40],r9
800073b2:	5c 78       	castu.h	r8
800073b4:	50 18       	stdsp	sp[0x4],r8
800073b6:	c4 68       	rjmp	80007442 <_vfprintf_r+0xf52>
800073b8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800073bc:	40 3c       	lddsp	r12,sp[0xc]
800073be:	58 0c       	cp.w	r12,0
800073c0:	c1 d0       	breq	800073fa <_vfprintf_r+0xf0a>
800073c2:	10 36       	cp.w	r6,r8
800073c4:	c0 64       	brge	800073d0 <_vfprintf_r+0xee0>
800073c6:	fa cb f9 44 	sub	r11,sp,-1724
800073ca:	f6 06 00 36 	add	r6,r11,r6<<0x3
800073ce:	c1 f8       	rjmp	8000740c <_vfprintf_r+0xf1c>
800073d0:	fa c8 f9 50 	sub	r8,sp,-1712
800073d4:	1a d8       	st.w	--sp,r8
800073d6:	fa c8 fa b8 	sub	r8,sp,-1352
800073da:	0c 9b       	mov	r11,r6
800073dc:	1a d8       	st.w	--sp,r8
800073de:	fa c8 fb b4 	sub	r8,sp,-1100
800073e2:	04 9a       	mov	r10,r2
800073e4:	1a d8       	st.w	--sp,r8
800073e6:	08 9c       	mov	r12,r4
800073e8:	fa c8 f9 40 	sub	r8,sp,-1728
800073ec:	fa c9 ff b4 	sub	r9,sp,-76
800073f0:	fe b0 f6 e6 	rcall	800061bc <get_arg>
800073f4:	2f dd       	sub	sp,-12
800073f6:	78 0b       	ld.w	r11,r12[0x0]
800073f8:	c2 48       	rjmp	80007440 <_vfprintf_r+0xf50>
800073fa:	ee ca ff ff 	sub	r10,r7,-1
800073fe:	10 37       	cp.w	r7,r8
80007400:	c0 94       	brge	80007412 <_vfprintf_r+0xf22>
80007402:	fa c9 f9 44 	sub	r9,sp,-1724
80007406:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000740a:	14 97       	mov	r7,r10
8000740c:	ec fb fd 88 	ld.w	r11,r6[-632]
80007410:	c1 88       	rjmp	80007440 <_vfprintf_r+0xf50>
80007412:	41 09       	lddsp	r9,sp[0x40]
80007414:	59 f8       	cp.w	r8,31
80007416:	e0 89 00 11 	brgt	80007438 <_vfprintf_r+0xf48>
8000741a:	f2 cb ff fc 	sub	r11,r9,-4
8000741e:	51 0b       	stdsp	sp[0x40],r11
80007420:	fa c6 f9 44 	sub	r6,sp,-1724
80007424:	72 0b       	ld.w	r11,r9[0x0]
80007426:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000742a:	f3 4b fd 88 	st.w	r9[-632],r11
8000742e:	2f f8       	sub	r8,-1
80007430:	14 97       	mov	r7,r10
80007432:	fb 48 06 b4 	st.w	sp[1716],r8
80007436:	c0 58       	rjmp	80007440 <_vfprintf_r+0xf50>
80007438:	72 0b       	ld.w	r11,r9[0x0]
8000743a:	14 97       	mov	r7,r10
8000743c:	2f c9       	sub	r9,-4
8000743e:	51 09       	stdsp	sp[0x40],r9
80007440:	50 1b       	stdsp	sp[0x4],r11
80007442:	30 0e       	mov	lr,0
80007444:	50 0e       	stdsp	sp[0x0],lr
80007446:	1c 98       	mov	r8,lr
80007448:	e0 8f 02 fb 	bral	80007a3e <_vfprintf_r+0x154e>
8000744c:	50 a7       	stdsp	sp[0x28],r7
8000744e:	50 80       	stdsp	sp[0x20],r0
80007450:	0c 97       	mov	r7,r6
80007452:	04 94       	mov	r4,r2
80007454:	06 96       	mov	r6,r3
80007456:	02 92       	mov	r2,r1
80007458:	40 93       	lddsp	r3,sp[0x24]
8000745a:	40 41       	lddsp	r1,sp[0x10]
8000745c:	0e 99       	mov	r9,r7
8000745e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007462:	40 3c       	lddsp	r12,sp[0xc]
80007464:	58 0c       	cp.w	r12,0
80007466:	c1 d0       	breq	800074a0 <_vfprintf_r+0xfb0>
80007468:	10 36       	cp.w	r6,r8
8000746a:	c0 64       	brge	80007476 <_vfprintf_r+0xf86>
8000746c:	fa cb f9 44 	sub	r11,sp,-1724
80007470:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007474:	c1 d8       	rjmp	800074ae <_vfprintf_r+0xfbe>
80007476:	fa c8 f9 50 	sub	r8,sp,-1712
8000747a:	1a d8       	st.w	--sp,r8
8000747c:	fa c8 fa b8 	sub	r8,sp,-1352
80007480:	1a d8       	st.w	--sp,r8
80007482:	fa c8 fb b4 	sub	r8,sp,-1100
80007486:	1a d8       	st.w	--sp,r8
80007488:	fa c9 ff b4 	sub	r9,sp,-76
8000748c:	fa c8 f9 40 	sub	r8,sp,-1728
80007490:	04 9a       	mov	r10,r2
80007492:	0c 9b       	mov	r11,r6
80007494:	08 9c       	mov	r12,r4
80007496:	fe b0 f6 93 	rcall	800061bc <get_arg>
8000749a:	2f dd       	sub	sp,-12
8000749c:	78 09       	ld.w	r9,r12[0x0]
8000749e:	c2 18       	rjmp	800074e0 <_vfprintf_r+0xff0>
800074a0:	2f f7       	sub	r7,-1
800074a2:	10 39       	cp.w	r9,r8
800074a4:	c0 84       	brge	800074b4 <_vfprintf_r+0xfc4>
800074a6:	fa ca f9 44 	sub	r10,sp,-1724
800074aa:	f4 06 00 36 	add	r6,r10,r6<<0x3
800074ae:	ec f9 fd 88 	ld.w	r9,r6[-632]
800074b2:	c1 78       	rjmp	800074e0 <_vfprintf_r+0xff0>
800074b4:	41 09       	lddsp	r9,sp[0x40]
800074b6:	59 f8       	cp.w	r8,31
800074b8:	e0 89 00 10 	brgt	800074d8 <_vfprintf_r+0xfe8>
800074bc:	f2 ca ff fc 	sub	r10,r9,-4
800074c0:	51 0a       	stdsp	sp[0x40],r10
800074c2:	fa c6 f9 44 	sub	r6,sp,-1724
800074c6:	72 09       	ld.w	r9,r9[0x0]
800074c8:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800074cc:	f5 49 fd 88 	st.w	r10[-632],r9
800074d0:	2f f8       	sub	r8,-1
800074d2:	fb 48 06 b4 	st.w	sp[1716],r8
800074d6:	c0 58       	rjmp	800074e0 <_vfprintf_r+0xff0>
800074d8:	f2 c8 ff fc 	sub	r8,r9,-4
800074dc:	51 08       	stdsp	sp[0x40],r8
800074de:	72 09       	ld.w	r9,r9[0x0]
800074e0:	33 08       	mov	r8,48
800074e2:	fb 68 06 b8 	st.b	sp[1720],r8
800074e6:	37 88       	mov	r8,120
800074e8:	30 0e       	mov	lr,0
800074ea:	fb 68 06 b9 	st.b	sp[1721],r8
800074ee:	fe cc bc 46 	sub	r12,pc,-17338
800074f2:	50 19       	stdsp	sp[0x4],r9
800074f4:	a1 b5       	sbr	r5,0x1
800074f6:	50 0e       	stdsp	sp[0x0],lr
800074f8:	50 dc       	stdsp	sp[0x34],r12
800074fa:	30 28       	mov	r8,2
800074fc:	37 80       	mov	r0,120
800074fe:	e0 8f 02 a0 	bral	80007a3e <_vfprintf_r+0x154e>
80007502:	50 a7       	stdsp	sp[0x28],r7
80007504:	50 80       	stdsp	sp[0x20],r0
80007506:	10 90       	mov	r0,r8
80007508:	30 08       	mov	r8,0
8000750a:	fb 68 06 bb 	st.b	sp[1723],r8
8000750e:	0c 97       	mov	r7,r6
80007510:	04 94       	mov	r4,r2
80007512:	06 96       	mov	r6,r3
80007514:	02 92       	mov	r2,r1
80007516:	40 93       	lddsp	r3,sp[0x24]
80007518:	40 41       	lddsp	r1,sp[0x10]
8000751a:	0e 99       	mov	r9,r7
8000751c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007520:	40 3b       	lddsp	r11,sp[0xc]
80007522:	58 0b       	cp.w	r11,0
80007524:	c1 d0       	breq	8000755e <_vfprintf_r+0x106e>
80007526:	10 36       	cp.w	r6,r8
80007528:	c0 64       	brge	80007534 <_vfprintf_r+0x1044>
8000752a:	fa ca f9 44 	sub	r10,sp,-1724
8000752e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007532:	c1 d8       	rjmp	8000756c <_vfprintf_r+0x107c>
80007534:	fa c8 f9 50 	sub	r8,sp,-1712
80007538:	1a d8       	st.w	--sp,r8
8000753a:	fa c8 fa b8 	sub	r8,sp,-1352
8000753e:	1a d8       	st.w	--sp,r8
80007540:	fa c8 fb b4 	sub	r8,sp,-1100
80007544:	0c 9b       	mov	r11,r6
80007546:	1a d8       	st.w	--sp,r8
80007548:	04 9a       	mov	r10,r2
8000754a:	fa c8 f9 40 	sub	r8,sp,-1728
8000754e:	fa c9 ff b4 	sub	r9,sp,-76
80007552:	08 9c       	mov	r12,r4
80007554:	fe b0 f6 34 	rcall	800061bc <get_arg>
80007558:	2f dd       	sub	sp,-12
8000755a:	78 06       	ld.w	r6,r12[0x0]
8000755c:	c2 08       	rjmp	8000759c <_vfprintf_r+0x10ac>
8000755e:	2f f7       	sub	r7,-1
80007560:	10 39       	cp.w	r9,r8
80007562:	c0 84       	brge	80007572 <_vfprintf_r+0x1082>
80007564:	fa c9 f9 44 	sub	r9,sp,-1724
80007568:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000756c:	ec f6 fd 88 	ld.w	r6,r6[-632]
80007570:	c1 68       	rjmp	8000759c <_vfprintf_r+0x10ac>
80007572:	41 09       	lddsp	r9,sp[0x40]
80007574:	59 f8       	cp.w	r8,31
80007576:	e0 89 00 10 	brgt	80007596 <_vfprintf_r+0x10a6>
8000757a:	f2 ca ff fc 	sub	r10,r9,-4
8000757e:	51 0a       	stdsp	sp[0x40],r10
80007580:	72 06       	ld.w	r6,r9[0x0]
80007582:	fa ce f9 44 	sub	lr,sp,-1724
80007586:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000758a:	f3 46 fd 88 	st.w	r9[-632],r6
8000758e:	2f f8       	sub	r8,-1
80007590:	fb 48 06 b4 	st.w	sp[1716],r8
80007594:	c0 48       	rjmp	8000759c <_vfprintf_r+0x10ac>
80007596:	72 06       	ld.w	r6,r9[0x0]
80007598:	2f c9       	sub	r9,-4
8000759a:	51 09       	stdsp	sp[0x40],r9
8000759c:	40 2c       	lddsp	r12,sp[0x8]
8000759e:	58 0c       	cp.w	r12,0
800075a0:	c1 05       	brlt	800075c0 <_vfprintf_r+0x10d0>
800075a2:	18 9a       	mov	r10,r12
800075a4:	30 0b       	mov	r11,0
800075a6:	0c 9c       	mov	r12,r6
800075a8:	e0 a0 12 34 	rcall	80009a10 <memchr>
800075ac:	e0 80 02 dc 	breq	80007b64 <_vfprintf_r+0x1674>
800075b0:	f8 06 01 02 	sub	r2,r12,r6
800075b4:	40 2b       	lddsp	r11,sp[0x8]
800075b6:	16 32       	cp.w	r2,r11
800075b8:	e0 89 02 d6 	brgt	80007b64 <_vfprintf_r+0x1674>
800075bc:	e0 8f 02 d1 	bral	80007b5e <_vfprintf_r+0x166e>
800075c0:	30 0a       	mov	r10,0
800075c2:	0c 9c       	mov	r12,r6
800075c4:	50 2a       	stdsp	sp[0x8],r10
800075c6:	fe b0 f4 ca 	rcall	80005f5a <strlen>
800075ca:	18 92       	mov	r2,r12
800075cc:	e0 8f 02 cf 	bral	80007b6a <_vfprintf_r+0x167a>
800075d0:	50 a7       	stdsp	sp[0x28],r7
800075d2:	50 80       	stdsp	sp[0x20],r0
800075d4:	0c 97       	mov	r7,r6
800075d6:	04 94       	mov	r4,r2
800075d8:	06 96       	mov	r6,r3
800075da:	02 92       	mov	r2,r1
800075dc:	40 93       	lddsp	r3,sp[0x24]
800075de:	10 90       	mov	r0,r8
800075e0:	40 41       	lddsp	r1,sp[0x10]
800075e2:	a5 a5       	sbr	r5,0x4
800075e4:	c0 a8       	rjmp	800075f8 <_vfprintf_r+0x1108>
800075e6:	50 a7       	stdsp	sp[0x28],r7
800075e8:	50 80       	stdsp	sp[0x20],r0
800075ea:	0c 97       	mov	r7,r6
800075ec:	04 94       	mov	r4,r2
800075ee:	06 96       	mov	r6,r3
800075f0:	02 92       	mov	r2,r1
800075f2:	40 93       	lddsp	r3,sp[0x24]
800075f4:	10 90       	mov	r0,r8
800075f6:	40 41       	lddsp	r1,sp[0x10]
800075f8:	ed b5 00 05 	bld	r5,0x5
800075fc:	c5 61       	brne	800076a8 <_vfprintf_r+0x11b8>
800075fe:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007602:	40 39       	lddsp	r9,sp[0xc]
80007604:	58 09       	cp.w	r9,0
80007606:	c2 10       	breq	80007648 <_vfprintf_r+0x1158>
80007608:	10 36       	cp.w	r6,r8
8000760a:	c0 74       	brge	80007618 <_vfprintf_r+0x1128>
8000760c:	fa c8 f9 44 	sub	r8,sp,-1724
80007610:	f0 06 00 36 	add	r6,r8,r6<<0x3
80007614:	c2 38       	rjmp	8000765a <_vfprintf_r+0x116a>
80007616:	d7 03       	nop
80007618:	fa c8 f9 50 	sub	r8,sp,-1712
8000761c:	1a d8       	st.w	--sp,r8
8000761e:	fa c8 fa b8 	sub	r8,sp,-1352
80007622:	1a d8       	st.w	--sp,r8
80007624:	fa c8 fb b4 	sub	r8,sp,-1100
80007628:	1a d8       	st.w	--sp,r8
8000762a:	fa c8 f9 40 	sub	r8,sp,-1728
8000762e:	fa c9 ff b4 	sub	r9,sp,-76
80007632:	04 9a       	mov	r10,r2
80007634:	0c 9b       	mov	r11,r6
80007636:	08 9c       	mov	r12,r4
80007638:	fe b0 f5 c2 	rcall	800061bc <get_arg>
8000763c:	2f dd       	sub	sp,-12
8000763e:	f8 e8 00 00 	ld.d	r8,r12[0]
80007642:	fa e9 00 00 	st.d	sp[0],r8
80007646:	c2 e8       	rjmp	800076a2 <_vfprintf_r+0x11b2>
80007648:	ee ca ff ff 	sub	r10,r7,-1
8000764c:	10 37       	cp.w	r7,r8
8000764e:	c0 b4       	brge	80007664 <_vfprintf_r+0x1174>
80007650:	fa c8 f9 44 	sub	r8,sp,-1724
80007654:	14 97       	mov	r7,r10
80007656:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000765a:	ec ea fd 88 	ld.d	r10,r6[-632]
8000765e:	fa eb 00 00 	st.d	sp[0],r10
80007662:	c2 08       	rjmp	800076a2 <_vfprintf_r+0x11b2>
80007664:	41 09       	lddsp	r9,sp[0x40]
80007666:	59 f8       	cp.w	r8,31
80007668:	e0 89 00 16 	brgt	80007694 <_vfprintf_r+0x11a4>
8000766c:	f2 e6 00 00 	ld.d	r6,r9[0]
80007670:	f2 cb ff f8 	sub	r11,r9,-8
80007674:	fa e7 00 00 	st.d	sp[0],r6
80007678:	51 0b       	stdsp	sp[0x40],r11
8000767a:	fa c6 f9 44 	sub	r6,sp,-1724
8000767e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007682:	fa e6 00 00 	ld.d	r6,sp[0]
80007686:	f2 e7 fd 88 	st.d	r9[-632],r6
8000768a:	2f f8       	sub	r8,-1
8000768c:	14 97       	mov	r7,r10
8000768e:	fb 48 06 b4 	st.w	sp[1716],r8
80007692:	c0 88       	rjmp	800076a2 <_vfprintf_r+0x11b2>
80007694:	f2 e6 00 00 	ld.d	r6,r9[0]
80007698:	2f 89       	sub	r9,-8
8000769a:	fa e7 00 00 	st.d	sp[0],r6
8000769e:	51 09       	stdsp	sp[0x40],r9
800076a0:	14 97       	mov	r7,r10
800076a2:	30 18       	mov	r8,1
800076a4:	e0 8f 01 cd 	bral	80007a3e <_vfprintf_r+0x154e>
800076a8:	ed b5 00 04 	bld	r5,0x4
800076ac:	c1 61       	brne	800076d8 <_vfprintf_r+0x11e8>
800076ae:	fa f8 06 b4 	ld.w	r8,sp[1716]
800076b2:	40 3e       	lddsp	lr,sp[0xc]
800076b4:	58 0e       	cp.w	lr,0
800076b6:	c0 80       	breq	800076c6 <_vfprintf_r+0x11d6>
800076b8:	10 36       	cp.w	r6,r8
800076ba:	c6 74       	brge	80007788 <_vfprintf_r+0x1298>
800076bc:	fa cc f9 44 	sub	r12,sp,-1724
800076c0:	f8 06 00 36 	add	r6,r12,r6<<0x3
800076c4:	c8 08       	rjmp	800077c4 <_vfprintf_r+0x12d4>
800076c6:	ee ca ff ff 	sub	r10,r7,-1
800076ca:	10 37       	cp.w	r7,r8
800076cc:	c7 f4       	brge	800077ca <_vfprintf_r+0x12da>
800076ce:	fa cb f9 44 	sub	r11,sp,-1724
800076d2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800076d6:	c7 68       	rjmp	800077c2 <_vfprintf_r+0x12d2>
800076d8:	ed b5 00 06 	bld	r5,0x6
800076dc:	c4 a1       	brne	80007770 <_vfprintf_r+0x1280>
800076de:	fa f8 06 b4 	ld.w	r8,sp[1716]
800076e2:	40 3c       	lddsp	r12,sp[0xc]
800076e4:	58 0c       	cp.w	r12,0
800076e6:	c1 d0       	breq	80007720 <_vfprintf_r+0x1230>
800076e8:	10 36       	cp.w	r6,r8
800076ea:	c0 64       	brge	800076f6 <_vfprintf_r+0x1206>
800076ec:	fa cb f9 44 	sub	r11,sp,-1724
800076f0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800076f4:	c1 f8       	rjmp	80007732 <_vfprintf_r+0x1242>
800076f6:	fa c8 f9 50 	sub	r8,sp,-1712
800076fa:	1a d8       	st.w	--sp,r8
800076fc:	fa c8 fa b8 	sub	r8,sp,-1352
80007700:	1a d8       	st.w	--sp,r8
80007702:	fa c8 fb b4 	sub	r8,sp,-1100
80007706:	1a d8       	st.w	--sp,r8
80007708:	fa c8 f9 40 	sub	r8,sp,-1728
8000770c:	fa c9 ff b4 	sub	r9,sp,-76
80007710:	04 9a       	mov	r10,r2
80007712:	0c 9b       	mov	r11,r6
80007714:	08 9c       	mov	r12,r4
80007716:	fe b0 f5 53 	rcall	800061bc <get_arg>
8000771a:	2f dd       	sub	sp,-12
8000771c:	98 18       	ld.sh	r8,r12[0x2]
8000771e:	c2 68       	rjmp	8000776a <_vfprintf_r+0x127a>
80007720:	ee ca ff ff 	sub	r10,r7,-1
80007724:	10 37       	cp.w	r7,r8
80007726:	c0 94       	brge	80007738 <_vfprintf_r+0x1248>
80007728:	fa c9 f9 44 	sub	r9,sp,-1724
8000772c:	14 97       	mov	r7,r10
8000772e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007732:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007736:	c1 a8       	rjmp	8000776a <_vfprintf_r+0x127a>
80007738:	41 09       	lddsp	r9,sp[0x40]
8000773a:	59 f8       	cp.w	r8,31
8000773c:	e0 89 00 13 	brgt	80007762 <_vfprintf_r+0x1272>
80007740:	f2 cb ff fc 	sub	r11,r9,-4
80007744:	51 0b       	stdsp	sp[0x40],r11
80007746:	72 09       	ld.w	r9,r9[0x0]
80007748:	fa c6 f9 44 	sub	r6,sp,-1724
8000774c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007750:	2f f8       	sub	r8,-1
80007752:	f7 49 fd 88 	st.w	r11[-632],r9
80007756:	fb 48 06 b4 	st.w	sp[1716],r8
8000775a:	14 97       	mov	r7,r10
8000775c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007760:	c0 58       	rjmp	8000776a <_vfprintf_r+0x127a>
80007762:	92 18       	ld.sh	r8,r9[0x2]
80007764:	14 97       	mov	r7,r10
80007766:	2f c9       	sub	r9,-4
80007768:	51 09       	stdsp	sp[0x40],r9
8000776a:	5c 78       	castu.h	r8
8000776c:	50 18       	stdsp	sp[0x4],r8
8000776e:	c4 68       	rjmp	800077fa <_vfprintf_r+0x130a>
80007770:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007774:	40 3c       	lddsp	r12,sp[0xc]
80007776:	58 0c       	cp.w	r12,0
80007778:	c1 d0       	breq	800077b2 <_vfprintf_r+0x12c2>
8000777a:	10 36       	cp.w	r6,r8
8000777c:	c0 64       	brge	80007788 <_vfprintf_r+0x1298>
8000777e:	fa cb f9 44 	sub	r11,sp,-1724
80007782:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007786:	c1 f8       	rjmp	800077c4 <_vfprintf_r+0x12d4>
80007788:	fa c8 f9 50 	sub	r8,sp,-1712
8000778c:	1a d8       	st.w	--sp,r8
8000778e:	fa c8 fa b8 	sub	r8,sp,-1352
80007792:	0c 9b       	mov	r11,r6
80007794:	1a d8       	st.w	--sp,r8
80007796:	fa c8 fb b4 	sub	r8,sp,-1100
8000779a:	04 9a       	mov	r10,r2
8000779c:	1a d8       	st.w	--sp,r8
8000779e:	08 9c       	mov	r12,r4
800077a0:	fa c8 f9 40 	sub	r8,sp,-1728
800077a4:	fa c9 ff b4 	sub	r9,sp,-76
800077a8:	fe b0 f5 0a 	rcall	800061bc <get_arg>
800077ac:	2f dd       	sub	sp,-12
800077ae:	78 0b       	ld.w	r11,r12[0x0]
800077b0:	c2 48       	rjmp	800077f8 <_vfprintf_r+0x1308>
800077b2:	ee ca ff ff 	sub	r10,r7,-1
800077b6:	10 37       	cp.w	r7,r8
800077b8:	c0 94       	brge	800077ca <_vfprintf_r+0x12da>
800077ba:	fa c9 f9 44 	sub	r9,sp,-1724
800077be:	f2 06 00 36 	add	r6,r9,r6<<0x3
800077c2:	14 97       	mov	r7,r10
800077c4:	ec fb fd 88 	ld.w	r11,r6[-632]
800077c8:	c1 88       	rjmp	800077f8 <_vfprintf_r+0x1308>
800077ca:	41 09       	lddsp	r9,sp[0x40]
800077cc:	59 f8       	cp.w	r8,31
800077ce:	e0 89 00 11 	brgt	800077f0 <_vfprintf_r+0x1300>
800077d2:	f2 cb ff fc 	sub	r11,r9,-4
800077d6:	51 0b       	stdsp	sp[0x40],r11
800077d8:	fa c6 f9 44 	sub	r6,sp,-1724
800077dc:	72 0b       	ld.w	r11,r9[0x0]
800077de:	ec 08 00 39 	add	r9,r6,r8<<0x3
800077e2:	f3 4b fd 88 	st.w	r9[-632],r11
800077e6:	2f f8       	sub	r8,-1
800077e8:	14 97       	mov	r7,r10
800077ea:	fb 48 06 b4 	st.w	sp[1716],r8
800077ee:	c0 58       	rjmp	800077f8 <_vfprintf_r+0x1308>
800077f0:	72 0b       	ld.w	r11,r9[0x0]
800077f2:	14 97       	mov	r7,r10
800077f4:	2f c9       	sub	r9,-4
800077f6:	51 09       	stdsp	sp[0x40],r9
800077f8:	50 1b       	stdsp	sp[0x4],r11
800077fa:	30 0e       	mov	lr,0
800077fc:	30 18       	mov	r8,1
800077fe:	50 0e       	stdsp	sp[0x0],lr
80007800:	c1 f9       	rjmp	80007a3e <_vfprintf_r+0x154e>
80007802:	50 a7       	stdsp	sp[0x28],r7
80007804:	50 80       	stdsp	sp[0x20],r0
80007806:	0c 97       	mov	r7,r6
80007808:	04 94       	mov	r4,r2
8000780a:	06 96       	mov	r6,r3
8000780c:	02 92       	mov	r2,r1
8000780e:	fe cc bf 66 	sub	r12,pc,-16538
80007812:	40 93       	lddsp	r3,sp[0x24]
80007814:	10 90       	mov	r0,r8
80007816:	40 41       	lddsp	r1,sp[0x10]
80007818:	50 dc       	stdsp	sp[0x34],r12
8000781a:	ed b5 00 05 	bld	r5,0x5
8000781e:	c5 51       	brne	800078c8 <_vfprintf_r+0x13d8>
80007820:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007824:	40 3b       	lddsp	r11,sp[0xc]
80007826:	58 0b       	cp.w	r11,0
80007828:	c2 20       	breq	8000786c <_vfprintf_r+0x137c>
8000782a:	10 36       	cp.w	r6,r8
8000782c:	c0 a4       	brge	80007840 <_vfprintf_r+0x1350>
8000782e:	fa ca f9 44 	sub	r10,sp,-1724
80007832:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007836:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000783a:	fa e9 00 00 	st.d	sp[0],r8
8000783e:	cf 28       	rjmp	80007a22 <_vfprintf_r+0x1532>
80007840:	fa c8 f9 50 	sub	r8,sp,-1712
80007844:	1a d8       	st.w	--sp,r8
80007846:	fa c8 fa b8 	sub	r8,sp,-1352
8000784a:	04 9a       	mov	r10,r2
8000784c:	1a d8       	st.w	--sp,r8
8000784e:	0c 9b       	mov	r11,r6
80007850:	fa c8 fb b4 	sub	r8,sp,-1100
80007854:	08 9c       	mov	r12,r4
80007856:	1a d8       	st.w	--sp,r8
80007858:	fa c8 f9 40 	sub	r8,sp,-1728
8000785c:	fa c9 ff b4 	sub	r9,sp,-76
80007860:	fe b0 f4 ae 	rcall	800061bc <get_arg>
80007864:	2f dd       	sub	sp,-12
80007866:	f8 ea 00 00 	ld.d	r10,r12[0]
8000786a:	c0 c8       	rjmp	80007882 <_vfprintf_r+0x1392>
8000786c:	ee ca ff ff 	sub	r10,r7,-1
80007870:	10 37       	cp.w	r7,r8
80007872:	c0 b4       	brge	80007888 <_vfprintf_r+0x1398>
80007874:	fa c9 f9 44 	sub	r9,sp,-1724
80007878:	14 97       	mov	r7,r10
8000787a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000787e:	ec ea fd 88 	ld.d	r10,r6[-632]
80007882:	fa eb 00 00 	st.d	sp[0],r10
80007886:	cc e8       	rjmp	80007a22 <_vfprintf_r+0x1532>
80007888:	41 09       	lddsp	r9,sp[0x40]
8000788a:	59 f8       	cp.w	r8,31
8000788c:	e0 89 00 16 	brgt	800078b8 <_vfprintf_r+0x13c8>
80007890:	f2 e6 00 00 	ld.d	r6,r9[0]
80007894:	f2 cb ff f8 	sub	r11,r9,-8
80007898:	fa e7 00 00 	st.d	sp[0],r6
8000789c:	51 0b       	stdsp	sp[0x40],r11
8000789e:	fa c6 f9 44 	sub	r6,sp,-1724
800078a2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800078a6:	fa e6 00 00 	ld.d	r6,sp[0]
800078aa:	f2 e7 fd 88 	st.d	r9[-632],r6
800078ae:	2f f8       	sub	r8,-1
800078b0:	14 97       	mov	r7,r10
800078b2:	fb 48 06 b4 	st.w	sp[1716],r8
800078b6:	cb 68       	rjmp	80007a22 <_vfprintf_r+0x1532>
800078b8:	f2 e6 00 00 	ld.d	r6,r9[0]
800078bc:	2f 89       	sub	r9,-8
800078be:	fa e7 00 00 	st.d	sp[0],r6
800078c2:	51 09       	stdsp	sp[0x40],r9
800078c4:	14 97       	mov	r7,r10
800078c6:	ca e8       	rjmp	80007a22 <_vfprintf_r+0x1532>
800078c8:	ed b5 00 04 	bld	r5,0x4
800078cc:	c1 71       	brne	800078fa <_vfprintf_r+0x140a>
800078ce:	fa f8 06 b4 	ld.w	r8,sp[1716]
800078d2:	40 3e       	lddsp	lr,sp[0xc]
800078d4:	58 0e       	cp.w	lr,0
800078d6:	c0 80       	breq	800078e6 <_vfprintf_r+0x13f6>
800078d8:	10 36       	cp.w	r6,r8
800078da:	c6 94       	brge	800079ac <_vfprintf_r+0x14bc>
800078dc:	fa cc f9 44 	sub	r12,sp,-1724
800078e0:	f8 06 00 36 	add	r6,r12,r6<<0x3
800078e4:	c8 28       	rjmp	800079e8 <_vfprintf_r+0x14f8>
800078e6:	ee ca ff ff 	sub	r10,r7,-1
800078ea:	10 37       	cp.w	r7,r8
800078ec:	e0 84 00 81 	brge	800079ee <_vfprintf_r+0x14fe>
800078f0:	fa cb f9 44 	sub	r11,sp,-1724
800078f4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800078f8:	c7 78       	rjmp	800079e6 <_vfprintf_r+0x14f6>
800078fa:	ed b5 00 06 	bld	r5,0x6
800078fe:	c4 b1       	brne	80007994 <_vfprintf_r+0x14a4>
80007900:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007904:	40 3c       	lddsp	r12,sp[0xc]
80007906:	58 0c       	cp.w	r12,0
80007908:	c1 d0       	breq	80007942 <_vfprintf_r+0x1452>
8000790a:	10 36       	cp.w	r6,r8
8000790c:	c0 64       	brge	80007918 <_vfprintf_r+0x1428>
8000790e:	fa cb f9 44 	sub	r11,sp,-1724
80007912:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007916:	c1 f8       	rjmp	80007954 <_vfprintf_r+0x1464>
80007918:	fa c8 f9 50 	sub	r8,sp,-1712
8000791c:	1a d8       	st.w	--sp,r8
8000791e:	fa c8 fa b8 	sub	r8,sp,-1352
80007922:	1a d8       	st.w	--sp,r8
80007924:	fa c8 fb b4 	sub	r8,sp,-1100
80007928:	1a d8       	st.w	--sp,r8
8000792a:	fa c8 f9 40 	sub	r8,sp,-1728
8000792e:	fa c9 ff b4 	sub	r9,sp,-76
80007932:	04 9a       	mov	r10,r2
80007934:	0c 9b       	mov	r11,r6
80007936:	08 9c       	mov	r12,r4
80007938:	fe b0 f4 42 	rcall	800061bc <get_arg>
8000793c:	2f dd       	sub	sp,-12
8000793e:	98 18       	ld.sh	r8,r12[0x2]
80007940:	c2 78       	rjmp	8000798e <_vfprintf_r+0x149e>
80007942:	ee ca ff ff 	sub	r10,r7,-1
80007946:	10 37       	cp.w	r7,r8
80007948:	c0 a4       	brge	8000795c <_vfprintf_r+0x146c>
8000794a:	fa c9 f9 44 	sub	r9,sp,-1724
8000794e:	14 97       	mov	r7,r10
80007950:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007954:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007958:	c1 b8       	rjmp	8000798e <_vfprintf_r+0x149e>
8000795a:	d7 03       	nop
8000795c:	41 09       	lddsp	r9,sp[0x40]
8000795e:	59 f8       	cp.w	r8,31
80007960:	e0 89 00 13 	brgt	80007986 <_vfprintf_r+0x1496>
80007964:	f2 cb ff fc 	sub	r11,r9,-4
80007968:	51 0b       	stdsp	sp[0x40],r11
8000796a:	72 09       	ld.w	r9,r9[0x0]
8000796c:	fa c6 f9 44 	sub	r6,sp,-1724
80007970:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007974:	2f f8       	sub	r8,-1
80007976:	f7 49 fd 88 	st.w	r11[-632],r9
8000797a:	fb 48 06 b4 	st.w	sp[1716],r8
8000797e:	14 97       	mov	r7,r10
80007980:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007984:	c0 58       	rjmp	8000798e <_vfprintf_r+0x149e>
80007986:	92 18       	ld.sh	r8,r9[0x2]
80007988:	14 97       	mov	r7,r10
8000798a:	2f c9       	sub	r9,-4
8000798c:	51 09       	stdsp	sp[0x40],r9
8000798e:	5c 78       	castu.h	r8
80007990:	50 18       	stdsp	sp[0x4],r8
80007992:	c4 68       	rjmp	80007a1e <_vfprintf_r+0x152e>
80007994:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007998:	40 3c       	lddsp	r12,sp[0xc]
8000799a:	58 0c       	cp.w	r12,0
8000799c:	c1 d0       	breq	800079d6 <_vfprintf_r+0x14e6>
8000799e:	10 36       	cp.w	r6,r8
800079a0:	c0 64       	brge	800079ac <_vfprintf_r+0x14bc>
800079a2:	fa cb f9 44 	sub	r11,sp,-1724
800079a6:	f6 06 00 36 	add	r6,r11,r6<<0x3
800079aa:	c1 f8       	rjmp	800079e8 <_vfprintf_r+0x14f8>
800079ac:	fa c8 f9 50 	sub	r8,sp,-1712
800079b0:	1a d8       	st.w	--sp,r8
800079b2:	fa c8 fa b8 	sub	r8,sp,-1352
800079b6:	0c 9b       	mov	r11,r6
800079b8:	1a d8       	st.w	--sp,r8
800079ba:	fa c8 fb b4 	sub	r8,sp,-1100
800079be:	04 9a       	mov	r10,r2
800079c0:	1a d8       	st.w	--sp,r8
800079c2:	08 9c       	mov	r12,r4
800079c4:	fa c8 f9 40 	sub	r8,sp,-1728
800079c8:	fa c9 ff b4 	sub	r9,sp,-76
800079cc:	fe b0 f3 f8 	rcall	800061bc <get_arg>
800079d0:	2f dd       	sub	sp,-12
800079d2:	78 0b       	ld.w	r11,r12[0x0]
800079d4:	c2 48       	rjmp	80007a1c <_vfprintf_r+0x152c>
800079d6:	ee ca ff ff 	sub	r10,r7,-1
800079da:	10 37       	cp.w	r7,r8
800079dc:	c0 94       	brge	800079ee <_vfprintf_r+0x14fe>
800079de:	fa c9 f9 44 	sub	r9,sp,-1724
800079e2:	f2 06 00 36 	add	r6,r9,r6<<0x3
800079e6:	14 97       	mov	r7,r10
800079e8:	ec fb fd 88 	ld.w	r11,r6[-632]
800079ec:	c1 88       	rjmp	80007a1c <_vfprintf_r+0x152c>
800079ee:	41 09       	lddsp	r9,sp[0x40]
800079f0:	59 f8       	cp.w	r8,31
800079f2:	e0 89 00 11 	brgt	80007a14 <_vfprintf_r+0x1524>
800079f6:	f2 cb ff fc 	sub	r11,r9,-4
800079fa:	51 0b       	stdsp	sp[0x40],r11
800079fc:	fa c6 f9 44 	sub	r6,sp,-1724
80007a00:	72 0b       	ld.w	r11,r9[0x0]
80007a02:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007a06:	f3 4b fd 88 	st.w	r9[-632],r11
80007a0a:	2f f8       	sub	r8,-1
80007a0c:	14 97       	mov	r7,r10
80007a0e:	fb 48 06 b4 	st.w	sp[1716],r8
80007a12:	c0 58       	rjmp	80007a1c <_vfprintf_r+0x152c>
80007a14:	72 0b       	ld.w	r11,r9[0x0]
80007a16:	14 97       	mov	r7,r10
80007a18:	2f c9       	sub	r9,-4
80007a1a:	51 09       	stdsp	sp[0x40],r9
80007a1c:	50 1b       	stdsp	sp[0x4],r11
80007a1e:	30 0e       	mov	lr,0
80007a20:	50 0e       	stdsp	sp[0x0],lr
80007a22:	40 08       	lddsp	r8,sp[0x0]
80007a24:	40 1c       	lddsp	r12,sp[0x4]
80007a26:	18 48       	or	r8,r12
80007a28:	5f 18       	srne	r8
80007a2a:	eb e8 00 08 	and	r8,r5,r8
80007a2e:	c0 70       	breq	80007a3c <_vfprintf_r+0x154c>
80007a30:	33 08       	mov	r8,48
80007a32:	fb 60 06 b9 	st.b	sp[1721],r0
80007a36:	a1 b5       	sbr	r5,0x1
80007a38:	fb 68 06 b8 	st.b	sp[1720],r8
80007a3c:	30 28       	mov	r8,2
80007a3e:	30 09       	mov	r9,0
80007a40:	fb 69 06 bb 	st.b	sp[1723],r9
80007a44:	0a 99       	mov	r9,r5
80007a46:	a7 d9       	cbr	r9,0x7
80007a48:	40 2b       	lddsp	r11,sp[0x8]
80007a4a:	40 16       	lddsp	r6,sp[0x4]
80007a4c:	58 0b       	cp.w	r11,0
80007a4e:	5f 1a       	srne	r10
80007a50:	f2 05 17 40 	movge	r5,r9
80007a54:	fa c2 f9 78 	sub	r2,sp,-1672
80007a58:	40 09       	lddsp	r9,sp[0x0]
80007a5a:	0c 49       	or	r9,r6
80007a5c:	5f 19       	srne	r9
80007a5e:	f5 e9 10 09 	or	r9,r10,r9
80007a62:	c5 c0       	breq	80007b1a <_vfprintf_r+0x162a>
80007a64:	30 19       	mov	r9,1
80007a66:	f2 08 18 00 	cp.b	r8,r9
80007a6a:	c0 60       	breq	80007a76 <_vfprintf_r+0x1586>
80007a6c:	30 29       	mov	r9,2
80007a6e:	f2 08 18 00 	cp.b	r8,r9
80007a72:	c0 41       	brne	80007a7a <_vfprintf_r+0x158a>
80007a74:	c3 c8       	rjmp	80007aec <_vfprintf_r+0x15fc>
80007a76:	04 96       	mov	r6,r2
80007a78:	c3 08       	rjmp	80007ad8 <_vfprintf_r+0x15e8>
80007a7a:	04 96       	mov	r6,r2
80007a7c:	fa e8 00 00 	ld.d	r8,sp[0]
80007a80:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80007a84:	2d 0a       	sub	r10,-48
80007a86:	0c fa       	st.b	--r6,r10
80007a88:	f0 0b 16 03 	lsr	r11,r8,0x3
80007a8c:	f2 0c 16 03 	lsr	r12,r9,0x3
80007a90:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80007a94:	18 99       	mov	r9,r12
80007a96:	16 98       	mov	r8,r11
80007a98:	58 08       	cp.w	r8,0
80007a9a:	5c 29       	cpc	r9
80007a9c:	cf 21       	brne	80007a80 <_vfprintf_r+0x1590>
80007a9e:	fa e9 00 00 	st.d	sp[0],r8
80007aa2:	ed b5 00 00 	bld	r5,0x0
80007aa6:	c4 51       	brne	80007b30 <_vfprintf_r+0x1640>
80007aa8:	33 09       	mov	r9,48
80007aaa:	f2 0a 18 00 	cp.b	r10,r9
80007aae:	c4 10       	breq	80007b30 <_vfprintf_r+0x1640>
80007ab0:	0c f9       	st.b	--r6,r9
80007ab2:	c3 f8       	rjmp	80007b30 <_vfprintf_r+0x1640>
80007ab4:	fa ea 00 00 	ld.d	r10,sp[0]
80007ab8:	30 a8       	mov	r8,10
80007aba:	30 09       	mov	r9,0
80007abc:	e0 a0 1a 4e 	rcall	8000af58 <__avr32_umod64>
80007ac0:	30 a8       	mov	r8,10
80007ac2:	2d 0a       	sub	r10,-48
80007ac4:	30 09       	mov	r9,0
80007ac6:	ac 8a       	st.b	r6[0x0],r10
80007ac8:	fa ea 00 00 	ld.d	r10,sp[0]
80007acc:	fe b0 ed fc 	rcall	800056c4 <__avr32_udiv64>
80007ad0:	16 99       	mov	r9,r11
80007ad2:	14 98       	mov	r8,r10
80007ad4:	fa e9 00 00 	st.d	sp[0],r8
80007ad8:	20 16       	sub	r6,1
80007ada:	fa ea 00 00 	ld.d	r10,sp[0]
80007ade:	58 9a       	cp.w	r10,9
80007ae0:	5c 2b       	cpc	r11
80007ae2:	fe 9b ff e9 	brhi	80007ab4 <_vfprintf_r+0x15c4>
80007ae6:	1b f8       	ld.ub	r8,sp[0x7]
80007ae8:	2d 08       	sub	r8,-48
80007aea:	c2 08       	rjmp	80007b2a <_vfprintf_r+0x163a>
80007aec:	04 96       	mov	r6,r2
80007aee:	fa e8 00 00 	ld.d	r8,sp[0]
80007af2:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80007af6:	40 de       	lddsp	lr,sp[0x34]
80007af8:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80007afc:	0c fa       	st.b	--r6,r10
80007afe:	f2 0b 16 04 	lsr	r11,r9,0x4
80007b02:	f0 0a 16 04 	lsr	r10,r8,0x4
80007b06:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80007b0a:	16 99       	mov	r9,r11
80007b0c:	14 98       	mov	r8,r10
80007b0e:	58 08       	cp.w	r8,0
80007b10:	5c 29       	cpc	r9
80007b12:	cf 01       	brne	80007af2 <_vfprintf_r+0x1602>
80007b14:	fa e9 00 00 	st.d	sp[0],r8
80007b18:	c0 c8       	rjmp	80007b30 <_vfprintf_r+0x1640>
80007b1a:	58 08       	cp.w	r8,0
80007b1c:	c0 91       	brne	80007b2e <_vfprintf_r+0x163e>
80007b1e:	ed b5 00 00 	bld	r5,0x0
80007b22:	c0 61       	brne	80007b2e <_vfprintf_r+0x163e>
80007b24:	fa c6 f9 79 	sub	r6,sp,-1671
80007b28:	33 08       	mov	r8,48
80007b2a:	ac 88       	st.b	r6[0x0],r8
80007b2c:	c0 28       	rjmp	80007b30 <_vfprintf_r+0x1640>
80007b2e:	04 96       	mov	r6,r2
80007b30:	0c 12       	sub	r2,r6
80007b32:	c1 c8       	rjmp	80007b6a <_vfprintf_r+0x167a>
80007b34:	50 a7       	stdsp	sp[0x28],r7
80007b36:	50 80       	stdsp	sp[0x20],r0
80007b38:	40 93       	lddsp	r3,sp[0x24]
80007b3a:	0c 97       	mov	r7,r6
80007b3c:	10 90       	mov	r0,r8
80007b3e:	04 94       	mov	r4,r2
80007b40:	40 41       	lddsp	r1,sp[0x10]
80007b42:	58 08       	cp.w	r8,0
80007b44:	e0 80 04 48 	breq	800083d4 <_vfprintf_r+0x1ee4>
80007b48:	fb 68 06 60 	st.b	sp[1632],r8
80007b4c:	30 0c       	mov	r12,0
80007b4e:	30 08       	mov	r8,0
80007b50:	30 12       	mov	r2,1
80007b52:	fb 68 06 bb 	st.b	sp[1723],r8
80007b56:	50 2c       	stdsp	sp[0x8],r12
80007b58:	fa c6 f9 a0 	sub	r6,sp,-1632
80007b5c:	c0 78       	rjmp	80007b6a <_vfprintf_r+0x167a>
80007b5e:	30 0b       	mov	r11,0
80007b60:	50 2b       	stdsp	sp[0x8],r11
80007b62:	c0 48       	rjmp	80007b6a <_vfprintf_r+0x167a>
80007b64:	40 22       	lddsp	r2,sp[0x8]
80007b66:	30 0a       	mov	r10,0
80007b68:	50 2a       	stdsp	sp[0x8],r10
80007b6a:	40 29       	lddsp	r9,sp[0x8]
80007b6c:	e4 09 0c 49 	max	r9,r2,r9
80007b70:	50 39       	stdsp	sp[0xc],r9
80007b72:	12 9a       	mov	r10,r9
80007b74:	40 3e       	lddsp	lr,sp[0xc]
80007b76:	2f fa       	sub	r10,-1
80007b78:	30 08       	mov	r8,0
80007b7a:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80007b7e:	0a 9c       	mov	r12,r5
80007b80:	f0 09 18 00 	cp.b	r9,r8
80007b84:	f4 0e 17 10 	movne	lr,r10
80007b88:	e2 1c 00 02 	andl	r12,0x2,COH
80007b8c:	0a 9b       	mov	r11,r5
80007b8e:	18 0e       	add	lr,r12
80007b90:	e2 1b 00 84 	andl	r11,0x84,COH
80007b94:	50 fc       	stdsp	sp[0x3c],r12
80007b96:	50 3e       	stdsp	sp[0xc],lr
80007b98:	50 9b       	stdsp	sp[0x24],r11
80007b9a:	c4 61       	brne	80007c26 <_vfprintf_r+0x1736>
80007b9c:	40 8a       	lddsp	r10,sp[0x20]
80007b9e:	1c 1a       	sub	r10,lr
80007ba0:	50 4a       	stdsp	sp[0x10],r10
80007ba2:	58 0a       	cp.w	r10,0
80007ba4:	e0 89 00 20 	brgt	80007be4 <_vfprintf_r+0x16f4>
80007ba8:	c3 f8       	rjmp	80007c26 <_vfprintf_r+0x1736>
80007baa:	2f 09       	sub	r9,-16
80007bac:	2f f8       	sub	r8,-1
80007bae:	fb 49 06 90 	st.w	sp[1680],r9
80007bb2:	31 0e       	mov	lr,16
80007bb4:	fe c9 c2 f4 	sub	r9,pc,-15628
80007bb8:	87 1e       	st.w	r3[0x4],lr
80007bba:	87 09       	st.w	r3[0x0],r9
80007bbc:	fb 48 06 8c 	st.w	sp[1676],r8
80007bc0:	58 78       	cp.w	r8,7
80007bc2:	e0 89 00 04 	brgt	80007bca <_vfprintf_r+0x16da>
80007bc6:	2f 83       	sub	r3,-8
80007bc8:	c0 b8       	rjmp	80007bde <_vfprintf_r+0x16ee>
80007bca:	fa ca f9 78 	sub	r10,sp,-1672
80007bce:	02 9b       	mov	r11,r1
80007bd0:	08 9c       	mov	r12,r4
80007bd2:	fe b0 f4 81 	rcall	800064d4 <__sprint_r>
80007bd6:	e0 81 04 10 	brne	800083f6 <_vfprintf_r+0x1f06>
80007bda:	fa c3 f9 e0 	sub	r3,sp,-1568
80007bde:	40 4c       	lddsp	r12,sp[0x10]
80007be0:	21 0c       	sub	r12,16
80007be2:	50 4c       	stdsp	sp[0x10],r12
80007be4:	fa f9 06 90 	ld.w	r9,sp[1680]
80007be8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007bec:	fe ca c3 2c 	sub	r10,pc,-15572
80007bf0:	40 4b       	lddsp	r11,sp[0x10]
80007bf2:	59 0b       	cp.w	r11,16
80007bf4:	fe 99 ff db 	brgt	80007baa <_vfprintf_r+0x16ba>
80007bf8:	16 09       	add	r9,r11
80007bfa:	2f f8       	sub	r8,-1
80007bfc:	87 0a       	st.w	r3[0x0],r10
80007bfe:	fb 49 06 90 	st.w	sp[1680],r9
80007c02:	87 1b       	st.w	r3[0x4],r11
80007c04:	fb 48 06 8c 	st.w	sp[1676],r8
80007c08:	58 78       	cp.w	r8,7
80007c0a:	e0 89 00 04 	brgt	80007c12 <_vfprintf_r+0x1722>
80007c0e:	2f 83       	sub	r3,-8
80007c10:	c0 b8       	rjmp	80007c26 <_vfprintf_r+0x1736>
80007c12:	fa ca f9 78 	sub	r10,sp,-1672
80007c16:	02 9b       	mov	r11,r1
80007c18:	08 9c       	mov	r12,r4
80007c1a:	fe b0 f4 5d 	rcall	800064d4 <__sprint_r>
80007c1e:	e0 81 03 ec 	brne	800083f6 <_vfprintf_r+0x1f06>
80007c22:	fa c3 f9 e0 	sub	r3,sp,-1568
80007c26:	30 08       	mov	r8,0
80007c28:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80007c2c:	f0 09 18 00 	cp.b	r9,r8
80007c30:	c1 f0       	breq	80007c6e <_vfprintf_r+0x177e>
80007c32:	fa f8 06 90 	ld.w	r8,sp[1680]
80007c36:	fa c9 f9 45 	sub	r9,sp,-1723
80007c3a:	2f f8       	sub	r8,-1
80007c3c:	87 09       	st.w	r3[0x0],r9
80007c3e:	fb 48 06 90 	st.w	sp[1680],r8
80007c42:	30 19       	mov	r9,1
80007c44:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007c48:	87 19       	st.w	r3[0x4],r9
80007c4a:	2f f8       	sub	r8,-1
80007c4c:	fb 48 06 8c 	st.w	sp[1676],r8
80007c50:	58 78       	cp.w	r8,7
80007c52:	e0 89 00 04 	brgt	80007c5a <_vfprintf_r+0x176a>
80007c56:	2f 83       	sub	r3,-8
80007c58:	c0 b8       	rjmp	80007c6e <_vfprintf_r+0x177e>
80007c5a:	fa ca f9 78 	sub	r10,sp,-1672
80007c5e:	02 9b       	mov	r11,r1
80007c60:	08 9c       	mov	r12,r4
80007c62:	fe b0 f4 39 	rcall	800064d4 <__sprint_r>
80007c66:	e0 81 03 c8 	brne	800083f6 <_vfprintf_r+0x1f06>
80007c6a:	fa c3 f9 e0 	sub	r3,sp,-1568
80007c6e:	40 fa       	lddsp	r10,sp[0x3c]
80007c70:	58 0a       	cp.w	r10,0
80007c72:	c1 f0       	breq	80007cb0 <_vfprintf_r+0x17c0>
80007c74:	30 29       	mov	r9,2
80007c76:	fa f8 06 90 	ld.w	r8,sp[1680]
80007c7a:	12 08       	add	r8,r9
80007c7c:	87 19       	st.w	r3[0x4],r9
80007c7e:	fb 48 06 90 	st.w	sp[1680],r8
80007c82:	fa c9 f9 48 	sub	r9,sp,-1720
80007c86:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007c8a:	87 09       	st.w	r3[0x0],r9
80007c8c:	2f f8       	sub	r8,-1
80007c8e:	fb 48 06 8c 	st.w	sp[1676],r8
80007c92:	58 78       	cp.w	r8,7
80007c94:	e0 89 00 04 	brgt	80007c9c <_vfprintf_r+0x17ac>
80007c98:	2f 83       	sub	r3,-8
80007c9a:	c0 b8       	rjmp	80007cb0 <_vfprintf_r+0x17c0>
80007c9c:	fa ca f9 78 	sub	r10,sp,-1672
80007ca0:	02 9b       	mov	r11,r1
80007ca2:	08 9c       	mov	r12,r4
80007ca4:	fe b0 f4 18 	rcall	800064d4 <__sprint_r>
80007ca8:	e0 81 03 a7 	brne	800083f6 <_vfprintf_r+0x1f06>
80007cac:	fa c3 f9 e0 	sub	r3,sp,-1568
80007cb0:	40 98       	lddsp	r8,sp[0x24]
80007cb2:	e0 48 00 80 	cp.w	r8,128
80007cb6:	c4 71       	brne	80007d44 <_vfprintf_r+0x1854>
80007cb8:	40 8e       	lddsp	lr,sp[0x20]
80007cba:	40 3c       	lddsp	r12,sp[0xc]
80007cbc:	18 1e       	sub	lr,r12
80007cbe:	50 4e       	stdsp	sp[0x10],lr
80007cc0:	58 0e       	cp.w	lr,0
80007cc2:	e0 89 00 20 	brgt	80007d02 <_vfprintf_r+0x1812>
80007cc6:	c3 f8       	rjmp	80007d44 <_vfprintf_r+0x1854>
80007cc8:	2f 09       	sub	r9,-16
80007cca:	2f f8       	sub	r8,-1
80007ccc:	fe cb c3 fc 	sub	r11,pc,-15364
80007cd0:	31 0a       	mov	r10,16
80007cd2:	fb 49 06 90 	st.w	sp[1680],r9
80007cd6:	87 0b       	st.w	r3[0x0],r11
80007cd8:	87 1a       	st.w	r3[0x4],r10
80007cda:	fb 48 06 8c 	st.w	sp[1676],r8
80007cde:	58 78       	cp.w	r8,7
80007ce0:	e0 89 00 04 	brgt	80007ce8 <_vfprintf_r+0x17f8>
80007ce4:	2f 83       	sub	r3,-8
80007ce6:	c0 b8       	rjmp	80007cfc <_vfprintf_r+0x180c>
80007ce8:	fa ca f9 78 	sub	r10,sp,-1672
80007cec:	02 9b       	mov	r11,r1
80007cee:	08 9c       	mov	r12,r4
80007cf0:	fe b0 f3 f2 	rcall	800064d4 <__sprint_r>
80007cf4:	e0 81 03 81 	brne	800083f6 <_vfprintf_r+0x1f06>
80007cf8:	fa c3 f9 e0 	sub	r3,sp,-1568
80007cfc:	40 49       	lddsp	r9,sp[0x10]
80007cfe:	21 09       	sub	r9,16
80007d00:	50 49       	stdsp	sp[0x10],r9
80007d02:	fa f9 06 90 	ld.w	r9,sp[1680]
80007d06:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007d0a:	fe ca c4 3a 	sub	r10,pc,-15302
80007d0e:	40 4e       	lddsp	lr,sp[0x10]
80007d10:	59 0e       	cp.w	lr,16
80007d12:	fe 99 ff db 	brgt	80007cc8 <_vfprintf_r+0x17d8>
80007d16:	1c 09       	add	r9,lr
80007d18:	2f f8       	sub	r8,-1
80007d1a:	87 0a       	st.w	r3[0x0],r10
80007d1c:	fb 49 06 90 	st.w	sp[1680],r9
80007d20:	87 1e       	st.w	r3[0x4],lr
80007d22:	fb 48 06 8c 	st.w	sp[1676],r8
80007d26:	58 78       	cp.w	r8,7
80007d28:	e0 89 00 04 	brgt	80007d30 <_vfprintf_r+0x1840>
80007d2c:	2f 83       	sub	r3,-8
80007d2e:	c0 b8       	rjmp	80007d44 <_vfprintf_r+0x1854>
80007d30:	fa ca f9 78 	sub	r10,sp,-1672
80007d34:	02 9b       	mov	r11,r1
80007d36:	08 9c       	mov	r12,r4
80007d38:	fe b0 f3 ce 	rcall	800064d4 <__sprint_r>
80007d3c:	e0 81 03 5d 	brne	800083f6 <_vfprintf_r+0x1f06>
80007d40:	fa c3 f9 e0 	sub	r3,sp,-1568
80007d44:	40 2c       	lddsp	r12,sp[0x8]
80007d46:	04 1c       	sub	r12,r2
80007d48:	50 2c       	stdsp	sp[0x8],r12
80007d4a:	58 0c       	cp.w	r12,0
80007d4c:	e0 89 00 20 	brgt	80007d8c <_vfprintf_r+0x189c>
80007d50:	c3 f8       	rjmp	80007dce <_vfprintf_r+0x18de>
80007d52:	2f 09       	sub	r9,-16
80007d54:	2f f8       	sub	r8,-1
80007d56:	fe cb c4 86 	sub	r11,pc,-15226
80007d5a:	31 0a       	mov	r10,16
80007d5c:	fb 49 06 90 	st.w	sp[1680],r9
80007d60:	87 0b       	st.w	r3[0x0],r11
80007d62:	87 1a       	st.w	r3[0x4],r10
80007d64:	fb 48 06 8c 	st.w	sp[1676],r8
80007d68:	58 78       	cp.w	r8,7
80007d6a:	e0 89 00 04 	brgt	80007d72 <_vfprintf_r+0x1882>
80007d6e:	2f 83       	sub	r3,-8
80007d70:	c0 b8       	rjmp	80007d86 <_vfprintf_r+0x1896>
80007d72:	fa ca f9 78 	sub	r10,sp,-1672
80007d76:	02 9b       	mov	r11,r1
80007d78:	08 9c       	mov	r12,r4
80007d7a:	fe b0 f3 ad 	rcall	800064d4 <__sprint_r>
80007d7e:	e0 81 03 3c 	brne	800083f6 <_vfprintf_r+0x1f06>
80007d82:	fa c3 f9 e0 	sub	r3,sp,-1568
80007d86:	40 29       	lddsp	r9,sp[0x8]
80007d88:	21 09       	sub	r9,16
80007d8a:	50 29       	stdsp	sp[0x8],r9
80007d8c:	fa f9 06 90 	ld.w	r9,sp[1680]
80007d90:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007d94:	fe ca c4 c4 	sub	r10,pc,-15164
80007d98:	40 2e       	lddsp	lr,sp[0x8]
80007d9a:	59 0e       	cp.w	lr,16
80007d9c:	fe 99 ff db 	brgt	80007d52 <_vfprintf_r+0x1862>
80007da0:	1c 09       	add	r9,lr
80007da2:	2f f8       	sub	r8,-1
80007da4:	87 0a       	st.w	r3[0x0],r10
80007da6:	fb 49 06 90 	st.w	sp[1680],r9
80007daa:	87 1e       	st.w	r3[0x4],lr
80007dac:	fb 48 06 8c 	st.w	sp[1676],r8
80007db0:	58 78       	cp.w	r8,7
80007db2:	e0 89 00 04 	brgt	80007dba <_vfprintf_r+0x18ca>
80007db6:	2f 83       	sub	r3,-8
80007db8:	c0 b8       	rjmp	80007dce <_vfprintf_r+0x18de>
80007dba:	fa ca f9 78 	sub	r10,sp,-1672
80007dbe:	02 9b       	mov	r11,r1
80007dc0:	08 9c       	mov	r12,r4
80007dc2:	fe b0 f3 89 	rcall	800064d4 <__sprint_r>
80007dc6:	e0 81 03 18 	brne	800083f6 <_vfprintf_r+0x1f06>
80007dca:	fa c3 f9 e0 	sub	r3,sp,-1568
80007dce:	ed b5 00 08 	bld	r5,0x8
80007dd2:	c0 b0       	breq	80007de8 <_vfprintf_r+0x18f8>
80007dd4:	fa f8 06 90 	ld.w	r8,sp[1680]
80007dd8:	87 12       	st.w	r3[0x4],r2
80007dda:	87 06       	st.w	r3[0x0],r6
80007ddc:	f0 02 00 02 	add	r2,r8,r2
80007de0:	fb 42 06 90 	st.w	sp[1680],r2
80007de4:	e0 8f 01 d4 	bral	8000818c <_vfprintf_r+0x1c9c>
80007de8:	e0 40 00 65 	cp.w	r0,101
80007dec:	e0 8a 01 d6 	brle	80008198 <_vfprintf_r+0x1ca8>
80007df0:	30 08       	mov	r8,0
80007df2:	30 09       	mov	r9,0
80007df4:	40 5b       	lddsp	r11,sp[0x14]
80007df6:	40 7a       	lddsp	r10,sp[0x1c]
80007df8:	e0 a0 16 a4 	rcall	8000ab40 <__avr32_f64_cmp_eq>
80007dfc:	c7 90       	breq	80007eee <_vfprintf_r+0x19fe>
80007dfe:	fa f8 06 90 	ld.w	r8,sp[1680]
80007e02:	fe c9 c5 46 	sub	r9,pc,-15034
80007e06:	2f f8       	sub	r8,-1
80007e08:	87 09       	st.w	r3[0x0],r9
80007e0a:	fb 48 06 90 	st.w	sp[1680],r8
80007e0e:	30 19       	mov	r9,1
80007e10:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007e14:	87 19       	st.w	r3[0x4],r9
80007e16:	2f f8       	sub	r8,-1
80007e18:	fb 48 06 8c 	st.w	sp[1676],r8
80007e1c:	58 78       	cp.w	r8,7
80007e1e:	e0 89 00 05 	brgt	80007e28 <_vfprintf_r+0x1938>
80007e22:	2f 83       	sub	r3,-8
80007e24:	c0 c8       	rjmp	80007e3c <_vfprintf_r+0x194c>
80007e26:	d7 03       	nop
80007e28:	fa ca f9 78 	sub	r10,sp,-1672
80007e2c:	02 9b       	mov	r11,r1
80007e2e:	08 9c       	mov	r12,r4
80007e30:	fe b0 f3 52 	rcall	800064d4 <__sprint_r>
80007e34:	e0 81 02 e1 	brne	800083f6 <_vfprintf_r+0x1f06>
80007e38:	fa c3 f9 e0 	sub	r3,sp,-1568
80007e3c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007e40:	40 6c       	lddsp	r12,sp[0x18]
80007e42:	18 38       	cp.w	r8,r12
80007e44:	c0 55       	brlt	80007e4e <_vfprintf_r+0x195e>
80007e46:	ed b5 00 00 	bld	r5,0x0
80007e4a:	e0 81 02 6b 	brne	80008320 <_vfprintf_r+0x1e30>
80007e4e:	fa f8 06 90 	ld.w	r8,sp[1680]
80007e52:	2f f8       	sub	r8,-1
80007e54:	40 cb       	lddsp	r11,sp[0x30]
80007e56:	fb 48 06 90 	st.w	sp[1680],r8
80007e5a:	30 19       	mov	r9,1
80007e5c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007e60:	87 0b       	st.w	r3[0x0],r11
80007e62:	2f f8       	sub	r8,-1
80007e64:	87 19       	st.w	r3[0x4],r9
80007e66:	fb 48 06 8c 	st.w	sp[1676],r8
80007e6a:	58 78       	cp.w	r8,7
80007e6c:	e0 89 00 04 	brgt	80007e74 <_vfprintf_r+0x1984>
80007e70:	2f 83       	sub	r3,-8
80007e72:	c0 b8       	rjmp	80007e88 <_vfprintf_r+0x1998>
80007e74:	fa ca f9 78 	sub	r10,sp,-1672
80007e78:	02 9b       	mov	r11,r1
80007e7a:	08 9c       	mov	r12,r4
80007e7c:	fe b0 f3 2c 	rcall	800064d4 <__sprint_r>
80007e80:	e0 81 02 bb 	brne	800083f6 <_vfprintf_r+0x1f06>
80007e84:	fa c3 f9 e0 	sub	r3,sp,-1568
80007e88:	40 66       	lddsp	r6,sp[0x18]
80007e8a:	20 16       	sub	r6,1
80007e8c:	58 06       	cp.w	r6,0
80007e8e:	e0 89 00 1d 	brgt	80007ec8 <_vfprintf_r+0x19d8>
80007e92:	e0 8f 02 47 	bral	80008320 <_vfprintf_r+0x1e30>
80007e96:	2f 09       	sub	r9,-16
80007e98:	2f f8       	sub	r8,-1
80007e9a:	fb 49 06 90 	st.w	sp[1680],r9
80007e9e:	87 02       	st.w	r3[0x0],r2
80007ea0:	87 10       	st.w	r3[0x4],r0
80007ea2:	fb 48 06 8c 	st.w	sp[1676],r8
80007ea6:	58 78       	cp.w	r8,7
80007ea8:	e0 89 00 04 	brgt	80007eb0 <_vfprintf_r+0x19c0>
80007eac:	2f 83       	sub	r3,-8
80007eae:	c0 b8       	rjmp	80007ec4 <_vfprintf_r+0x19d4>
80007eb0:	fa ca f9 78 	sub	r10,sp,-1672
80007eb4:	02 9b       	mov	r11,r1
80007eb6:	08 9c       	mov	r12,r4
80007eb8:	fe b0 f3 0e 	rcall	800064d4 <__sprint_r>
80007ebc:	e0 81 02 9d 	brne	800083f6 <_vfprintf_r+0x1f06>
80007ec0:	fa c3 f9 e0 	sub	r3,sp,-1568
80007ec4:	21 06       	sub	r6,16
80007ec6:	c0 48       	rjmp	80007ece <_vfprintf_r+0x19de>
80007ec8:	fe c2 c5 f8 	sub	r2,pc,-14856
80007ecc:	31 00       	mov	r0,16
80007ece:	fa f9 06 90 	ld.w	r9,sp[1680]
80007ed2:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007ed6:	fe ca c6 06 	sub	r10,pc,-14842
80007eda:	59 06       	cp.w	r6,16
80007edc:	fe 99 ff dd 	brgt	80007e96 <_vfprintf_r+0x19a6>
80007ee0:	0c 09       	add	r9,r6
80007ee2:	87 0a       	st.w	r3[0x0],r10
80007ee4:	fb 49 06 90 	st.w	sp[1680],r9
80007ee8:	2f f8       	sub	r8,-1
80007eea:	87 16       	st.w	r3[0x4],r6
80007eec:	c5 39       	rjmp	80008192 <_vfprintf_r+0x1ca2>
80007eee:	fa fa 06 ac 	ld.w	r10,sp[1708]
80007ef2:	58 0a       	cp.w	r10,0
80007ef4:	e0 89 00 92 	brgt	80008018 <_vfprintf_r+0x1b28>
80007ef8:	fa f8 06 90 	ld.w	r8,sp[1680]
80007efc:	fe c9 c6 40 	sub	r9,pc,-14784
80007f00:	2f f8       	sub	r8,-1
80007f02:	87 09       	st.w	r3[0x0],r9
80007f04:	fb 48 06 90 	st.w	sp[1680],r8
80007f08:	30 19       	mov	r9,1
80007f0a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007f0e:	87 19       	st.w	r3[0x4],r9
80007f10:	2f f8       	sub	r8,-1
80007f12:	fb 48 06 8c 	st.w	sp[1676],r8
80007f16:	58 78       	cp.w	r8,7
80007f18:	e0 89 00 04 	brgt	80007f20 <_vfprintf_r+0x1a30>
80007f1c:	2f 83       	sub	r3,-8
80007f1e:	c0 b8       	rjmp	80007f34 <_vfprintf_r+0x1a44>
80007f20:	fa ca f9 78 	sub	r10,sp,-1672
80007f24:	02 9b       	mov	r11,r1
80007f26:	08 9c       	mov	r12,r4
80007f28:	fe b0 f2 d6 	rcall	800064d4 <__sprint_r>
80007f2c:	e0 81 02 65 	brne	800083f6 <_vfprintf_r+0x1f06>
80007f30:	fa c3 f9 e0 	sub	r3,sp,-1568
80007f34:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007f38:	58 08       	cp.w	r8,0
80007f3a:	c0 81       	brne	80007f4a <_vfprintf_r+0x1a5a>
80007f3c:	40 6a       	lddsp	r10,sp[0x18]
80007f3e:	58 0a       	cp.w	r10,0
80007f40:	c0 51       	brne	80007f4a <_vfprintf_r+0x1a5a>
80007f42:	ed b5 00 00 	bld	r5,0x0
80007f46:	e0 81 01 ed 	brne	80008320 <_vfprintf_r+0x1e30>
80007f4a:	40 c9       	lddsp	r9,sp[0x30]
80007f4c:	fa f8 06 90 	ld.w	r8,sp[1680]
80007f50:	2f f8       	sub	r8,-1
80007f52:	87 09       	st.w	r3[0x0],r9
80007f54:	fb 48 06 90 	st.w	sp[1680],r8
80007f58:	30 19       	mov	r9,1
80007f5a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007f5e:	87 19       	st.w	r3[0x4],r9
80007f60:	2f f8       	sub	r8,-1
80007f62:	fb 48 06 8c 	st.w	sp[1676],r8
80007f66:	58 78       	cp.w	r8,7
80007f68:	e0 89 00 04 	brgt	80007f70 <_vfprintf_r+0x1a80>
80007f6c:	2f 83       	sub	r3,-8
80007f6e:	c0 b8       	rjmp	80007f84 <_vfprintf_r+0x1a94>
80007f70:	fa ca f9 78 	sub	r10,sp,-1672
80007f74:	02 9b       	mov	r11,r1
80007f76:	08 9c       	mov	r12,r4
80007f78:	fe b0 f2 ae 	rcall	800064d4 <__sprint_r>
80007f7c:	e0 81 02 3d 	brne	800083f6 <_vfprintf_r+0x1f06>
80007f80:	fa c3 f9 e0 	sub	r3,sp,-1568
80007f84:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007f88:	5c 32       	neg	r2
80007f8a:	58 02       	cp.w	r2,0
80007f8c:	e0 89 00 1d 	brgt	80007fc6 <_vfprintf_r+0x1ad6>
80007f90:	c3 d8       	rjmp	8000800a <_vfprintf_r+0x1b1a>
80007f92:	2f 09       	sub	r9,-16
80007f94:	2f f8       	sub	r8,-1
80007f96:	31 0e       	mov	lr,16
80007f98:	fb 49 06 90 	st.w	sp[1680],r9
80007f9c:	87 00       	st.w	r3[0x0],r0
80007f9e:	87 1e       	st.w	r3[0x4],lr
80007fa0:	fb 48 06 8c 	st.w	sp[1676],r8
80007fa4:	58 78       	cp.w	r8,7
80007fa6:	e0 89 00 04 	brgt	80007fae <_vfprintf_r+0x1abe>
80007faa:	2f 83       	sub	r3,-8
80007fac:	c0 b8       	rjmp	80007fc2 <_vfprintf_r+0x1ad2>
80007fae:	fa ca f9 78 	sub	r10,sp,-1672
80007fb2:	02 9b       	mov	r11,r1
80007fb4:	08 9c       	mov	r12,r4
80007fb6:	fe b0 f2 8f 	rcall	800064d4 <__sprint_r>
80007fba:	e0 81 02 1e 	brne	800083f6 <_vfprintf_r+0x1f06>
80007fbe:	fa c3 f9 e0 	sub	r3,sp,-1568
80007fc2:	21 02       	sub	r2,16
80007fc4:	c0 38       	rjmp	80007fca <_vfprintf_r+0x1ada>
80007fc6:	fe c0 c6 f6 	sub	r0,pc,-14602
80007fca:	fa f9 06 90 	ld.w	r9,sp[1680]
80007fce:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007fd2:	fe ca c7 02 	sub	r10,pc,-14590
80007fd6:	59 02       	cp.w	r2,16
80007fd8:	fe 99 ff dd 	brgt	80007f92 <_vfprintf_r+0x1aa2>
80007fdc:	04 09       	add	r9,r2
80007fde:	2f f8       	sub	r8,-1
80007fe0:	87 0a       	st.w	r3[0x0],r10
80007fe2:	fb 49 06 90 	st.w	sp[1680],r9
80007fe6:	87 12       	st.w	r3[0x4],r2
80007fe8:	fb 48 06 8c 	st.w	sp[1676],r8
80007fec:	58 78       	cp.w	r8,7
80007fee:	e0 89 00 04 	brgt	80007ff6 <_vfprintf_r+0x1b06>
80007ff2:	2f 83       	sub	r3,-8
80007ff4:	c0 b8       	rjmp	8000800a <_vfprintf_r+0x1b1a>
80007ff6:	fa ca f9 78 	sub	r10,sp,-1672
80007ffa:	02 9b       	mov	r11,r1
80007ffc:	08 9c       	mov	r12,r4
80007ffe:	fe b0 f2 6b 	rcall	800064d4 <__sprint_r>
80008002:	e0 81 01 fa 	brne	800083f6 <_vfprintf_r+0x1f06>
80008006:	fa c3 f9 e0 	sub	r3,sp,-1568
8000800a:	40 6c       	lddsp	r12,sp[0x18]
8000800c:	fa f8 06 90 	ld.w	r8,sp[1680]
80008010:	87 06       	st.w	r3[0x0],r6
80008012:	87 1c       	st.w	r3[0x4],r12
80008014:	18 08       	add	r8,r12
80008016:	cb 98       	rjmp	80008188 <_vfprintf_r+0x1c98>
80008018:	fa f9 06 90 	ld.w	r9,sp[1680]
8000801c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008020:	40 6b       	lddsp	r11,sp[0x18]
80008022:	16 3a       	cp.w	r10,r11
80008024:	c6 f5       	brlt	80008102 <_vfprintf_r+0x1c12>
80008026:	16 09       	add	r9,r11
80008028:	2f f8       	sub	r8,-1
8000802a:	87 06       	st.w	r3[0x0],r6
8000802c:	fb 49 06 90 	st.w	sp[1680],r9
80008030:	87 1b       	st.w	r3[0x4],r11
80008032:	fb 48 06 8c 	st.w	sp[1676],r8
80008036:	58 78       	cp.w	r8,7
80008038:	e0 89 00 04 	brgt	80008040 <_vfprintf_r+0x1b50>
8000803c:	2f 83       	sub	r3,-8
8000803e:	c0 b8       	rjmp	80008054 <_vfprintf_r+0x1b64>
80008040:	fa ca f9 78 	sub	r10,sp,-1672
80008044:	02 9b       	mov	r11,r1
80008046:	08 9c       	mov	r12,r4
80008048:	fe b0 f2 46 	rcall	800064d4 <__sprint_r>
8000804c:	e0 81 01 d5 	brne	800083f6 <_vfprintf_r+0x1f06>
80008050:	fa c3 f9 e0 	sub	r3,sp,-1568
80008054:	fa f6 06 ac 	ld.w	r6,sp[1708]
80008058:	40 6a       	lddsp	r10,sp[0x18]
8000805a:	14 16       	sub	r6,r10
8000805c:	58 06       	cp.w	r6,0
8000805e:	e0 89 00 1c 	brgt	80008096 <_vfprintf_r+0x1ba6>
80008062:	c3 d8       	rjmp	800080dc <_vfprintf_r+0x1bec>
80008064:	2f 09       	sub	r9,-16
80008066:	2f f8       	sub	r8,-1
80008068:	fb 49 06 90 	st.w	sp[1680],r9
8000806c:	87 02       	st.w	r3[0x0],r2
8000806e:	87 10       	st.w	r3[0x4],r0
80008070:	fb 48 06 8c 	st.w	sp[1676],r8
80008074:	58 78       	cp.w	r8,7
80008076:	e0 89 00 04 	brgt	8000807e <_vfprintf_r+0x1b8e>
8000807a:	2f 83       	sub	r3,-8
8000807c:	c0 b8       	rjmp	80008092 <_vfprintf_r+0x1ba2>
8000807e:	fa ca f9 78 	sub	r10,sp,-1672
80008082:	02 9b       	mov	r11,r1
80008084:	08 9c       	mov	r12,r4
80008086:	fe b0 f2 27 	rcall	800064d4 <__sprint_r>
8000808a:	e0 81 01 b6 	brne	800083f6 <_vfprintf_r+0x1f06>
8000808e:	fa c3 f9 e0 	sub	r3,sp,-1568
80008092:	21 06       	sub	r6,16
80008094:	c0 48       	rjmp	8000809c <_vfprintf_r+0x1bac>
80008096:	fe c2 c7 c6 	sub	r2,pc,-14394
8000809a:	31 00       	mov	r0,16
8000809c:	fa f9 06 90 	ld.w	r9,sp[1680]
800080a0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800080a4:	fe ca c7 d4 	sub	r10,pc,-14380
800080a8:	59 06       	cp.w	r6,16
800080aa:	fe 99 ff dd 	brgt	80008064 <_vfprintf_r+0x1b74>
800080ae:	0c 09       	add	r9,r6
800080b0:	2f f8       	sub	r8,-1
800080b2:	87 0a       	st.w	r3[0x0],r10
800080b4:	fb 49 06 90 	st.w	sp[1680],r9
800080b8:	87 16       	st.w	r3[0x4],r6
800080ba:	fb 48 06 8c 	st.w	sp[1676],r8
800080be:	58 78       	cp.w	r8,7
800080c0:	e0 89 00 04 	brgt	800080c8 <_vfprintf_r+0x1bd8>
800080c4:	2f 83       	sub	r3,-8
800080c6:	c0 b8       	rjmp	800080dc <_vfprintf_r+0x1bec>
800080c8:	fa ca f9 78 	sub	r10,sp,-1672
800080cc:	02 9b       	mov	r11,r1
800080ce:	08 9c       	mov	r12,r4
800080d0:	fe b0 f2 02 	rcall	800064d4 <__sprint_r>
800080d4:	e0 81 01 91 	brne	800083f6 <_vfprintf_r+0x1f06>
800080d8:	fa c3 f9 e0 	sub	r3,sp,-1568
800080dc:	ed b5 00 00 	bld	r5,0x0
800080e0:	e0 81 01 20 	brne	80008320 <_vfprintf_r+0x1e30>
800080e4:	40 c9       	lddsp	r9,sp[0x30]
800080e6:	fa f8 06 90 	ld.w	r8,sp[1680]
800080ea:	2f f8       	sub	r8,-1
800080ec:	87 09       	st.w	r3[0x0],r9
800080ee:	fb 48 06 90 	st.w	sp[1680],r8
800080f2:	30 19       	mov	r9,1
800080f4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800080f8:	87 19       	st.w	r3[0x4],r9
800080fa:	2f f8       	sub	r8,-1
800080fc:	fb 48 06 8c 	st.w	sp[1676],r8
80008100:	c0 29       	rjmp	80008304 <_vfprintf_r+0x1e14>
80008102:	14 09       	add	r9,r10
80008104:	2f f8       	sub	r8,-1
80008106:	fb 49 06 90 	st.w	sp[1680],r9
8000810a:	87 06       	st.w	r3[0x0],r6
8000810c:	87 1a       	st.w	r3[0x4],r10
8000810e:	fb 48 06 8c 	st.w	sp[1676],r8
80008112:	58 78       	cp.w	r8,7
80008114:	e0 89 00 04 	brgt	8000811c <_vfprintf_r+0x1c2c>
80008118:	2f 83       	sub	r3,-8
8000811a:	c0 b8       	rjmp	80008130 <_vfprintf_r+0x1c40>
8000811c:	fa ca f9 78 	sub	r10,sp,-1672
80008120:	02 9b       	mov	r11,r1
80008122:	08 9c       	mov	r12,r4
80008124:	fe b0 f1 d8 	rcall	800064d4 <__sprint_r>
80008128:	e0 81 01 67 	brne	800083f6 <_vfprintf_r+0x1f06>
8000812c:	fa c3 f9 e0 	sub	r3,sp,-1568
80008130:	40 c8       	lddsp	r8,sp[0x30]
80008132:	87 08       	st.w	r3[0x0],r8
80008134:	fa f8 06 90 	ld.w	r8,sp[1680]
80008138:	2f f8       	sub	r8,-1
8000813a:	30 19       	mov	r9,1
8000813c:	fb 48 06 90 	st.w	sp[1680],r8
80008140:	87 19       	st.w	r3[0x4],r9
80008142:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008146:	2f f8       	sub	r8,-1
80008148:	fb 48 06 8c 	st.w	sp[1676],r8
8000814c:	fa f2 06 ac 	ld.w	r2,sp[1708]
80008150:	58 78       	cp.w	r8,7
80008152:	e0 89 00 04 	brgt	8000815a <_vfprintf_r+0x1c6a>
80008156:	2f 83       	sub	r3,-8
80008158:	c0 b8       	rjmp	8000816e <_vfprintf_r+0x1c7e>
8000815a:	fa ca f9 78 	sub	r10,sp,-1672
8000815e:	02 9b       	mov	r11,r1
80008160:	08 9c       	mov	r12,r4
80008162:	fe b0 f1 b9 	rcall	800064d4 <__sprint_r>
80008166:	e0 81 01 48 	brne	800083f6 <_vfprintf_r+0x1f06>
8000816a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000816e:	04 06       	add	r6,r2
80008170:	fa f8 06 ac 	ld.w	r8,sp[1708]
80008174:	87 06       	st.w	r3[0x0],r6
80008176:	fa f9 06 90 	ld.w	r9,sp[1680]
8000817a:	40 66       	lddsp	r6,sp[0x18]
8000817c:	40 6e       	lddsp	lr,sp[0x18]
8000817e:	10 16       	sub	r6,r8
80008180:	f2 08 01 08 	sub	r8,r9,r8
80008184:	87 16       	st.w	r3[0x4],r6
80008186:	1c 08       	add	r8,lr
80008188:	fb 48 06 90 	st.w	sp[1680],r8
8000818c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008190:	2f f8       	sub	r8,-1
80008192:	fb 48 06 8c 	st.w	sp[1676],r8
80008196:	cb 78       	rjmp	80008304 <_vfprintf_r+0x1e14>
80008198:	40 6c       	lddsp	r12,sp[0x18]
8000819a:	58 1c       	cp.w	r12,1
8000819c:	e0 89 00 06 	brgt	800081a8 <_vfprintf_r+0x1cb8>
800081a0:	ed b5 00 00 	bld	r5,0x0
800081a4:	e0 81 00 85 	brne	800082ae <_vfprintf_r+0x1dbe>
800081a8:	fa f8 06 90 	ld.w	r8,sp[1680]
800081ac:	2f f8       	sub	r8,-1
800081ae:	30 19       	mov	r9,1
800081b0:	fb 48 06 90 	st.w	sp[1680],r8
800081b4:	87 06       	st.w	r3[0x0],r6
800081b6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800081ba:	87 19       	st.w	r3[0x4],r9
800081bc:	2f f8       	sub	r8,-1
800081be:	fb 48 06 8c 	st.w	sp[1676],r8
800081c2:	58 78       	cp.w	r8,7
800081c4:	e0 89 00 04 	brgt	800081cc <_vfprintf_r+0x1cdc>
800081c8:	2f 83       	sub	r3,-8
800081ca:	c0 b8       	rjmp	800081e0 <_vfprintf_r+0x1cf0>
800081cc:	fa ca f9 78 	sub	r10,sp,-1672
800081d0:	02 9b       	mov	r11,r1
800081d2:	08 9c       	mov	r12,r4
800081d4:	fe b0 f1 80 	rcall	800064d4 <__sprint_r>
800081d8:	e0 81 01 0f 	brne	800083f6 <_vfprintf_r+0x1f06>
800081dc:	fa c3 f9 e0 	sub	r3,sp,-1568
800081e0:	fa f8 06 90 	ld.w	r8,sp[1680]
800081e4:	2f f8       	sub	r8,-1
800081e6:	40 cb       	lddsp	r11,sp[0x30]
800081e8:	fb 48 06 90 	st.w	sp[1680],r8
800081ec:	30 19       	mov	r9,1
800081ee:	fa f8 06 8c 	ld.w	r8,sp[1676]
800081f2:	87 0b       	st.w	r3[0x0],r11
800081f4:	2f f8       	sub	r8,-1
800081f6:	87 19       	st.w	r3[0x4],r9
800081f8:	fb 48 06 8c 	st.w	sp[1676],r8
800081fc:	58 78       	cp.w	r8,7
800081fe:	e0 89 00 05 	brgt	80008208 <_vfprintf_r+0x1d18>
80008202:	2f 83       	sub	r3,-8
80008204:	c0 c8       	rjmp	8000821c <_vfprintf_r+0x1d2c>
80008206:	d7 03       	nop
80008208:	fa ca f9 78 	sub	r10,sp,-1672
8000820c:	02 9b       	mov	r11,r1
8000820e:	08 9c       	mov	r12,r4
80008210:	fe b0 f1 62 	rcall	800064d4 <__sprint_r>
80008214:	e0 81 00 f1 	brne	800083f6 <_vfprintf_r+0x1f06>
80008218:	fa c3 f9 e0 	sub	r3,sp,-1568
8000821c:	30 08       	mov	r8,0
8000821e:	30 09       	mov	r9,0
80008220:	40 5b       	lddsp	r11,sp[0x14]
80008222:	40 7a       	lddsp	r10,sp[0x1c]
80008224:	e0 a0 14 8e 	rcall	8000ab40 <__avr32_f64_cmp_eq>
80008228:	40 68       	lddsp	r8,sp[0x18]
8000822a:	20 18       	sub	r8,1
8000822c:	58 0c       	cp.w	r12,0
8000822e:	c0 d1       	brne	80008248 <_vfprintf_r+0x1d58>
80008230:	2f f6       	sub	r6,-1
80008232:	87 18       	st.w	r3[0x4],r8
80008234:	87 06       	st.w	r3[0x0],r6
80008236:	fa f6 06 90 	ld.w	r6,sp[1680]
8000823a:	10 06       	add	r6,r8
8000823c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008240:	fb 46 06 90 	st.w	sp[1680],r6
80008244:	2f f8       	sub	r8,-1
80008246:	c3 18       	rjmp	800082a8 <_vfprintf_r+0x1db8>
80008248:	10 96       	mov	r6,r8
8000824a:	58 08       	cp.w	r8,0
8000824c:	e0 89 00 1c 	brgt	80008284 <_vfprintf_r+0x1d94>
80008250:	c4 b8       	rjmp	800082e6 <_vfprintf_r+0x1df6>
80008252:	2f 09       	sub	r9,-16
80008254:	2f f8       	sub	r8,-1
80008256:	fb 49 06 90 	st.w	sp[1680],r9
8000825a:	87 02       	st.w	r3[0x0],r2
8000825c:	87 10       	st.w	r3[0x4],r0
8000825e:	fb 48 06 8c 	st.w	sp[1676],r8
80008262:	58 78       	cp.w	r8,7
80008264:	e0 89 00 04 	brgt	8000826c <_vfprintf_r+0x1d7c>
80008268:	2f 83       	sub	r3,-8
8000826a:	c0 b8       	rjmp	80008280 <_vfprintf_r+0x1d90>
8000826c:	fa ca f9 78 	sub	r10,sp,-1672
80008270:	02 9b       	mov	r11,r1
80008272:	08 9c       	mov	r12,r4
80008274:	fe b0 f1 30 	rcall	800064d4 <__sprint_r>
80008278:	e0 81 00 bf 	brne	800083f6 <_vfprintf_r+0x1f06>
8000827c:	fa c3 f9 e0 	sub	r3,sp,-1568
80008280:	21 06       	sub	r6,16
80008282:	c0 48       	rjmp	8000828a <_vfprintf_r+0x1d9a>
80008284:	fe c2 c9 b4 	sub	r2,pc,-13900
80008288:	31 00       	mov	r0,16
8000828a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000828e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008292:	fe ca c9 c2 	sub	r10,pc,-13886
80008296:	59 06       	cp.w	r6,16
80008298:	fe 99 ff dd 	brgt	80008252 <_vfprintf_r+0x1d62>
8000829c:	0c 09       	add	r9,r6
8000829e:	87 0a       	st.w	r3[0x0],r10
800082a0:	fb 49 06 90 	st.w	sp[1680],r9
800082a4:	2f f8       	sub	r8,-1
800082a6:	87 16       	st.w	r3[0x4],r6
800082a8:	fb 48 06 8c 	st.w	sp[1676],r8
800082ac:	c0 e8       	rjmp	800082c8 <_vfprintf_r+0x1dd8>
800082ae:	fa f8 06 90 	ld.w	r8,sp[1680]
800082b2:	2f f8       	sub	r8,-1
800082b4:	30 19       	mov	r9,1
800082b6:	fb 48 06 90 	st.w	sp[1680],r8
800082ba:	87 06       	st.w	r3[0x0],r6
800082bc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800082c0:	87 19       	st.w	r3[0x4],r9
800082c2:	2f f8       	sub	r8,-1
800082c4:	fb 48 06 8c 	st.w	sp[1676],r8
800082c8:	58 78       	cp.w	r8,7
800082ca:	e0 89 00 04 	brgt	800082d2 <_vfprintf_r+0x1de2>
800082ce:	2f 83       	sub	r3,-8
800082d0:	c0 b8       	rjmp	800082e6 <_vfprintf_r+0x1df6>
800082d2:	fa ca f9 78 	sub	r10,sp,-1672
800082d6:	02 9b       	mov	r11,r1
800082d8:	08 9c       	mov	r12,r4
800082da:	fe b0 f0 fd 	rcall	800064d4 <__sprint_r>
800082de:	e0 81 00 8c 	brne	800083f6 <_vfprintf_r+0x1f06>
800082e2:	fa c3 f9 e0 	sub	r3,sp,-1568
800082e6:	40 ea       	lddsp	r10,sp[0x38]
800082e8:	fa f8 06 90 	ld.w	r8,sp[1680]
800082ec:	14 08       	add	r8,r10
800082ee:	fa c9 f9 64 	sub	r9,sp,-1692
800082f2:	fb 48 06 90 	st.w	sp[1680],r8
800082f6:	87 1a       	st.w	r3[0x4],r10
800082f8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800082fc:	87 09       	st.w	r3[0x0],r9
800082fe:	2f f8       	sub	r8,-1
80008300:	fb 48 06 8c 	st.w	sp[1676],r8
80008304:	58 78       	cp.w	r8,7
80008306:	e0 89 00 04 	brgt	8000830e <_vfprintf_r+0x1e1e>
8000830a:	2f 83       	sub	r3,-8
8000830c:	c0 a8       	rjmp	80008320 <_vfprintf_r+0x1e30>
8000830e:	fa ca f9 78 	sub	r10,sp,-1672
80008312:	02 9b       	mov	r11,r1
80008314:	08 9c       	mov	r12,r4
80008316:	fe b0 f0 df 	rcall	800064d4 <__sprint_r>
8000831a:	c6 e1       	brne	800083f6 <_vfprintf_r+0x1f06>
8000831c:	fa c3 f9 e0 	sub	r3,sp,-1568
80008320:	e2 15 00 04 	andl	r5,0x4,COH
80008324:	c3 f0       	breq	800083a2 <_vfprintf_r+0x1eb2>
80008326:	40 86       	lddsp	r6,sp[0x20]
80008328:	40 39       	lddsp	r9,sp[0xc]
8000832a:	12 16       	sub	r6,r9
8000832c:	58 06       	cp.w	r6,0
8000832e:	e0 89 00 1a 	brgt	80008362 <_vfprintf_r+0x1e72>
80008332:	c3 88       	rjmp	800083a2 <_vfprintf_r+0x1eb2>
80008334:	2f 09       	sub	r9,-16
80008336:	2f f8       	sub	r8,-1
80008338:	fb 49 06 90 	st.w	sp[1680],r9
8000833c:	87 05       	st.w	r3[0x0],r5
8000833e:	87 12       	st.w	r3[0x4],r2
80008340:	fb 48 06 8c 	st.w	sp[1676],r8
80008344:	58 78       	cp.w	r8,7
80008346:	e0 89 00 04 	brgt	8000834e <_vfprintf_r+0x1e5e>
8000834a:	2f 83       	sub	r3,-8
8000834c:	c0 98       	rjmp	8000835e <_vfprintf_r+0x1e6e>
8000834e:	00 9a       	mov	r10,r0
80008350:	02 9b       	mov	r11,r1
80008352:	08 9c       	mov	r12,r4
80008354:	fe b0 f0 c0 	rcall	800064d4 <__sprint_r>
80008358:	c4 f1       	brne	800083f6 <_vfprintf_r+0x1f06>
8000835a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000835e:	21 06       	sub	r6,16
80008360:	c0 68       	rjmp	8000836c <_vfprintf_r+0x1e7c>
80008362:	fe c5 ca a2 	sub	r5,pc,-13662
80008366:	31 02       	mov	r2,16
80008368:	fa c0 f9 78 	sub	r0,sp,-1672
8000836c:	fa f9 06 90 	ld.w	r9,sp[1680]
80008370:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008374:	fe ca ca b4 	sub	r10,pc,-13644
80008378:	59 06       	cp.w	r6,16
8000837a:	fe 99 ff dd 	brgt	80008334 <_vfprintf_r+0x1e44>
8000837e:	0c 09       	add	r9,r6
80008380:	2f f8       	sub	r8,-1
80008382:	87 0a       	st.w	r3[0x0],r10
80008384:	87 16       	st.w	r3[0x4],r6
80008386:	fb 49 06 90 	st.w	sp[1680],r9
8000838a:	fb 48 06 8c 	st.w	sp[1676],r8
8000838e:	58 78       	cp.w	r8,7
80008390:	e0 8a 00 09 	brle	800083a2 <_vfprintf_r+0x1eb2>
80008394:	fa ca f9 78 	sub	r10,sp,-1672
80008398:	02 9b       	mov	r11,r1
8000839a:	08 9c       	mov	r12,r4
8000839c:	fe b0 f0 9c 	rcall	800064d4 <__sprint_r>
800083a0:	c2 b1       	brne	800083f6 <_vfprintf_r+0x1f06>
800083a2:	40 bc       	lddsp	r12,sp[0x2c]
800083a4:	40 36       	lddsp	r6,sp[0xc]
800083a6:	40 8e       	lddsp	lr,sp[0x20]
800083a8:	ec 0e 0c 48 	max	r8,r6,lr
800083ac:	10 0c       	add	r12,r8
800083ae:	50 bc       	stdsp	sp[0x2c],r12
800083b0:	fa f8 06 90 	ld.w	r8,sp[1680]
800083b4:	58 08       	cp.w	r8,0
800083b6:	c0 80       	breq	800083c6 <_vfprintf_r+0x1ed6>
800083b8:	fa ca f9 78 	sub	r10,sp,-1672
800083bc:	02 9b       	mov	r11,r1
800083be:	08 9c       	mov	r12,r4
800083c0:	fe b0 f0 8a 	rcall	800064d4 <__sprint_r>
800083c4:	c1 91       	brne	800083f6 <_vfprintf_r+0x1f06>
800083c6:	30 08       	mov	r8,0
800083c8:	fa c3 f9 e0 	sub	r3,sp,-1568
800083cc:	fb 48 06 8c 	st.w	sp[1676],r8
800083d0:	fe 9f f1 1d 	bral	8000660a <_vfprintf_r+0x11a>
800083d4:	08 95       	mov	r5,r4
800083d6:	fa f8 06 90 	ld.w	r8,sp[1680]
800083da:	58 08       	cp.w	r8,0
800083dc:	c0 80       	breq	800083ec <_vfprintf_r+0x1efc>
800083de:	08 9c       	mov	r12,r4
800083e0:	fa ca f9 78 	sub	r10,sp,-1672
800083e4:	02 9b       	mov	r11,r1
800083e6:	fe b0 f0 77 	rcall	800064d4 <__sprint_r>
800083ea:	c0 61       	brne	800083f6 <_vfprintf_r+0x1f06>
800083ec:	30 08       	mov	r8,0
800083ee:	fb 48 06 8c 	st.w	sp[1676],r8
800083f2:	c0 28       	rjmp	800083f6 <_vfprintf_r+0x1f06>
800083f4:	40 41       	lddsp	r1,sp[0x10]
800083f6:	82 68       	ld.sh	r8,r1[0xc]
800083f8:	ed b8 00 06 	bld	r8,0x6
800083fc:	c0 31       	brne	80008402 <_vfprintf_r+0x1f12>
800083fe:	3f fb       	mov	r11,-1
80008400:	50 bb       	stdsp	sp[0x2c],r11
80008402:	40 bc       	lddsp	r12,sp[0x2c]
80008404:	fe 3d f9 44 	sub	sp,-1724
80008408:	d8 32       	popm	r0-r7,pc
8000840a:	d7 03       	nop

8000840c <__swsetup_r>:
8000840c:	d4 21       	pushm	r4-r7,lr
8000840e:	e0 68 05 f4 	mov	r8,1524
80008412:	18 96       	mov	r6,r12
80008414:	16 97       	mov	r7,r11
80008416:	70 0c       	ld.w	r12,r8[0x0]
80008418:	58 0c       	cp.w	r12,0
8000841a:	c0 60       	breq	80008426 <__swsetup_r+0x1a>
8000841c:	78 68       	ld.w	r8,r12[0x18]
8000841e:	58 08       	cp.w	r8,0
80008420:	c0 31       	brne	80008426 <__swsetup_r+0x1a>
80008422:	e0 a0 07 cb 	rcall	800093b8 <__sinit>
80008426:	fe c8 c9 32 	sub	r8,pc,-14030
8000842a:	10 37       	cp.w	r7,r8
8000842c:	c0 61       	brne	80008438 <__swsetup_r+0x2c>
8000842e:	e0 68 05 f4 	mov	r8,1524
80008432:	70 08       	ld.w	r8,r8[0x0]
80008434:	70 07       	ld.w	r7,r8[0x0]
80008436:	c1 28       	rjmp	8000845a <__swsetup_r+0x4e>
80008438:	fe c8 c9 24 	sub	r8,pc,-14044
8000843c:	10 37       	cp.w	r7,r8
8000843e:	c0 61       	brne	8000844a <__swsetup_r+0x3e>
80008440:	e0 68 05 f4 	mov	r8,1524
80008444:	70 08       	ld.w	r8,r8[0x0]
80008446:	70 17       	ld.w	r7,r8[0x4]
80008448:	c0 98       	rjmp	8000845a <__swsetup_r+0x4e>
8000844a:	fe c8 c9 16 	sub	r8,pc,-14058
8000844e:	10 37       	cp.w	r7,r8
80008450:	c0 51       	brne	8000845a <__swsetup_r+0x4e>
80008452:	e0 68 05 f4 	mov	r8,1524
80008456:	70 08       	ld.w	r8,r8[0x0]
80008458:	70 27       	ld.w	r7,r8[0x8]
8000845a:	8e 68       	ld.sh	r8,r7[0xc]
8000845c:	ed b8 00 03 	bld	r8,0x3
80008460:	c1 e0       	breq	8000849c <__swsetup_r+0x90>
80008462:	ed b8 00 04 	bld	r8,0x4
80008466:	c3 e1       	brne	800084e2 <__swsetup_r+0xd6>
80008468:	ed b8 00 02 	bld	r8,0x2
8000846c:	c1 51       	brne	80008496 <__swsetup_r+0x8a>
8000846e:	6e db       	ld.w	r11,r7[0x34]
80008470:	58 0b       	cp.w	r11,0
80008472:	c0 a0       	breq	80008486 <__swsetup_r+0x7a>
80008474:	ee c8 ff bc 	sub	r8,r7,-68
80008478:	10 3b       	cp.w	r11,r8
8000847a:	c0 40       	breq	80008482 <__swsetup_r+0x76>
8000847c:	0c 9c       	mov	r12,r6
8000847e:	e0 a0 08 37 	rcall	800094ec <_free_r>
80008482:	30 08       	mov	r8,0
80008484:	8f d8       	st.w	r7[0x34],r8
80008486:	8e 68       	ld.sh	r8,r7[0xc]
80008488:	e0 18 ff db 	andl	r8,0xffdb
8000848c:	ae 68       	st.h	r7[0xc],r8
8000848e:	30 08       	mov	r8,0
80008490:	8f 18       	st.w	r7[0x4],r8
80008492:	6e 48       	ld.w	r8,r7[0x10]
80008494:	8f 08       	st.w	r7[0x0],r8
80008496:	8e 68       	ld.sh	r8,r7[0xc]
80008498:	a3 b8       	sbr	r8,0x3
8000849a:	ae 68       	st.h	r7[0xc],r8
8000849c:	6e 48       	ld.w	r8,r7[0x10]
8000849e:	58 08       	cp.w	r8,0
800084a0:	c0 b1       	brne	800084b6 <__swsetup_r+0xaa>
800084a2:	8e 68       	ld.sh	r8,r7[0xc]
800084a4:	e2 18 02 80 	andl	r8,0x280,COH
800084a8:	e0 48 02 00 	cp.w	r8,512
800084ac:	c0 50       	breq	800084b6 <__swsetup_r+0xaa>
800084ae:	0c 9c       	mov	r12,r6
800084b0:	0e 9b       	mov	r11,r7
800084b2:	e0 a0 0a 51 	rcall	80009954 <__smakebuf_r>
800084b6:	8e 69       	ld.sh	r9,r7[0xc]
800084b8:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
800084bc:	c0 70       	breq	800084ca <__swsetup_r+0xbe>
800084be:	30 08       	mov	r8,0
800084c0:	8f 28       	st.w	r7[0x8],r8
800084c2:	6e 58       	ld.w	r8,r7[0x14]
800084c4:	5c 38       	neg	r8
800084c6:	8f 68       	st.w	r7[0x18],r8
800084c8:	c0 68       	rjmp	800084d4 <__swsetup_r+0xc8>
800084ca:	ed b9 00 01 	bld	r9,0x1
800084ce:	c0 20       	breq	800084d2 <__swsetup_r+0xc6>
800084d0:	6e 58       	ld.w	r8,r7[0x14]
800084d2:	8f 28       	st.w	r7[0x8],r8
800084d4:	6e 48       	ld.w	r8,r7[0x10]
800084d6:	58 08       	cp.w	r8,0
800084d8:	c0 61       	brne	800084e4 <__swsetup_r+0xd8>
800084da:	8e 68       	ld.sh	r8,r7[0xc]
800084dc:	ed b8 00 07 	bld	r8,0x7
800084e0:	c0 21       	brne	800084e4 <__swsetup_r+0xd8>
800084e2:	dc 2a       	popm	r4-r7,pc,r12=-1
800084e4:	d8 2a       	popm	r4-r7,pc,r12=0
800084e6:	d7 03       	nop

800084e8 <quorem>:
800084e8:	d4 31       	pushm	r0-r7,lr
800084ea:	20 2d       	sub	sp,8
800084ec:	18 97       	mov	r7,r12
800084ee:	78 48       	ld.w	r8,r12[0x10]
800084f0:	76 46       	ld.w	r6,r11[0x10]
800084f2:	0c 38       	cp.w	r8,r6
800084f4:	c0 34       	brge	800084fa <quorem+0x12>
800084f6:	30 0c       	mov	r12,0
800084f8:	c8 58       	rjmp	80008602 <quorem+0x11a>
800084fa:	ec c2 ff fc 	sub	r2,r6,-4
800084fe:	f6 c3 ff ec 	sub	r3,r11,-20
80008502:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80008506:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000850a:	2f f9       	sub	r9,-1
8000850c:	20 16       	sub	r6,1
8000850e:	f8 09 0d 08 	divu	r8,r12,r9
80008512:	f6 02 00 22 	add	r2,r11,r2<<0x2
80008516:	ee c4 ff ec 	sub	r4,r7,-20
8000851a:	10 95       	mov	r5,r8
8000851c:	58 08       	cp.w	r8,0
8000851e:	c4 10       	breq	800085a0 <quorem+0xb8>
80008520:	30 09       	mov	r9,0
80008522:	06 9a       	mov	r10,r3
80008524:	08 98       	mov	r8,r4
80008526:	12 91       	mov	r1,r9
80008528:	50 0b       	stdsp	sp[0x0],r11
8000852a:	70 0e       	ld.w	lr,r8[0x0]
8000852c:	b1 8e       	lsr	lr,0x10
8000852e:	50 1e       	stdsp	sp[0x4],lr
80008530:	15 0e       	ld.w	lr,r10++
80008532:	fc 00 16 10 	lsr	r0,lr,0x10
80008536:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000853a:	ea 0e 03 41 	mac	r1,r5,lr
8000853e:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80008542:	b1 81       	lsr	r1,0x10
80008544:	40 1b       	lddsp	r11,sp[0x4]
80008546:	ea 00 02 40 	mul	r0,r5,r0
8000854a:	e2 00 00 00 	add	r0,r1,r0
8000854e:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80008552:	02 1b       	sub	r11,r1
80008554:	50 1b       	stdsp	sp[0x4],r11
80008556:	70 0b       	ld.w	r11,r8[0x0]
80008558:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
8000855c:	02 09       	add	r9,r1
8000855e:	f2 0e 01 0e 	sub	lr,r9,lr
80008562:	b0 1e       	st.h	r8[0x2],lr
80008564:	fc 09 14 10 	asr	r9,lr,0x10
80008568:	40 1e       	lddsp	lr,sp[0x4]
8000856a:	fc 09 00 09 	add	r9,lr,r9
8000856e:	b0 09       	st.h	r8[0x0],r9
80008570:	e0 01 16 10 	lsr	r1,r0,0x10
80008574:	2f c8       	sub	r8,-4
80008576:	b1 49       	asr	r9,0x10
80008578:	04 3a       	cp.w	r10,r2
8000857a:	fe 98 ff d8 	brls	8000852a <quorem+0x42>
8000857e:	40 0b       	lddsp	r11,sp[0x0]
80008580:	58 0c       	cp.w	r12,0
80008582:	c0 f1       	brne	800085a0 <quorem+0xb8>
80008584:	ec c8 ff fb 	sub	r8,r6,-5
80008588:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000858c:	c0 28       	rjmp	80008590 <quorem+0xa8>
8000858e:	20 16       	sub	r6,1
80008590:	20 48       	sub	r8,4
80008592:	08 38       	cp.w	r8,r4
80008594:	e0 88 00 05 	brls	8000859e <quorem+0xb6>
80008598:	70 09       	ld.w	r9,r8[0x0]
8000859a:	58 09       	cp.w	r9,0
8000859c:	cf 90       	breq	8000858e <quorem+0xa6>
8000859e:	8f 46       	st.w	r7[0x10],r6
800085a0:	0e 9c       	mov	r12,r7
800085a2:	e0 a0 0a e3 	rcall	80009b68 <__mcmp>
800085a6:	c2 d5       	brlt	80008600 <quorem+0x118>
800085a8:	2f f5       	sub	r5,-1
800085aa:	08 98       	mov	r8,r4
800085ac:	30 09       	mov	r9,0
800085ae:	07 0b       	ld.w	r11,r3++
800085b0:	f6 0a 16 10 	lsr	r10,r11,0x10
800085b4:	70 0c       	ld.w	r12,r8[0x0]
800085b6:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800085ba:	f8 0e 16 10 	lsr	lr,r12,0x10
800085be:	14 1e       	sub	lr,r10
800085c0:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800085c4:	16 1a       	sub	r10,r11
800085c6:	12 0a       	add	r10,r9
800085c8:	b0 1a       	st.h	r8[0x2],r10
800085ca:	b1 4a       	asr	r10,0x10
800085cc:	fc 0a 00 09 	add	r9,lr,r10
800085d0:	b0 09       	st.h	r8[0x0],r9
800085d2:	2f c8       	sub	r8,-4
800085d4:	b1 49       	asr	r9,0x10
800085d6:	04 33       	cp.w	r3,r2
800085d8:	fe 98 ff eb 	brls	800085ae <quorem+0xc6>
800085dc:	ec c8 ff fb 	sub	r8,r6,-5
800085e0:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800085e4:	58 09       	cp.w	r9,0
800085e6:	c0 d1       	brne	80008600 <quorem+0x118>
800085e8:	ee 08 00 28 	add	r8,r7,r8<<0x2
800085ec:	c0 28       	rjmp	800085f0 <quorem+0x108>
800085ee:	20 16       	sub	r6,1
800085f0:	20 48       	sub	r8,4
800085f2:	08 38       	cp.w	r8,r4
800085f4:	e0 88 00 05 	brls	800085fe <quorem+0x116>
800085f8:	70 09       	ld.w	r9,r8[0x0]
800085fa:	58 09       	cp.w	r9,0
800085fc:	cf 90       	breq	800085ee <quorem+0x106>
800085fe:	8f 46       	st.w	r7[0x10],r6
80008600:	0a 9c       	mov	r12,r5
80008602:	2f ed       	sub	sp,-8
80008604:	d8 32       	popm	r0-r7,pc
80008606:	d7 03       	nop

80008608 <_dtoa_r>:
80008608:	d4 31       	pushm	r0-r7,lr
8000860a:	21 ad       	sub	sp,104
8000860c:	fa c4 ff 74 	sub	r4,sp,-140
80008610:	18 97       	mov	r7,r12
80008612:	16 95       	mov	r5,r11
80008614:	68 2c       	ld.w	r12,r4[0x8]
80008616:	50 c9       	stdsp	sp[0x30],r9
80008618:	68 16       	ld.w	r6,r4[0x4]
8000861a:	68 09       	ld.w	r9,r4[0x0]
8000861c:	50 e8       	stdsp	sp[0x38],r8
8000861e:	14 94       	mov	r4,r10
80008620:	51 2c       	stdsp	sp[0x48],r12
80008622:	fa e5 00 08 	st.d	sp[8],r4
80008626:	51 59       	stdsp	sp[0x54],r9
80008628:	6e 95       	ld.w	r5,r7[0x24]
8000862a:	58 05       	cp.w	r5,0
8000862c:	c0 91       	brne	8000863e <_dtoa_r+0x36>
8000862e:	31 0c       	mov	r12,16
80008630:	fe b0 e9 94 	rcall	80005958 <malloc>
80008634:	99 35       	st.w	r12[0xc],r5
80008636:	8f 9c       	st.w	r7[0x24],r12
80008638:	99 15       	st.w	r12[0x4],r5
8000863a:	99 25       	st.w	r12[0x8],r5
8000863c:	99 05       	st.w	r12[0x0],r5
8000863e:	6e 99       	ld.w	r9,r7[0x24]
80008640:	72 08       	ld.w	r8,r9[0x0]
80008642:	58 08       	cp.w	r8,0
80008644:	c0 f0       	breq	80008662 <_dtoa_r+0x5a>
80008646:	72 1a       	ld.w	r10,r9[0x4]
80008648:	91 1a       	st.w	r8[0x4],r10
8000864a:	30 1a       	mov	r10,1
8000864c:	72 19       	ld.w	r9,r9[0x4]
8000864e:	f4 09 09 49 	lsl	r9,r10,r9
80008652:	10 9b       	mov	r11,r8
80008654:	91 29       	st.w	r8[0x8],r9
80008656:	0e 9c       	mov	r12,r7
80008658:	e0 a0 0a a2 	rcall	80009b9c <_Bfree>
8000865c:	6e 98       	ld.w	r8,r7[0x24]
8000865e:	30 09       	mov	r9,0
80008660:	91 09       	st.w	r8[0x0],r9
80008662:	40 28       	lddsp	r8,sp[0x8]
80008664:	10 94       	mov	r4,r8
80008666:	58 08       	cp.w	r8,0
80008668:	c0 64       	brge	80008674 <_dtoa_r+0x6c>
8000866a:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000866e:	50 28       	stdsp	sp[0x8],r8
80008670:	30 18       	mov	r8,1
80008672:	c0 28       	rjmp	80008676 <_dtoa_r+0x6e>
80008674:	30 08       	mov	r8,0
80008676:	8d 08       	st.w	r6[0x0],r8
80008678:	30 0c       	mov	r12,0
8000867a:	ea 1c 7f f0 	orh	r12,0x7ff0
8000867e:	40 26       	lddsp	r6,sp[0x8]
80008680:	0c 98       	mov	r8,r6
80008682:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80008686:	18 38       	cp.w	r8,r12
80008688:	c1 f1       	brne	800086c6 <_dtoa_r+0xbe>
8000868a:	e0 68 27 0f 	mov	r8,9999
8000868e:	41 5b       	lddsp	r11,sp[0x54]
80008690:	97 08       	st.w	r11[0x0],r8
80008692:	40 3a       	lddsp	r10,sp[0xc]
80008694:	58 0a       	cp.w	r10,0
80008696:	c0 71       	brne	800086a4 <_dtoa_r+0x9c>
80008698:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000869c:	c0 41       	brne	800086a4 <_dtoa_r+0x9c>
8000869e:	fe cc cb ba 	sub	r12,pc,-13382
800086a2:	c0 38       	rjmp	800086a8 <_dtoa_r+0xa0>
800086a4:	fe cc cb b4 	sub	r12,pc,-13388
800086a8:	41 29       	lddsp	r9,sp[0x48]
800086aa:	58 09       	cp.w	r9,0
800086ac:	e0 80 05 a8 	breq	800091fc <_dtoa_r+0xbf4>
800086b0:	f8 c8 ff fd 	sub	r8,r12,-3
800086b4:	f8 c9 ff f8 	sub	r9,r12,-8
800086b8:	11 8b       	ld.ub	r11,r8[0x0]
800086ba:	30 0a       	mov	r10,0
800086bc:	f4 0b 18 00 	cp.b	r11,r10
800086c0:	f2 08 17 10 	movne	r8,r9
800086c4:	c1 78       	rjmp	800086f2 <_dtoa_r+0xea>
800086c6:	fa ea 00 08 	ld.d	r10,sp[8]
800086ca:	30 08       	mov	r8,0
800086cc:	fa eb 00 3c 	st.d	sp[60],r10
800086d0:	30 09       	mov	r9,0
800086d2:	e0 a0 12 37 	rcall	8000ab40 <__avr32_f64_cmp_eq>
800086d6:	c1 20       	breq	800086fa <_dtoa_r+0xf2>
800086d8:	30 18       	mov	r8,1
800086da:	41 5a       	lddsp	r10,sp[0x54]
800086dc:	95 08       	st.w	r10[0x0],r8
800086de:	41 29       	lddsp	r9,sp[0x48]
800086e0:	fe c8 ce 24 	sub	r8,pc,-12764
800086e4:	58 09       	cp.w	r9,0
800086e6:	c0 41       	brne	800086ee <_dtoa_r+0xe6>
800086e8:	10 9c       	mov	r12,r8
800086ea:	e0 8f 05 89 	bral	800091fc <_dtoa_r+0xbf4>
800086ee:	10 9c       	mov	r12,r8
800086f0:	2f f8       	sub	r8,-1
800086f2:	41 25       	lddsp	r5,sp[0x48]
800086f4:	8b 08       	st.w	r5[0x0],r8
800086f6:	e0 8f 05 83 	bral	800091fc <_dtoa_r+0xbf4>
800086fa:	fa c8 ff 9c 	sub	r8,sp,-100
800086fe:	fa c9 ff a0 	sub	r9,sp,-96
80008702:	fa ea 00 3c 	ld.d	r10,sp[60]
80008706:	0e 9c       	mov	r12,r7
80008708:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000870c:	e0 a0 0a 9a 	rcall	80009c40 <__d2b>
80008710:	18 93       	mov	r3,r12
80008712:	58 05       	cp.w	r5,0
80008714:	c0 d0       	breq	8000872e <_dtoa_r+0x126>
80008716:	fa ea 00 3c 	ld.d	r10,sp[60]
8000871a:	30 04       	mov	r4,0
8000871c:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80008720:	ea c5 03 ff 	sub	r5,r5,1023
80008724:	10 9b       	mov	r11,r8
80008726:	51 74       	stdsp	sp[0x5c],r4
80008728:	ea 1b 3f f0 	orh	r11,0x3ff0
8000872c:	c2 68       	rjmp	80008778 <_dtoa_r+0x170>
8000872e:	41 88       	lddsp	r8,sp[0x60]
80008730:	41 9c       	lddsp	r12,sp[0x64]
80008732:	10 0c       	add	r12,r8
80008734:	f8 c5 fb ce 	sub	r5,r12,-1074
80008738:	e0 45 00 20 	cp.w	r5,32
8000873c:	e0 8a 00 0e 	brle	80008758 <_dtoa_r+0x150>
80008740:	f8 cc fb ee 	sub	r12,r12,-1042
80008744:	40 3b       	lddsp	r11,sp[0xc]
80008746:	ea 08 11 40 	rsub	r8,r5,64
8000874a:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000874e:	ec 08 09 46 	lsl	r6,r6,r8
80008752:	0c 4c       	or	r12,r6
80008754:	c0 78       	rjmp	80008762 <_dtoa_r+0x15a>
80008756:	d7 03       	nop
80008758:	ea 0c 11 20 	rsub	r12,r5,32
8000875c:	40 3a       	lddsp	r10,sp[0xc]
8000875e:	f4 0c 09 4c 	lsl	r12,r10,r12
80008762:	e0 a0 11 7a 	rcall	8000aa56 <__avr32_u32_to_f64>
80008766:	30 08       	mov	r8,0
80008768:	ea 18 fe 10 	orh	r8,0xfe10
8000876c:	30 19       	mov	r9,1
8000876e:	ea c5 04 33 	sub	r5,r5,1075
80008772:	f0 0b 00 0b 	add	r11,r8,r11
80008776:	51 79       	stdsp	sp[0x5c],r9
80008778:	30 08       	mov	r8,0
8000877a:	30 09       	mov	r9,0
8000877c:	ea 19 3f f8 	orh	r9,0x3ff8
80008780:	e0 a0 10 00 	rcall	8000a780 <__avr32_f64_sub>
80008784:	e0 68 43 61 	mov	r8,17249
80008788:	ea 18 63 6f 	orh	r8,0x636f
8000878c:	e0 69 87 a7 	mov	r9,34727
80008790:	ea 19 3f d2 	orh	r9,0x3fd2
80008794:	e0 a0 0f 0a 	rcall	8000a5a8 <__avr32_f64_mul>
80008798:	e0 68 c8 b3 	mov	r8,51379
8000879c:	ea 18 8b 60 	orh	r8,0x8b60
800087a0:	e0 69 8a 28 	mov	r9,35368
800087a4:	ea 19 3f c6 	orh	r9,0x3fc6
800087a8:	e0 a0 10 ba 	rcall	8000a91c <__avr32_f64_add>
800087ac:	0a 9c       	mov	r12,r5
800087ae:	14 90       	mov	r0,r10
800087b0:	16 91       	mov	r1,r11
800087b2:	e0 a0 11 56 	rcall	8000aa5e <__avr32_s32_to_f64>
800087b6:	e0 68 79 fb 	mov	r8,31227
800087ba:	ea 18 50 9f 	orh	r8,0x509f
800087be:	e0 69 44 13 	mov	r9,17427
800087c2:	ea 19 3f d3 	orh	r9,0x3fd3
800087c6:	e0 a0 0e f1 	rcall	8000a5a8 <__avr32_f64_mul>
800087ca:	14 98       	mov	r8,r10
800087cc:	16 99       	mov	r9,r11
800087ce:	00 9a       	mov	r10,r0
800087d0:	02 9b       	mov	r11,r1
800087d2:	e0 a0 10 a5 	rcall	8000a91c <__avr32_f64_add>
800087d6:	14 90       	mov	r0,r10
800087d8:	16 91       	mov	r1,r11
800087da:	e0 a0 11 2b 	rcall	8000aa30 <__avr32_f64_to_s32>
800087de:	30 08       	mov	r8,0
800087e0:	18 96       	mov	r6,r12
800087e2:	30 09       	mov	r9,0
800087e4:	00 9a       	mov	r10,r0
800087e6:	02 9b       	mov	r11,r1
800087e8:	e0 a0 11 f5 	rcall	8000abd2 <__avr32_f64_cmp_lt>
800087ec:	c0 f0       	breq	8000880a <_dtoa_r+0x202>
800087ee:	0c 9c       	mov	r12,r6
800087f0:	e0 a0 11 37 	rcall	8000aa5e <__avr32_s32_to_f64>
800087f4:	14 98       	mov	r8,r10
800087f6:	16 99       	mov	r9,r11
800087f8:	00 9a       	mov	r10,r0
800087fa:	02 9b       	mov	r11,r1
800087fc:	e0 a0 11 a2 	rcall	8000ab40 <__avr32_f64_cmp_eq>
80008800:	ec c8 00 01 	sub	r8,r6,1
80008804:	58 0c       	cp.w	r12,0
80008806:	f0 06 17 00 	moveq	r6,r8
8000880a:	59 66       	cp.w	r6,22
8000880c:	e0 88 00 05 	brls	80008816 <_dtoa_r+0x20e>
80008810:	30 18       	mov	r8,1
80008812:	51 48       	stdsp	sp[0x50],r8
80008814:	c1 38       	rjmp	8000883a <_dtoa_r+0x232>
80008816:	fe c8 cc 6e 	sub	r8,pc,-13202
8000881a:	fa ea 00 3c 	ld.d	r10,sp[60]
8000881e:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80008822:	e0 a0 11 d8 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80008826:	ec c8 00 01 	sub	r8,r6,1
8000882a:	58 0c       	cp.w	r12,0
8000882c:	f0 06 17 10 	movne	r6,r8
80008830:	f9 bc 01 00 	movne	r12,0
80008834:	f9 bc 00 00 	moveq	r12,0
80008838:	51 4c       	stdsp	sp[0x50],r12
8000883a:	41 90       	lddsp	r0,sp[0x64]
8000883c:	20 10       	sub	r0,1
8000883e:	0a 10       	sub	r0,r5
80008840:	c0 46       	brmi	80008848 <_dtoa_r+0x240>
80008842:	50 40       	stdsp	sp[0x10],r0
80008844:	30 00       	mov	r0,0
80008846:	c0 48       	rjmp	8000884e <_dtoa_r+0x246>
80008848:	30 05       	mov	r5,0
8000884a:	5c 30       	neg	r0
8000884c:	50 45       	stdsp	sp[0x10],r5
8000884e:	58 06       	cp.w	r6,0
80008850:	c0 75       	brlt	8000885e <_dtoa_r+0x256>
80008852:	40 44       	lddsp	r4,sp[0x10]
80008854:	51 16       	stdsp	sp[0x44],r6
80008856:	0c 04       	add	r4,r6
80008858:	30 02       	mov	r2,0
8000885a:	50 44       	stdsp	sp[0x10],r4
8000885c:	c0 68       	rjmp	80008868 <_dtoa_r+0x260>
8000885e:	30 0c       	mov	r12,0
80008860:	0c 10       	sub	r0,r6
80008862:	ec 02 11 00 	rsub	r2,r6,0
80008866:	51 1c       	stdsp	sp[0x44],r12
80008868:	40 cb       	lddsp	r11,sp[0x30]
8000886a:	58 9b       	cp.w	r11,9
8000886c:	e0 8b 00 1e 	brhi	800088a8 <_dtoa_r+0x2a0>
80008870:	16 99       	mov	r9,r11
80008872:	30 14       	mov	r4,1
80008874:	20 49       	sub	r9,4
80008876:	30 08       	mov	r8,0
80008878:	58 5b       	cp.w	r11,5
8000887a:	e0 8a 00 04 	brle	80008882 <_dtoa_r+0x27a>
8000887e:	50 c9       	stdsp	sp[0x30],r9
80008880:	10 94       	mov	r4,r8
80008882:	40 ca       	lddsp	r10,sp[0x30]
80008884:	58 3a       	cp.w	r10,3
80008886:	c2 e0       	breq	800088e2 <_dtoa_r+0x2da>
80008888:	e0 89 00 05 	brgt	80008892 <_dtoa_r+0x28a>
8000888c:	58 2a       	cp.w	r10,2
8000888e:	c1 01       	brne	800088ae <_dtoa_r+0x2a6>
80008890:	c1 88       	rjmp	800088c0 <_dtoa_r+0x2b8>
80008892:	40 c9       	lddsp	r9,sp[0x30]
80008894:	58 49       	cp.w	r9,4
80008896:	c0 60       	breq	800088a2 <_dtoa_r+0x29a>
80008898:	58 59       	cp.w	r9,5
8000889a:	c0 a1       	brne	800088ae <_dtoa_r+0x2a6>
8000889c:	30 18       	mov	r8,1
8000889e:	50 d8       	stdsp	sp[0x34],r8
800088a0:	c2 38       	rjmp	800088e6 <_dtoa_r+0x2de>
800088a2:	30 15       	mov	r5,1
800088a4:	50 d5       	stdsp	sp[0x34],r5
800088a6:	c0 f8       	rjmp	800088c4 <_dtoa_r+0x2bc>
800088a8:	30 0c       	mov	r12,0
800088aa:	30 14       	mov	r4,1
800088ac:	50 cc       	stdsp	sp[0x30],r12
800088ae:	3f fb       	mov	r11,-1
800088b0:	30 1a       	mov	r10,1
800088b2:	30 09       	mov	r9,0
800088b4:	50 9b       	stdsp	sp[0x24],r11
800088b6:	50 da       	stdsp	sp[0x34],r10
800088b8:	16 91       	mov	r1,r11
800088ba:	31 28       	mov	r8,18
800088bc:	50 e9       	stdsp	sp[0x38],r9
800088be:	c2 18       	rjmp	80008900 <_dtoa_r+0x2f8>
800088c0:	30 08       	mov	r8,0
800088c2:	50 d8       	stdsp	sp[0x34],r8
800088c4:	40 e5       	lddsp	r5,sp[0x38]
800088c6:	58 05       	cp.w	r5,0
800088c8:	e0 89 00 08 	brgt	800088d8 <_dtoa_r+0x2d0>
800088cc:	30 1c       	mov	r12,1
800088ce:	50 9c       	stdsp	sp[0x24],r12
800088d0:	18 91       	mov	r1,r12
800088d2:	18 98       	mov	r8,r12
800088d4:	50 ec       	stdsp	sp[0x38],r12
800088d6:	c1 58       	rjmp	80008900 <_dtoa_r+0x2f8>
800088d8:	40 eb       	lddsp	r11,sp[0x38]
800088da:	50 9b       	stdsp	sp[0x24],r11
800088dc:	16 91       	mov	r1,r11
800088de:	16 98       	mov	r8,r11
800088e0:	c1 08       	rjmp	80008900 <_dtoa_r+0x2f8>
800088e2:	30 0a       	mov	r10,0
800088e4:	50 da       	stdsp	sp[0x34],r10
800088e6:	40 e9       	lddsp	r9,sp[0x38]
800088e8:	ec 09 00 09 	add	r9,r6,r9
800088ec:	50 99       	stdsp	sp[0x24],r9
800088ee:	12 98       	mov	r8,r9
800088f0:	2f f8       	sub	r8,-1
800088f2:	58 08       	cp.w	r8,0
800088f4:	e0 89 00 05 	brgt	800088fe <_dtoa_r+0x2f6>
800088f8:	10 91       	mov	r1,r8
800088fa:	30 18       	mov	r8,1
800088fc:	c0 28       	rjmp	80008900 <_dtoa_r+0x2f8>
800088fe:	10 91       	mov	r1,r8
80008900:	30 09       	mov	r9,0
80008902:	6e 9a       	ld.w	r10,r7[0x24]
80008904:	95 19       	st.w	r10[0x4],r9
80008906:	30 49       	mov	r9,4
80008908:	c0 68       	rjmp	80008914 <_dtoa_r+0x30c>
8000890a:	d7 03       	nop
8000890c:	6a 1a       	ld.w	r10,r5[0x4]
8000890e:	a1 79       	lsl	r9,0x1
80008910:	2f fa       	sub	r10,-1
80008912:	8b 1a       	st.w	r5[0x4],r10
80008914:	6e 95       	ld.w	r5,r7[0x24]
80008916:	f2 ca ff ec 	sub	r10,r9,-20
8000891a:	10 3a       	cp.w	r10,r8
8000891c:	fe 98 ff f8 	brls	8000890c <_dtoa_r+0x304>
80008920:	6a 1b       	ld.w	r11,r5[0x4]
80008922:	0e 9c       	mov	r12,r7
80008924:	e0 a0 09 56 	rcall	80009bd0 <_Balloc>
80008928:	58 e1       	cp.w	r1,14
8000892a:	5f 88       	srls	r8
8000892c:	8b 0c       	st.w	r5[0x0],r12
8000892e:	f1 e4 00 04 	and	r4,r8,r4
80008932:	6e 98       	ld.w	r8,r7[0x24]
80008934:	70 08       	ld.w	r8,r8[0x0]
80008936:	50 88       	stdsp	sp[0x20],r8
80008938:	e0 80 01 8f 	breq	80008c56 <_dtoa_r+0x64e>
8000893c:	58 06       	cp.w	r6,0
8000893e:	e0 8a 00 43 	brle	800089c4 <_dtoa_r+0x3bc>
80008942:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80008946:	fe c8 cd 9e 	sub	r8,pc,-12898
8000894a:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000894e:	fa e5 00 18 	st.d	sp[24],r4
80008952:	ec 04 14 04 	asr	r4,r6,0x4
80008956:	ed b4 00 04 	bld	r4,0x4
8000895a:	c0 30       	breq	80008960 <_dtoa_r+0x358>
8000895c:	30 25       	mov	r5,2
8000895e:	c1 08       	rjmp	8000897e <_dtoa_r+0x376>
80008960:	fe c8 cc f0 	sub	r8,pc,-13072
80008964:	f0 e8 00 20 	ld.d	r8,r8[32]
80008968:	fa ea 00 3c 	ld.d	r10,sp[60]
8000896c:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80008970:	e0 a0 11 66 	rcall	8000ac3c <__avr32_f64_div>
80008974:	30 35       	mov	r5,3
80008976:	14 98       	mov	r8,r10
80008978:	16 99       	mov	r9,r11
8000897a:	fa e9 00 08 	st.d	sp[8],r8
8000897e:	fe cc cd 0e 	sub	r12,pc,-13042
80008982:	50 a3       	stdsp	sp[0x28],r3
80008984:	0c 93       	mov	r3,r6
80008986:	18 96       	mov	r6,r12
80008988:	c0 f8       	rjmp	800089a6 <_dtoa_r+0x39e>
8000898a:	fa ea 00 18 	ld.d	r10,sp[24]
8000898e:	ed b4 00 00 	bld	r4,0x0
80008992:	c0 81       	brne	800089a2 <_dtoa_r+0x39a>
80008994:	ec e8 00 00 	ld.d	r8,r6[0]
80008998:	2f f5       	sub	r5,-1
8000899a:	e0 a0 0e 07 	rcall	8000a5a8 <__avr32_f64_mul>
8000899e:	fa eb 00 18 	st.d	sp[24],r10
800089a2:	a1 54       	asr	r4,0x1
800089a4:	2f 86       	sub	r6,-8
800089a6:	58 04       	cp.w	r4,0
800089a8:	cf 11       	brne	8000898a <_dtoa_r+0x382>
800089aa:	fa e8 00 18 	ld.d	r8,sp[24]
800089ae:	fa ea 00 08 	ld.d	r10,sp[8]
800089b2:	06 96       	mov	r6,r3
800089b4:	e0 a0 11 44 	rcall	8000ac3c <__avr32_f64_div>
800089b8:	40 a3       	lddsp	r3,sp[0x28]
800089ba:	14 98       	mov	r8,r10
800089bc:	16 99       	mov	r9,r11
800089be:	fa e9 00 08 	st.d	sp[8],r8
800089c2:	c2 f8       	rjmp	80008a20 <_dtoa_r+0x418>
800089c4:	ec 08 11 00 	rsub	r8,r6,0
800089c8:	c0 31       	brne	800089ce <_dtoa_r+0x3c6>
800089ca:	30 25       	mov	r5,2
800089cc:	c2 a8       	rjmp	80008a20 <_dtoa_r+0x418>
800089ce:	fe cc cd 5e 	sub	r12,pc,-12962
800089d2:	f0 04 14 04 	asr	r4,r8,0x4
800089d6:	50 1c       	stdsp	sp[0x4],r12
800089d8:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
800089dc:	fe c9 ce 34 	sub	r9,pc,-12748
800089e0:	fa ea 00 3c 	ld.d	r10,sp[60]
800089e4:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800089e8:	e0 a0 0d e0 	rcall	8000a5a8 <__avr32_f64_mul>
800089ec:	40 1c       	lddsp	r12,sp[0x4]
800089ee:	50 63       	stdsp	sp[0x18],r3
800089f0:	30 25       	mov	r5,2
800089f2:	0c 93       	mov	r3,r6
800089f4:	fa eb 00 08 	st.d	sp[8],r10
800089f8:	18 96       	mov	r6,r12
800089fa:	c0 f8       	rjmp	80008a18 <_dtoa_r+0x410>
800089fc:	fa ea 00 08 	ld.d	r10,sp[8]
80008a00:	ed b4 00 00 	bld	r4,0x0
80008a04:	c0 81       	brne	80008a14 <_dtoa_r+0x40c>
80008a06:	ec e8 00 00 	ld.d	r8,r6[0]
80008a0a:	2f f5       	sub	r5,-1
80008a0c:	e0 a0 0d ce 	rcall	8000a5a8 <__avr32_f64_mul>
80008a10:	fa eb 00 08 	st.d	sp[8],r10
80008a14:	a1 54       	asr	r4,0x1
80008a16:	2f 86       	sub	r6,-8
80008a18:	58 04       	cp.w	r4,0
80008a1a:	cf 11       	brne	800089fc <_dtoa_r+0x3f4>
80008a1c:	06 96       	mov	r6,r3
80008a1e:	40 63       	lddsp	r3,sp[0x18]
80008a20:	41 4a       	lddsp	r10,sp[0x50]
80008a22:	58 0a       	cp.w	r10,0
80008a24:	c2 c0       	breq	80008a7c <_dtoa_r+0x474>
80008a26:	fa e8 00 08 	ld.d	r8,sp[8]
80008a2a:	58 01       	cp.w	r1,0
80008a2c:	5f 94       	srgt	r4
80008a2e:	fa e9 00 18 	st.d	sp[24],r8
80008a32:	30 08       	mov	r8,0
80008a34:	30 09       	mov	r9,0
80008a36:	ea 19 3f f0 	orh	r9,0x3ff0
80008a3a:	fa ea 00 18 	ld.d	r10,sp[24]
80008a3e:	e0 a0 10 ca 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80008a42:	f9 bc 00 00 	moveq	r12,0
80008a46:	f9 bc 01 01 	movne	r12,1
80008a4a:	e9 ec 00 0c 	and	r12,r4,r12
80008a4e:	c1 70       	breq	80008a7c <_dtoa_r+0x474>
80008a50:	40 98       	lddsp	r8,sp[0x24]
80008a52:	58 08       	cp.w	r8,0
80008a54:	e0 8a 00 fd 	brle	80008c4e <_dtoa_r+0x646>
80008a58:	30 08       	mov	r8,0
80008a5a:	30 09       	mov	r9,0
80008a5c:	ea 19 40 24 	orh	r9,0x4024
80008a60:	ec c4 00 01 	sub	r4,r6,1
80008a64:	fa ea 00 18 	ld.d	r10,sp[24]
80008a68:	2f f5       	sub	r5,-1
80008a6a:	50 64       	stdsp	sp[0x18],r4
80008a6c:	e0 a0 0d 9e 	rcall	8000a5a8 <__avr32_f64_mul>
80008a70:	40 94       	lddsp	r4,sp[0x24]
80008a72:	14 98       	mov	r8,r10
80008a74:	16 99       	mov	r9,r11
80008a76:	fa e9 00 08 	st.d	sp[8],r8
80008a7a:	c0 38       	rjmp	80008a80 <_dtoa_r+0x478>
80008a7c:	50 66       	stdsp	sp[0x18],r6
80008a7e:	02 94       	mov	r4,r1
80008a80:	0a 9c       	mov	r12,r5
80008a82:	e0 a0 0f ee 	rcall	8000aa5e <__avr32_s32_to_f64>
80008a86:	fa e8 00 08 	ld.d	r8,sp[8]
80008a8a:	e0 a0 0d 8f 	rcall	8000a5a8 <__avr32_f64_mul>
80008a8e:	30 08       	mov	r8,0
80008a90:	30 09       	mov	r9,0
80008a92:	ea 19 40 1c 	orh	r9,0x401c
80008a96:	e0 a0 0f 43 	rcall	8000a91c <__avr32_f64_add>
80008a9a:	14 98       	mov	r8,r10
80008a9c:	16 99       	mov	r9,r11
80008a9e:	fa e9 00 28 	st.d	sp[40],r8
80008aa2:	30 08       	mov	r8,0
80008aa4:	ea 18 fc c0 	orh	r8,0xfcc0
80008aa8:	40 a5       	lddsp	r5,sp[0x28]
80008aaa:	10 05       	add	r5,r8
80008aac:	50 a5       	stdsp	sp[0x28],r5
80008aae:	58 04       	cp.w	r4,0
80008ab0:	c2 21       	brne	80008af4 <_dtoa_r+0x4ec>
80008ab2:	fa ea 00 08 	ld.d	r10,sp[8]
80008ab6:	30 08       	mov	r8,0
80008ab8:	30 09       	mov	r9,0
80008aba:	ea 19 40 14 	orh	r9,0x4014
80008abe:	e0 a0 0e 61 	rcall	8000a780 <__avr32_f64_sub>
80008ac2:	40 bc       	lddsp	r12,sp[0x2c]
80008ac4:	fa eb 00 08 	st.d	sp[8],r10
80008ac8:	14 98       	mov	r8,r10
80008aca:	16 99       	mov	r9,r11
80008acc:	18 9a       	mov	r10,r12
80008ace:	0a 9b       	mov	r11,r5
80008ad0:	e0 a0 10 81 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80008ad4:	e0 81 02 5b 	brne	80008f8a <_dtoa_r+0x982>
80008ad8:	0a 98       	mov	r8,r5
80008ada:	40 b9       	lddsp	r9,sp[0x2c]
80008adc:	ee 18 80 00 	eorh	r8,0x8000
80008ae0:	fa ea 00 08 	ld.d	r10,sp[8]
80008ae4:	10 95       	mov	r5,r8
80008ae6:	12 98       	mov	r8,r9
80008ae8:	0a 99       	mov	r9,r5
80008aea:	e0 a0 10 74 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80008aee:	e0 81 02 45 	brne	80008f78 <_dtoa_r+0x970>
80008af2:	ca e8       	rjmp	80008c4e <_dtoa_r+0x646>
80008af4:	fe c9 cf 4c 	sub	r9,pc,-12468
80008af8:	e8 c8 00 01 	sub	r8,r4,1
80008afc:	40 d5       	lddsp	r5,sp[0x34]
80008afe:	58 05       	cp.w	r5,0
80008b00:	c5 40       	breq	80008ba8 <_dtoa_r+0x5a0>
80008b02:	30 0c       	mov	r12,0
80008b04:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80008b08:	51 3c       	stdsp	sp[0x4c],r12
80008b0a:	30 0a       	mov	r10,0
80008b0c:	30 0b       	mov	r11,0
80008b0e:	ea 1b 3f e0 	orh	r11,0x3fe0
80008b12:	e0 a0 10 95 	rcall	8000ac3c <__avr32_f64_div>
80008b16:	fa e8 00 28 	ld.d	r8,sp[40]
80008b1a:	40 85       	lddsp	r5,sp[0x20]
80008b1c:	e0 a0 0e 32 	rcall	8000a780 <__avr32_f64_sub>
80008b20:	fa eb 00 28 	st.d	sp[40],r10
80008b24:	fa ea 00 08 	ld.d	r10,sp[8]
80008b28:	e0 a0 0f 84 	rcall	8000aa30 <__avr32_f64_to_s32>
80008b2c:	51 6c       	stdsp	sp[0x58],r12
80008b2e:	e0 a0 0f 98 	rcall	8000aa5e <__avr32_s32_to_f64>
80008b32:	14 98       	mov	r8,r10
80008b34:	16 99       	mov	r9,r11
80008b36:	fa ea 00 08 	ld.d	r10,sp[8]
80008b3a:	e0 a0 0e 23 	rcall	8000a780 <__avr32_f64_sub>
80008b3e:	fa eb 00 08 	st.d	sp[8],r10
80008b42:	41 68       	lddsp	r8,sp[0x58]
80008b44:	2d 08       	sub	r8,-48
80008b46:	0a c8       	st.b	r5++,r8
80008b48:	41 39       	lddsp	r9,sp[0x4c]
80008b4a:	2f f9       	sub	r9,-1
80008b4c:	51 39       	stdsp	sp[0x4c],r9
80008b4e:	fa e8 00 28 	ld.d	r8,sp[40]
80008b52:	e0 a0 10 40 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80008b56:	e0 81 03 43 	brne	800091dc <_dtoa_r+0xbd4>
80008b5a:	fa e8 00 08 	ld.d	r8,sp[8]
80008b5e:	30 0a       	mov	r10,0
80008b60:	30 0b       	mov	r11,0
80008b62:	ea 1b 3f f0 	orh	r11,0x3ff0
80008b66:	e0 a0 0e 0d 	rcall	8000a780 <__avr32_f64_sub>
80008b6a:	fa e8 00 28 	ld.d	r8,sp[40]
80008b6e:	e0 a0 10 32 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80008b72:	fa ea 00 28 	ld.d	r10,sp[40]
80008b76:	30 08       	mov	r8,0
80008b78:	30 09       	mov	r9,0
80008b7a:	ea 19 40 24 	orh	r9,0x4024
80008b7e:	58 0c       	cp.w	r12,0
80008b80:	e0 81 00 e0 	brne	80008d40 <_dtoa_r+0x738>
80008b84:	41 3c       	lddsp	r12,sp[0x4c]
80008b86:	08 3c       	cp.w	r12,r4
80008b88:	c6 34       	brge	80008c4e <_dtoa_r+0x646>
80008b8a:	e0 a0 0d 0f 	rcall	8000a5a8 <__avr32_f64_mul>
80008b8e:	30 08       	mov	r8,0
80008b90:	fa eb 00 28 	st.d	sp[40],r10
80008b94:	30 09       	mov	r9,0
80008b96:	ea 19 40 24 	orh	r9,0x4024
80008b9a:	fa ea 00 08 	ld.d	r10,sp[8]
80008b9e:	e0 a0 0d 05 	rcall	8000a5a8 <__avr32_f64_mul>
80008ba2:	fa eb 00 08 	st.d	sp[8],r10
80008ba6:	cb fb       	rjmp	80008b24 <_dtoa_r+0x51c>
80008ba8:	40 85       	lddsp	r5,sp[0x20]
80008baa:	08 05       	add	r5,r4
80008bac:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80008bb0:	51 35       	stdsp	sp[0x4c],r5
80008bb2:	fa e8 00 28 	ld.d	r8,sp[40]
80008bb6:	40 85       	lddsp	r5,sp[0x20]
80008bb8:	e0 a0 0c f8 	rcall	8000a5a8 <__avr32_f64_mul>
80008bbc:	fa eb 00 28 	st.d	sp[40],r10
80008bc0:	fa ea 00 08 	ld.d	r10,sp[8]
80008bc4:	e0 a0 0f 36 	rcall	8000aa30 <__avr32_f64_to_s32>
80008bc8:	51 6c       	stdsp	sp[0x58],r12
80008bca:	e0 a0 0f 4a 	rcall	8000aa5e <__avr32_s32_to_f64>
80008bce:	14 98       	mov	r8,r10
80008bd0:	16 99       	mov	r9,r11
80008bd2:	fa ea 00 08 	ld.d	r10,sp[8]
80008bd6:	e0 a0 0d d5 	rcall	8000a780 <__avr32_f64_sub>
80008bda:	fa eb 00 08 	st.d	sp[8],r10
80008bde:	41 68       	lddsp	r8,sp[0x58]
80008be0:	2d 08       	sub	r8,-48
80008be2:	0a c8       	st.b	r5++,r8
80008be4:	41 3c       	lddsp	r12,sp[0x4c]
80008be6:	18 35       	cp.w	r5,r12
80008be8:	c2 a1       	brne	80008c3c <_dtoa_r+0x634>
80008bea:	30 08       	mov	r8,0
80008bec:	30 09       	mov	r9,0
80008bee:	ea 19 3f e0 	orh	r9,0x3fe0
80008bf2:	fa ea 00 28 	ld.d	r10,sp[40]
80008bf6:	e0 a0 0e 93 	rcall	8000a91c <__avr32_f64_add>
80008bfa:	40 85       	lddsp	r5,sp[0x20]
80008bfc:	fa e8 00 08 	ld.d	r8,sp[8]
80008c00:	08 05       	add	r5,r4
80008c02:	e0 a0 0f e8 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80008c06:	e0 81 00 9d 	brne	80008d40 <_dtoa_r+0x738>
80008c0a:	fa e8 00 28 	ld.d	r8,sp[40]
80008c0e:	30 0a       	mov	r10,0
80008c10:	30 0b       	mov	r11,0
80008c12:	ea 1b 3f e0 	orh	r11,0x3fe0
80008c16:	e0 a0 0d b5 	rcall	8000a780 <__avr32_f64_sub>
80008c1a:	14 98       	mov	r8,r10
80008c1c:	16 99       	mov	r9,r11
80008c1e:	fa ea 00 08 	ld.d	r10,sp[8]
80008c22:	e0 a0 0f d8 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80008c26:	c1 40       	breq	80008c4e <_dtoa_r+0x646>
80008c28:	33 09       	mov	r9,48
80008c2a:	0a 98       	mov	r8,r5
80008c2c:	11 7a       	ld.ub	r10,--r8
80008c2e:	f2 0a 18 00 	cp.b	r10,r9
80008c32:	e0 81 02 d5 	brne	800091dc <_dtoa_r+0xbd4>
80008c36:	10 95       	mov	r5,r8
80008c38:	cf 9b       	rjmp	80008c2a <_dtoa_r+0x622>
80008c3a:	d7 03       	nop
80008c3c:	30 08       	mov	r8,0
80008c3e:	30 09       	mov	r9,0
80008c40:	ea 19 40 24 	orh	r9,0x4024
80008c44:	e0 a0 0c b2 	rcall	8000a5a8 <__avr32_f64_mul>
80008c48:	fa eb 00 08 	st.d	sp[8],r10
80008c4c:	cb ab       	rjmp	80008bc0 <_dtoa_r+0x5b8>
80008c4e:	fa ea 00 3c 	ld.d	r10,sp[60]
80008c52:	fa eb 00 08 	st.d	sp[8],r10
80008c56:	58 e6       	cp.w	r6,14
80008c58:	5f ab       	srle	r11
80008c5a:	41 8a       	lddsp	r10,sp[0x60]
80008c5c:	30 08       	mov	r8,0
80008c5e:	f4 09 11 ff 	rsub	r9,r10,-1
80008c62:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80008c66:	f0 09 18 00 	cp.b	r9,r8
80008c6a:	e0 80 00 84 	breq	80008d72 <_dtoa_r+0x76a>
80008c6e:	40 ea       	lddsp	r10,sp[0x38]
80008c70:	58 01       	cp.w	r1,0
80008c72:	5f a9       	srle	r9
80008c74:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80008c78:	fe ca d0 d0 	sub	r10,pc,-12080
80008c7c:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80008c80:	fa e5 00 10 	st.d	sp[16],r4
80008c84:	f0 09 18 00 	cp.b	r9,r8
80008c88:	c1 50       	breq	80008cb2 <_dtoa_r+0x6aa>
80008c8a:	58 01       	cp.w	r1,0
80008c8c:	e0 81 01 76 	brne	80008f78 <_dtoa_r+0x970>
80008c90:	30 08       	mov	r8,0
80008c92:	30 09       	mov	r9,0
80008c94:	ea 19 40 14 	orh	r9,0x4014
80008c98:	08 9a       	mov	r10,r4
80008c9a:	0a 9b       	mov	r11,r5
80008c9c:	e0 a0 0c 86 	rcall	8000a5a8 <__avr32_f64_mul>
80008ca0:	fa e8 00 08 	ld.d	r8,sp[8]
80008ca4:	e0 a0 0f 62 	rcall	8000ab68 <__avr32_f64_cmp_ge>
80008ca8:	e0 81 01 68 	brne	80008f78 <_dtoa_r+0x970>
80008cac:	02 92       	mov	r2,r1
80008cae:	e0 8f 01 70 	bral	80008f8e <_dtoa_r+0x986>
80008cb2:	40 85       	lddsp	r5,sp[0x20]
80008cb4:	30 14       	mov	r4,1
80008cb6:	fa e8 00 10 	ld.d	r8,sp[16]
80008cba:	fa ea 00 08 	ld.d	r10,sp[8]
80008cbe:	e0 a0 0f bf 	rcall	8000ac3c <__avr32_f64_div>
80008cc2:	e0 a0 0e b7 	rcall	8000aa30 <__avr32_f64_to_s32>
80008cc6:	18 92       	mov	r2,r12
80008cc8:	e0 a0 0e cb 	rcall	8000aa5e <__avr32_s32_to_f64>
80008ccc:	fa e8 00 10 	ld.d	r8,sp[16]
80008cd0:	e0 a0 0c 6c 	rcall	8000a5a8 <__avr32_f64_mul>
80008cd4:	14 98       	mov	r8,r10
80008cd6:	16 99       	mov	r9,r11
80008cd8:	fa ea 00 08 	ld.d	r10,sp[8]
80008cdc:	e0 a0 0d 52 	rcall	8000a780 <__avr32_f64_sub>
80008ce0:	fa eb 00 08 	st.d	sp[8],r10
80008ce4:	e4 c8 ff d0 	sub	r8,r2,-48
80008ce8:	0a c8       	st.b	r5++,r8
80008cea:	30 09       	mov	r9,0
80008cec:	ea 19 40 24 	orh	r9,0x4024
80008cf0:	30 08       	mov	r8,0
80008cf2:	02 34       	cp.w	r4,r1
80008cf4:	c3 31       	brne	80008d5a <_dtoa_r+0x752>
80008cf6:	fa e8 00 08 	ld.d	r8,sp[8]
80008cfa:	e0 a0 0e 11 	rcall	8000a91c <__avr32_f64_add>
80008cfe:	16 91       	mov	r1,r11
80008d00:	14 90       	mov	r0,r10
80008d02:	14 98       	mov	r8,r10
80008d04:	02 99       	mov	r9,r1
80008d06:	fa ea 00 10 	ld.d	r10,sp[16]
80008d0a:	e0 a0 0f 64 	rcall	8000abd2 <__avr32_f64_cmp_lt>
80008d0e:	c1 a1       	brne	80008d42 <_dtoa_r+0x73a>
80008d10:	fa e8 00 10 	ld.d	r8,sp[16]
80008d14:	00 9a       	mov	r10,r0
80008d16:	02 9b       	mov	r11,r1
80008d18:	e0 a0 0f 14 	rcall	8000ab40 <__avr32_f64_cmp_eq>
80008d1c:	e0 80 02 5f 	breq	800091da <_dtoa_r+0xbd2>
80008d20:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80008d24:	c0 f1       	brne	80008d42 <_dtoa_r+0x73a>
80008d26:	e0 8f 02 5a 	bral	800091da <_dtoa_r+0xbd2>
80008d2a:	40 8a       	lddsp	r10,sp[0x20]
80008d2c:	14 38       	cp.w	r8,r10
80008d2e:	c0 30       	breq	80008d34 <_dtoa_r+0x72c>
80008d30:	10 95       	mov	r5,r8
80008d32:	c0 98       	rjmp	80008d44 <_dtoa_r+0x73c>
80008d34:	33 08       	mov	r8,48
80008d36:	40 89       	lddsp	r9,sp[0x20]
80008d38:	2f f6       	sub	r6,-1
80008d3a:	b2 88       	st.b	r9[0x0],r8
80008d3c:	40 88       	lddsp	r8,sp[0x20]
80008d3e:	c0 88       	rjmp	80008d4e <_dtoa_r+0x746>
80008d40:	40 66       	lddsp	r6,sp[0x18]
80008d42:	33 99       	mov	r9,57
80008d44:	0a 98       	mov	r8,r5
80008d46:	11 7a       	ld.ub	r10,--r8
80008d48:	f2 0a 18 00 	cp.b	r10,r9
80008d4c:	ce f0       	breq	80008d2a <_dtoa_r+0x722>
80008d4e:	50 66       	stdsp	sp[0x18],r6
80008d50:	11 89       	ld.ub	r9,r8[0x0]
80008d52:	2f f9       	sub	r9,-1
80008d54:	b0 89       	st.b	r8[0x0],r9
80008d56:	e0 8f 02 43 	bral	800091dc <_dtoa_r+0xbd4>
80008d5a:	e0 a0 0c 27 	rcall	8000a5a8 <__avr32_f64_mul>
80008d5e:	2f f4       	sub	r4,-1
80008d60:	fa eb 00 08 	st.d	sp[8],r10
80008d64:	30 08       	mov	r8,0
80008d66:	30 09       	mov	r9,0
80008d68:	e0 a0 0e ec 	rcall	8000ab40 <__avr32_f64_cmp_eq>
80008d6c:	ca 50       	breq	80008cb6 <_dtoa_r+0x6ae>
80008d6e:	e0 8f 02 36 	bral	800091da <_dtoa_r+0xbd2>
80008d72:	40 d8       	lddsp	r8,sp[0x34]
80008d74:	58 08       	cp.w	r8,0
80008d76:	c0 51       	brne	80008d80 <_dtoa_r+0x778>
80008d78:	04 98       	mov	r8,r2
80008d7a:	00 95       	mov	r5,r0
80008d7c:	40 d4       	lddsp	r4,sp[0x34]
80008d7e:	c3 48       	rjmp	80008de6 <_dtoa_r+0x7de>
80008d80:	40 c5       	lddsp	r5,sp[0x30]
80008d82:	58 15       	cp.w	r5,1
80008d84:	e0 89 00 0e 	brgt	80008da0 <_dtoa_r+0x798>
80008d88:	41 74       	lddsp	r4,sp[0x5c]
80008d8a:	58 04       	cp.w	r4,0
80008d8c:	c0 40       	breq	80008d94 <_dtoa_r+0x78c>
80008d8e:	f4 c9 fb cd 	sub	r9,r10,-1075
80008d92:	c0 48       	rjmp	80008d9a <_dtoa_r+0x792>
80008d94:	41 99       	lddsp	r9,sp[0x64]
80008d96:	f2 09 11 36 	rsub	r9,r9,54
80008d9a:	04 98       	mov	r8,r2
80008d9c:	00 95       	mov	r5,r0
80008d9e:	c1 98       	rjmp	80008dd0 <_dtoa_r+0x7c8>
80008da0:	e2 c8 00 01 	sub	r8,r1,1
80008da4:	10 32       	cp.w	r2,r8
80008da6:	c0 55       	brlt	80008db0 <_dtoa_r+0x7a8>
80008da8:	e4 08 01 08 	sub	r8,r2,r8
80008dac:	c0 88       	rjmp	80008dbc <_dtoa_r+0x7b4>
80008dae:	d7 03       	nop
80008db0:	04 18       	sub	r8,r2
80008db2:	41 1c       	lddsp	r12,sp[0x44]
80008db4:	10 02       	add	r2,r8
80008db6:	10 0c       	add	r12,r8
80008db8:	30 08       	mov	r8,0
80008dba:	51 1c       	stdsp	sp[0x44],r12
80008dbc:	e0 01 01 05 	sub	r5,r0,r1
80008dc0:	30 09       	mov	r9,0
80008dc2:	0a 9b       	mov	r11,r5
80008dc4:	00 95       	mov	r5,r0
80008dc6:	58 01       	cp.w	r1,0
80008dc8:	c0 35       	brlt	80008dce <_dtoa_r+0x7c6>
80008dca:	02 99       	mov	r9,r1
80008dcc:	c0 28       	rjmp	80008dd0 <_dtoa_r+0x7c8>
80008dce:	16 95       	mov	r5,r11
80008dd0:	40 4b       	lddsp	r11,sp[0x10]
80008dd2:	12 0b       	add	r11,r9
80008dd4:	50 08       	stdsp	sp[0x0],r8
80008dd6:	50 4b       	stdsp	sp[0x10],r11
80008dd8:	12 00       	add	r0,r9
80008dda:	30 1b       	mov	r11,1
80008ddc:	0e 9c       	mov	r12,r7
80008dde:	e0 a0 08 ad 	rcall	80009f38 <__i2b>
80008de2:	40 08       	lddsp	r8,sp[0x0]
80008de4:	18 94       	mov	r4,r12
80008de6:	40 4a       	lddsp	r10,sp[0x10]
80008de8:	58 05       	cp.w	r5,0
80008dea:	5f 99       	srgt	r9
80008dec:	58 0a       	cp.w	r10,0
80008dee:	5f 9a       	srgt	r10
80008df0:	f5 e9 00 09 	and	r9,r10,r9
80008df4:	c0 80       	breq	80008e04 <_dtoa_r+0x7fc>
80008df6:	40 4c       	lddsp	r12,sp[0x10]
80008df8:	f8 05 0d 49 	min	r9,r12,r5
80008dfc:	12 1c       	sub	r12,r9
80008dfe:	12 10       	sub	r0,r9
80008e00:	50 4c       	stdsp	sp[0x10],r12
80008e02:	12 15       	sub	r5,r9
80008e04:	58 02       	cp.w	r2,0
80008e06:	e0 8a 00 27 	brle	80008e54 <_dtoa_r+0x84c>
80008e0a:	40 db       	lddsp	r11,sp[0x34]
80008e0c:	58 0b       	cp.w	r11,0
80008e0e:	c1 d0       	breq	80008e48 <_dtoa_r+0x840>
80008e10:	58 08       	cp.w	r8,0
80008e12:	e0 8a 00 17 	brle	80008e40 <_dtoa_r+0x838>
80008e16:	10 9a       	mov	r10,r8
80008e18:	50 08       	stdsp	sp[0x0],r8
80008e1a:	08 9b       	mov	r11,r4
80008e1c:	0e 9c       	mov	r12,r7
80008e1e:	e0 a0 08 d3 	rcall	80009fc4 <__pow5mult>
80008e22:	06 9a       	mov	r10,r3
80008e24:	18 9b       	mov	r11,r12
80008e26:	18 94       	mov	r4,r12
80008e28:	0e 9c       	mov	r12,r7
80008e2a:	e0 a0 08 07 	rcall	80009e38 <__multiply>
80008e2e:	18 99       	mov	r9,r12
80008e30:	06 9b       	mov	r11,r3
80008e32:	50 19       	stdsp	sp[0x4],r9
80008e34:	0e 9c       	mov	r12,r7
80008e36:	e0 a0 06 b3 	rcall	80009b9c <_Bfree>
80008e3a:	40 19       	lddsp	r9,sp[0x4]
80008e3c:	40 08       	lddsp	r8,sp[0x0]
80008e3e:	12 93       	mov	r3,r9
80008e40:	e4 08 01 0a 	sub	r10,r2,r8
80008e44:	c0 80       	breq	80008e54 <_dtoa_r+0x84c>
80008e46:	c0 28       	rjmp	80008e4a <_dtoa_r+0x842>
80008e48:	04 9a       	mov	r10,r2
80008e4a:	06 9b       	mov	r11,r3
80008e4c:	0e 9c       	mov	r12,r7
80008e4e:	e0 a0 08 bb 	rcall	80009fc4 <__pow5mult>
80008e52:	18 93       	mov	r3,r12
80008e54:	30 1b       	mov	r11,1
80008e56:	0e 9c       	mov	r12,r7
80008e58:	e0 a0 08 70 	rcall	80009f38 <__i2b>
80008e5c:	41 1a       	lddsp	r10,sp[0x44]
80008e5e:	18 92       	mov	r2,r12
80008e60:	58 0a       	cp.w	r10,0
80008e62:	e0 8a 00 07 	brle	80008e70 <_dtoa_r+0x868>
80008e66:	18 9b       	mov	r11,r12
80008e68:	0e 9c       	mov	r12,r7
80008e6a:	e0 a0 08 ad 	rcall	80009fc4 <__pow5mult>
80008e6e:	18 92       	mov	r2,r12
80008e70:	40 c9       	lddsp	r9,sp[0x30]
80008e72:	58 19       	cp.w	r9,1
80008e74:	e0 89 00 14 	brgt	80008e9c <_dtoa_r+0x894>
80008e78:	40 38       	lddsp	r8,sp[0xc]
80008e7a:	58 08       	cp.w	r8,0
80008e7c:	c1 01       	brne	80008e9c <_dtoa_r+0x894>
80008e7e:	40 29       	lddsp	r9,sp[0x8]
80008e80:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80008e84:	c0 c1       	brne	80008e9c <_dtoa_r+0x894>
80008e86:	12 98       	mov	r8,r9
80008e88:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80008e8c:	c0 80       	breq	80008e9c <_dtoa_r+0x894>
80008e8e:	40 4c       	lddsp	r12,sp[0x10]
80008e90:	30 1b       	mov	r11,1
80008e92:	2f fc       	sub	r12,-1
80008e94:	2f f0       	sub	r0,-1
80008e96:	50 4c       	stdsp	sp[0x10],r12
80008e98:	50 6b       	stdsp	sp[0x18],r11
80008e9a:	c0 38       	rjmp	80008ea0 <_dtoa_r+0x898>
80008e9c:	30 0a       	mov	r10,0
80008e9e:	50 6a       	stdsp	sp[0x18],r10
80008ea0:	41 19       	lddsp	r9,sp[0x44]
80008ea2:	58 09       	cp.w	r9,0
80008ea4:	c0 31       	brne	80008eaa <_dtoa_r+0x8a2>
80008ea6:	30 1c       	mov	r12,1
80008ea8:	c0 98       	rjmp	80008eba <_dtoa_r+0x8b2>
80008eaa:	64 48       	ld.w	r8,r2[0x10]
80008eac:	2f c8       	sub	r8,-4
80008eae:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80008eb2:	e0 a0 05 d9 	rcall	80009a64 <__hi0bits>
80008eb6:	f8 0c 11 20 	rsub	r12,r12,32
80008eba:	40 4b       	lddsp	r11,sp[0x10]
80008ebc:	f8 0b 00 08 	add	r8,r12,r11
80008ec0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80008ec4:	c0 c0       	breq	80008edc <_dtoa_r+0x8d4>
80008ec6:	f0 08 11 20 	rsub	r8,r8,32
80008eca:	58 48       	cp.w	r8,4
80008ecc:	e0 8a 00 06 	brle	80008ed8 <_dtoa_r+0x8d0>
80008ed0:	20 48       	sub	r8,4
80008ed2:	10 0b       	add	r11,r8
80008ed4:	50 4b       	stdsp	sp[0x10],r11
80008ed6:	c0 78       	rjmp	80008ee4 <_dtoa_r+0x8dc>
80008ed8:	58 48       	cp.w	r8,4
80008eda:	c0 70       	breq	80008ee8 <_dtoa_r+0x8e0>
80008edc:	40 4a       	lddsp	r10,sp[0x10]
80008ede:	2e 48       	sub	r8,-28
80008ee0:	10 0a       	add	r10,r8
80008ee2:	50 4a       	stdsp	sp[0x10],r10
80008ee4:	10 00       	add	r0,r8
80008ee6:	10 05       	add	r5,r8
80008ee8:	58 00       	cp.w	r0,0
80008eea:	e0 8a 00 08 	brle	80008efa <_dtoa_r+0x8f2>
80008eee:	06 9b       	mov	r11,r3
80008ef0:	00 9a       	mov	r10,r0
80008ef2:	0e 9c       	mov	r12,r7
80008ef4:	e0 a0 07 5e 	rcall	80009db0 <__lshift>
80008ef8:	18 93       	mov	r3,r12
80008efa:	40 49       	lddsp	r9,sp[0x10]
80008efc:	58 09       	cp.w	r9,0
80008efe:	e0 8a 00 08 	brle	80008f0e <_dtoa_r+0x906>
80008f02:	04 9b       	mov	r11,r2
80008f04:	12 9a       	mov	r10,r9
80008f06:	0e 9c       	mov	r12,r7
80008f08:	e0 a0 07 54 	rcall	80009db0 <__lshift>
80008f0c:	18 92       	mov	r2,r12
80008f0e:	41 48       	lddsp	r8,sp[0x50]
80008f10:	58 08       	cp.w	r8,0
80008f12:	c1 b0       	breq	80008f48 <_dtoa_r+0x940>
80008f14:	04 9b       	mov	r11,r2
80008f16:	06 9c       	mov	r12,r3
80008f18:	e0 a0 06 28 	rcall	80009b68 <__mcmp>
80008f1c:	c1 64       	brge	80008f48 <_dtoa_r+0x940>
80008f1e:	06 9b       	mov	r11,r3
80008f20:	30 09       	mov	r9,0
80008f22:	30 aa       	mov	r10,10
80008f24:	0e 9c       	mov	r12,r7
80008f26:	e0 a0 08 11 	rcall	80009f48 <__multadd>
80008f2a:	20 16       	sub	r6,1
80008f2c:	18 93       	mov	r3,r12
80008f2e:	40 dc       	lddsp	r12,sp[0x34]
80008f30:	58 0c       	cp.w	r12,0
80008f32:	c0 31       	brne	80008f38 <_dtoa_r+0x930>
80008f34:	40 91       	lddsp	r1,sp[0x24]
80008f36:	c0 98       	rjmp	80008f48 <_dtoa_r+0x940>
80008f38:	08 9b       	mov	r11,r4
80008f3a:	40 91       	lddsp	r1,sp[0x24]
80008f3c:	30 09       	mov	r9,0
80008f3e:	30 aa       	mov	r10,10
80008f40:	0e 9c       	mov	r12,r7
80008f42:	e0 a0 08 03 	rcall	80009f48 <__multadd>
80008f46:	18 94       	mov	r4,r12
80008f48:	58 01       	cp.w	r1,0
80008f4a:	5f a9       	srle	r9
80008f4c:	40 cb       	lddsp	r11,sp[0x30]
80008f4e:	58 2b       	cp.w	r11,2
80008f50:	5f 98       	srgt	r8
80008f52:	f3 e8 00 08 	and	r8,r9,r8
80008f56:	c2 50       	breq	80008fa0 <_dtoa_r+0x998>
80008f58:	58 01       	cp.w	r1,0
80008f5a:	c1 11       	brne	80008f7c <_dtoa_r+0x974>
80008f5c:	04 9b       	mov	r11,r2
80008f5e:	02 99       	mov	r9,r1
80008f60:	30 5a       	mov	r10,5
80008f62:	0e 9c       	mov	r12,r7
80008f64:	e0 a0 07 f2 	rcall	80009f48 <__multadd>
80008f68:	18 92       	mov	r2,r12
80008f6a:	18 9b       	mov	r11,r12
80008f6c:	06 9c       	mov	r12,r3
80008f6e:	e0 a0 05 fd 	rcall	80009b68 <__mcmp>
80008f72:	e0 89 00 0f 	brgt	80008f90 <_dtoa_r+0x988>
80008f76:	c0 38       	rjmp	80008f7c <_dtoa_r+0x974>
80008f78:	30 02       	mov	r2,0
80008f7a:	04 94       	mov	r4,r2
80008f7c:	40 ea       	lddsp	r10,sp[0x38]
80008f7e:	30 09       	mov	r9,0
80008f80:	5c da       	com	r10
80008f82:	40 85       	lddsp	r5,sp[0x20]
80008f84:	50 6a       	stdsp	sp[0x18],r10
80008f86:	50 49       	stdsp	sp[0x10],r9
80008f88:	c1 39       	rjmp	800091ae <_dtoa_r+0xba6>
80008f8a:	08 92       	mov	r2,r4
80008f8c:	40 66       	lddsp	r6,sp[0x18]
80008f8e:	04 94       	mov	r4,r2
80008f90:	2f f6       	sub	r6,-1
80008f92:	50 66       	stdsp	sp[0x18],r6
80008f94:	33 18       	mov	r8,49
80008f96:	40 85       	lddsp	r5,sp[0x20]
80008f98:	0a c8       	st.b	r5++,r8
80008f9a:	30 08       	mov	r8,0
80008f9c:	50 48       	stdsp	sp[0x10],r8
80008f9e:	c0 89       	rjmp	800091ae <_dtoa_r+0xba6>
80008fa0:	40 dc       	lddsp	r12,sp[0x34]
80008fa2:	58 0c       	cp.w	r12,0
80008fa4:	e0 80 00 b9 	breq	80009116 <_dtoa_r+0xb0e>
80008fa8:	58 05       	cp.w	r5,0
80008faa:	e0 8a 00 08 	brle	80008fba <_dtoa_r+0x9b2>
80008fae:	08 9b       	mov	r11,r4
80008fb0:	0a 9a       	mov	r10,r5
80008fb2:	0e 9c       	mov	r12,r7
80008fb4:	e0 a0 06 fe 	rcall	80009db0 <__lshift>
80008fb8:	18 94       	mov	r4,r12
80008fba:	40 6b       	lddsp	r11,sp[0x18]
80008fbc:	58 0b       	cp.w	r11,0
80008fbe:	c0 31       	brne	80008fc4 <_dtoa_r+0x9bc>
80008fc0:	08 9c       	mov	r12,r4
80008fc2:	c1 38       	rjmp	80008fe8 <_dtoa_r+0x9e0>
80008fc4:	68 1b       	ld.w	r11,r4[0x4]
80008fc6:	0e 9c       	mov	r12,r7
80008fc8:	e0 a0 06 04 	rcall	80009bd0 <_Balloc>
80008fcc:	68 4a       	ld.w	r10,r4[0x10]
80008fce:	18 95       	mov	r5,r12
80008fd0:	e8 cb ff f4 	sub	r11,r4,-12
80008fd4:	2f ea       	sub	r10,-2
80008fd6:	2f 4c       	sub	r12,-12
80008fd8:	a3 6a       	lsl	r10,0x2
80008fda:	fe b0 e6 db 	rcall	80005d90 <memcpy>
80008fde:	0a 9b       	mov	r11,r5
80008fe0:	30 1a       	mov	r10,1
80008fe2:	0e 9c       	mov	r12,r7
80008fe4:	e0 a0 06 e6 	rcall	80009db0 <__lshift>
80008fe8:	50 44       	stdsp	sp[0x10],r4
80008fea:	40 3a       	lddsp	r10,sp[0xc]
80008fec:	30 19       	mov	r9,1
80008fee:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80008ff2:	18 94       	mov	r4,r12
80008ff4:	50 da       	stdsp	sp[0x34],r10
80008ff6:	40 85       	lddsp	r5,sp[0x20]
80008ff8:	50 69       	stdsp	sp[0x18],r9
80008ffa:	50 26       	stdsp	sp[0x8],r6
80008ffc:	50 e1       	stdsp	sp[0x38],r1
80008ffe:	04 9b       	mov	r11,r2
80009000:	06 9c       	mov	r12,r3
80009002:	fe b0 fa 73 	rcall	800084e8 <quorem>
80009006:	40 4b       	lddsp	r11,sp[0x10]
80009008:	f8 c0 ff d0 	sub	r0,r12,-48
8000900c:	06 9c       	mov	r12,r3
8000900e:	e0 a0 05 ad 	rcall	80009b68 <__mcmp>
80009012:	08 9a       	mov	r10,r4
80009014:	50 9c       	stdsp	sp[0x24],r12
80009016:	04 9b       	mov	r11,r2
80009018:	0e 9c       	mov	r12,r7
8000901a:	e0 a0 06 63 	rcall	80009ce0 <__mdiff>
8000901e:	18 91       	mov	r1,r12
80009020:	78 38       	ld.w	r8,r12[0xc]
80009022:	58 08       	cp.w	r8,0
80009024:	c0 30       	breq	8000902a <_dtoa_r+0xa22>
80009026:	30 16       	mov	r6,1
80009028:	c0 68       	rjmp	80009034 <_dtoa_r+0xa2c>
8000902a:	18 9b       	mov	r11,r12
8000902c:	06 9c       	mov	r12,r3
8000902e:	e0 a0 05 9d 	rcall	80009b68 <__mcmp>
80009032:	18 96       	mov	r6,r12
80009034:	0e 9c       	mov	r12,r7
80009036:	02 9b       	mov	r11,r1
80009038:	e0 a0 05 b2 	rcall	80009b9c <_Bfree>
8000903c:	40 cc       	lddsp	r12,sp[0x30]
8000903e:	ed ec 10 08 	or	r8,r6,r12
80009042:	c1 11       	brne	80009064 <_dtoa_r+0xa5c>
80009044:	40 db       	lddsp	r11,sp[0x34]
80009046:	58 0b       	cp.w	r11,0
80009048:	c0 e1       	brne	80009064 <_dtoa_r+0xa5c>
8000904a:	40 26       	lddsp	r6,sp[0x8]
8000904c:	e0 40 00 39 	cp.w	r0,57
80009050:	c3 40       	breq	800090b8 <_dtoa_r+0xab0>
80009052:	50 66       	stdsp	sp[0x18],r6
80009054:	40 9a       	lddsp	r10,sp[0x24]
80009056:	e0 c8 ff ff 	sub	r8,r0,-1
8000905a:	58 0a       	cp.w	r10,0
8000905c:	f0 00 17 90 	movgt	r0,r8
80009060:	0a c0       	st.b	r5++,r0
80009062:	ca 68       	rjmp	800091ae <_dtoa_r+0xba6>
80009064:	40 99       	lddsp	r9,sp[0x24]
80009066:	58 09       	cp.w	r9,0
80009068:	c0 85       	brlt	80009078 <_dtoa_r+0xa70>
8000906a:	12 98       	mov	r8,r9
8000906c:	40 cc       	lddsp	r12,sp[0x30]
8000906e:	18 48       	or	r8,r12
80009070:	c1 d1       	brne	800090aa <_dtoa_r+0xaa2>
80009072:	40 db       	lddsp	r11,sp[0x34]
80009074:	58 0b       	cp.w	r11,0
80009076:	c1 a1       	brne	800090aa <_dtoa_r+0xaa2>
80009078:	0c 99       	mov	r9,r6
8000907a:	40 26       	lddsp	r6,sp[0x8]
8000907c:	58 09       	cp.w	r9,0
8000907e:	e0 8a 00 21 	brle	800090c0 <_dtoa_r+0xab8>
80009082:	06 9b       	mov	r11,r3
80009084:	30 1a       	mov	r10,1
80009086:	0e 9c       	mov	r12,r7
80009088:	e0 a0 06 94 	rcall	80009db0 <__lshift>
8000908c:	04 9b       	mov	r11,r2
8000908e:	18 93       	mov	r3,r12
80009090:	e0 a0 05 6c 	rcall	80009b68 <__mcmp>
80009094:	e0 89 00 06 	brgt	800090a0 <_dtoa_r+0xa98>
80009098:	c1 41       	brne	800090c0 <_dtoa_r+0xab8>
8000909a:	ed b0 00 00 	bld	r0,0x0
8000909e:	c1 11       	brne	800090c0 <_dtoa_r+0xab8>
800090a0:	e0 40 00 39 	cp.w	r0,57
800090a4:	c0 a0       	breq	800090b8 <_dtoa_r+0xab0>
800090a6:	2f f0       	sub	r0,-1
800090a8:	c0 c8       	rjmp	800090c0 <_dtoa_r+0xab8>
800090aa:	58 06       	cp.w	r6,0
800090ac:	e0 8a 00 0c 	brle	800090c4 <_dtoa_r+0xabc>
800090b0:	40 26       	lddsp	r6,sp[0x8]
800090b2:	e0 40 00 39 	cp.w	r0,57
800090b6:	c0 41       	brne	800090be <_dtoa_r+0xab6>
800090b8:	33 98       	mov	r8,57
800090ba:	0a c8       	st.b	r5++,r8
800090bc:	c6 78       	rjmp	8000918a <_dtoa_r+0xb82>
800090be:	2f f0       	sub	r0,-1
800090c0:	0a c0       	st.b	r5++,r0
800090c2:	c7 58       	rjmp	800091ac <_dtoa_r+0xba4>
800090c4:	0a c0       	st.b	r5++,r0
800090c6:	40 6a       	lddsp	r10,sp[0x18]
800090c8:	40 e9       	lddsp	r9,sp[0x38]
800090ca:	12 3a       	cp.w	r10,r9
800090cc:	c4 30       	breq	80009152 <_dtoa_r+0xb4a>
800090ce:	06 9b       	mov	r11,r3
800090d0:	30 09       	mov	r9,0
800090d2:	30 aa       	mov	r10,10
800090d4:	0e 9c       	mov	r12,r7
800090d6:	e0 a0 07 39 	rcall	80009f48 <__multadd>
800090da:	40 48       	lddsp	r8,sp[0x10]
800090dc:	18 93       	mov	r3,r12
800090de:	08 38       	cp.w	r8,r4
800090e0:	c0 91       	brne	800090f2 <_dtoa_r+0xaea>
800090e2:	10 9b       	mov	r11,r8
800090e4:	30 09       	mov	r9,0
800090e6:	30 aa       	mov	r10,10
800090e8:	0e 9c       	mov	r12,r7
800090ea:	e0 a0 07 2f 	rcall	80009f48 <__multadd>
800090ee:	50 4c       	stdsp	sp[0x10],r12
800090f0:	c0 e8       	rjmp	8000910c <_dtoa_r+0xb04>
800090f2:	40 4b       	lddsp	r11,sp[0x10]
800090f4:	30 09       	mov	r9,0
800090f6:	30 aa       	mov	r10,10
800090f8:	0e 9c       	mov	r12,r7
800090fa:	e0 a0 07 27 	rcall	80009f48 <__multadd>
800090fe:	08 9b       	mov	r11,r4
80009100:	50 4c       	stdsp	sp[0x10],r12
80009102:	30 09       	mov	r9,0
80009104:	30 aa       	mov	r10,10
80009106:	0e 9c       	mov	r12,r7
80009108:	e0 a0 07 20 	rcall	80009f48 <__multadd>
8000910c:	18 94       	mov	r4,r12
8000910e:	40 6c       	lddsp	r12,sp[0x18]
80009110:	2f fc       	sub	r12,-1
80009112:	50 6c       	stdsp	sp[0x18],r12
80009114:	c7 5b       	rjmp	80008ffe <_dtoa_r+0x9f6>
80009116:	30 18       	mov	r8,1
80009118:	06 90       	mov	r0,r3
8000911a:	40 85       	lddsp	r5,sp[0x20]
8000911c:	08 93       	mov	r3,r4
8000911e:	0c 94       	mov	r4,r6
80009120:	10 96       	mov	r6,r8
80009122:	04 9b       	mov	r11,r2
80009124:	00 9c       	mov	r12,r0
80009126:	fe b0 f9 e1 	rcall	800084e8 <quorem>
8000912a:	2d 0c       	sub	r12,-48
8000912c:	0a cc       	st.b	r5++,r12
8000912e:	02 36       	cp.w	r6,r1
80009130:	c0 a4       	brge	80009144 <_dtoa_r+0xb3c>
80009132:	00 9b       	mov	r11,r0
80009134:	30 09       	mov	r9,0
80009136:	30 aa       	mov	r10,10
80009138:	0e 9c       	mov	r12,r7
8000913a:	2f f6       	sub	r6,-1
8000913c:	e0 a0 07 06 	rcall	80009f48 <__multadd>
80009140:	18 90       	mov	r0,r12
80009142:	cf 0b       	rjmp	80009122 <_dtoa_r+0xb1a>
80009144:	08 96       	mov	r6,r4
80009146:	30 0b       	mov	r11,0
80009148:	06 94       	mov	r4,r3
8000914a:	50 4b       	stdsp	sp[0x10],r11
8000914c:	00 93       	mov	r3,r0
8000914e:	18 90       	mov	r0,r12
80009150:	c0 28       	rjmp	80009154 <_dtoa_r+0xb4c>
80009152:	40 26       	lddsp	r6,sp[0x8]
80009154:	06 9b       	mov	r11,r3
80009156:	30 1a       	mov	r10,1
80009158:	0e 9c       	mov	r12,r7
8000915a:	e0 a0 06 2b 	rcall	80009db0 <__lshift>
8000915e:	04 9b       	mov	r11,r2
80009160:	18 93       	mov	r3,r12
80009162:	e0 a0 05 03 	rcall	80009b68 <__mcmp>
80009166:	e0 89 00 12 	brgt	8000918a <_dtoa_r+0xb82>
8000916a:	c1 b1       	brne	800091a0 <_dtoa_r+0xb98>
8000916c:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80009170:	c0 d1       	brne	8000918a <_dtoa_r+0xb82>
80009172:	c1 78       	rjmp	800091a0 <_dtoa_r+0xb98>
80009174:	40 89       	lddsp	r9,sp[0x20]
80009176:	12 38       	cp.w	r8,r9
80009178:	c0 30       	breq	8000917e <_dtoa_r+0xb76>
8000917a:	10 95       	mov	r5,r8
8000917c:	c0 88       	rjmp	8000918c <_dtoa_r+0xb84>
8000917e:	2f f6       	sub	r6,-1
80009180:	50 66       	stdsp	sp[0x18],r6
80009182:	33 18       	mov	r8,49
80009184:	40 8c       	lddsp	r12,sp[0x20]
80009186:	b8 88       	st.b	r12[0x0],r8
80009188:	c1 38       	rjmp	800091ae <_dtoa_r+0xba6>
8000918a:	33 9a       	mov	r10,57
8000918c:	0a 98       	mov	r8,r5
8000918e:	11 79       	ld.ub	r9,--r8
80009190:	f4 09 18 00 	cp.b	r9,r10
80009194:	cf 00       	breq	80009174 <_dtoa_r+0xb6c>
80009196:	2f f9       	sub	r9,-1
80009198:	b0 89       	st.b	r8[0x0],r9
8000919a:	c0 98       	rjmp	800091ac <_dtoa_r+0xba4>
8000919c:	10 95       	mov	r5,r8
8000919e:	c0 28       	rjmp	800091a2 <_dtoa_r+0xb9a>
800091a0:	33 09       	mov	r9,48
800091a2:	0a 98       	mov	r8,r5
800091a4:	11 7a       	ld.ub	r10,--r8
800091a6:	f2 0a 18 00 	cp.b	r10,r9
800091aa:	cf 90       	breq	8000919c <_dtoa_r+0xb94>
800091ac:	50 66       	stdsp	sp[0x18],r6
800091ae:	04 9b       	mov	r11,r2
800091b0:	0e 9c       	mov	r12,r7
800091b2:	e0 a0 04 f5 	rcall	80009b9c <_Bfree>
800091b6:	58 04       	cp.w	r4,0
800091b8:	c1 20       	breq	800091dc <_dtoa_r+0xbd4>
800091ba:	40 4b       	lddsp	r11,sp[0x10]
800091bc:	08 3b       	cp.w	r11,r4
800091be:	5f 19       	srne	r9
800091c0:	58 0b       	cp.w	r11,0
800091c2:	5f 18       	srne	r8
800091c4:	f3 e8 00 08 	and	r8,r9,r8
800091c8:	c0 40       	breq	800091d0 <_dtoa_r+0xbc8>
800091ca:	0e 9c       	mov	r12,r7
800091cc:	e0 a0 04 e8 	rcall	80009b9c <_Bfree>
800091d0:	08 9b       	mov	r11,r4
800091d2:	0e 9c       	mov	r12,r7
800091d4:	e0 a0 04 e4 	rcall	80009b9c <_Bfree>
800091d8:	c0 28       	rjmp	800091dc <_dtoa_r+0xbd4>
800091da:	50 66       	stdsp	sp[0x18],r6
800091dc:	06 9b       	mov	r11,r3
800091de:	0e 9c       	mov	r12,r7
800091e0:	e0 a0 04 de 	rcall	80009b9c <_Bfree>
800091e4:	30 08       	mov	r8,0
800091e6:	aa 88       	st.b	r5[0x0],r8
800091e8:	40 68       	lddsp	r8,sp[0x18]
800091ea:	41 5a       	lddsp	r10,sp[0x54]
800091ec:	2f f8       	sub	r8,-1
800091ee:	95 08       	st.w	r10[0x0],r8
800091f0:	41 29       	lddsp	r9,sp[0x48]
800091f2:	58 09       	cp.w	r9,0
800091f4:	c0 30       	breq	800091fa <_dtoa_r+0xbf2>
800091f6:	41 28       	lddsp	r8,sp[0x48]
800091f8:	91 05       	st.w	r8[0x0],r5
800091fa:	40 8c       	lddsp	r12,sp[0x20]
800091fc:	2e 6d       	sub	sp,-104
800091fe:	d8 32       	popm	r0-r7,pc

80009200 <__errno>:
80009200:	e0 68 05 f4 	mov	r8,1524
80009204:	70 0c       	ld.w	r12,r8[0x0]
80009206:	2f 4c       	sub	r12,-12
80009208:	5e fc       	retal	r12
8000920a:	d7 03       	nop

8000920c <_fflush_r>:
8000920c:	d4 21       	pushm	r4-r7,lr
8000920e:	16 97       	mov	r7,r11
80009210:	18 96       	mov	r6,r12
80009212:	76 48       	ld.w	r8,r11[0x10]
80009214:	58 08       	cp.w	r8,0
80009216:	c7 d0       	breq	80009310 <_fflush_r+0x104>
80009218:	58 0c       	cp.w	r12,0
8000921a:	c0 50       	breq	80009224 <_fflush_r+0x18>
8000921c:	78 68       	ld.w	r8,r12[0x18]
8000921e:	58 08       	cp.w	r8,0
80009220:	c0 21       	brne	80009224 <_fflush_r+0x18>
80009222:	cc bc       	rcall	800093b8 <__sinit>
80009224:	fe c8 d7 30 	sub	r8,pc,-10448
80009228:	10 37       	cp.w	r7,r8
8000922a:	c0 31       	brne	80009230 <_fflush_r+0x24>
8000922c:	6c 07       	ld.w	r7,r6[0x0]
8000922e:	c0 c8       	rjmp	80009246 <_fflush_r+0x3a>
80009230:	fe c8 d7 1c 	sub	r8,pc,-10468
80009234:	10 37       	cp.w	r7,r8
80009236:	c0 31       	brne	8000923c <_fflush_r+0x30>
80009238:	6c 17       	ld.w	r7,r6[0x4]
8000923a:	c0 68       	rjmp	80009246 <_fflush_r+0x3a>
8000923c:	fe c8 d7 08 	sub	r8,pc,-10488
80009240:	10 37       	cp.w	r7,r8
80009242:	c0 21       	brne	80009246 <_fflush_r+0x3a>
80009244:	6c 27       	ld.w	r7,r6[0x8]
80009246:	8e 6a       	ld.sh	r10,r7[0xc]
80009248:	ed ba 00 03 	bld	r10,0x3
8000924c:	c4 10       	breq	800092ce <_fflush_r+0xc2>
8000924e:	ab ba       	sbr	r10,0xb
80009250:	ae 6a       	st.h	r7[0xc],r10
80009252:	6e 18       	ld.w	r8,r7[0x4]
80009254:	58 08       	cp.w	r8,0
80009256:	e0 89 00 06 	brgt	80009262 <_fflush_r+0x56>
8000925a:	6f 08       	ld.w	r8,r7[0x40]
8000925c:	58 08       	cp.w	r8,0
8000925e:	e0 8a 00 59 	brle	80009310 <_fflush_r+0x104>
80009262:	6e b8       	ld.w	r8,r7[0x2c]
80009264:	58 08       	cp.w	r8,0
80009266:	c5 50       	breq	80009310 <_fflush_r+0x104>
80009268:	e2 1a 10 00 	andl	r10,0x1000,COH
8000926c:	c0 30       	breq	80009272 <_fflush_r+0x66>
8000926e:	6f 55       	ld.w	r5,r7[0x54]
80009270:	c0 f8       	rjmp	8000928e <_fflush_r+0x82>
80009272:	30 19       	mov	r9,1
80009274:	6e 8b       	ld.w	r11,r7[0x20]
80009276:	0c 9c       	mov	r12,r6
80009278:	5d 18       	icall	r8
8000927a:	18 95       	mov	r5,r12
8000927c:	5b fc       	cp.w	r12,-1
8000927e:	c0 81       	brne	8000928e <_fflush_r+0x82>
80009280:	6c 38       	ld.w	r8,r6[0xc]
80009282:	59 d8       	cp.w	r8,29
80009284:	c4 60       	breq	80009310 <_fflush_r+0x104>
80009286:	8e 68       	ld.sh	r8,r7[0xc]
80009288:	a7 a8       	sbr	r8,0x6
8000928a:	ae 68       	st.h	r7[0xc],r8
8000928c:	d8 22       	popm	r4-r7,pc
8000928e:	8e 68       	ld.sh	r8,r7[0xc]
80009290:	ed b8 00 02 	bld	r8,0x2
80009294:	c0 81       	brne	800092a4 <_fflush_r+0x98>
80009296:	6e 18       	ld.w	r8,r7[0x4]
80009298:	10 15       	sub	r5,r8
8000929a:	6e d8       	ld.w	r8,r7[0x34]
8000929c:	58 08       	cp.w	r8,0
8000929e:	c0 30       	breq	800092a4 <_fflush_r+0x98>
800092a0:	6f 08       	ld.w	r8,r7[0x40]
800092a2:	10 15       	sub	r5,r8
800092a4:	6e b8       	ld.w	r8,r7[0x2c]
800092a6:	0c 9c       	mov	r12,r6
800092a8:	30 09       	mov	r9,0
800092aa:	0a 9a       	mov	r10,r5
800092ac:	6e 8b       	ld.w	r11,r7[0x20]
800092ae:	5d 18       	icall	r8
800092b0:	8e 68       	ld.sh	r8,r7[0xc]
800092b2:	0a 3c       	cp.w	r12,r5
800092b4:	c2 61       	brne	80009300 <_fflush_r+0xf4>
800092b6:	ab d8       	cbr	r8,0xb
800092b8:	30 0c       	mov	r12,0
800092ba:	6e 49       	ld.w	r9,r7[0x10]
800092bc:	ae 68       	st.h	r7[0xc],r8
800092be:	8f 1c       	st.w	r7[0x4],r12
800092c0:	8f 09       	st.w	r7[0x0],r9
800092c2:	ed b8 00 0c 	bld	r8,0xc
800092c6:	c2 51       	brne	80009310 <_fflush_r+0x104>
800092c8:	ef 45 00 54 	st.w	r7[84],r5
800092cc:	d8 22       	popm	r4-r7,pc
800092ce:	6e 45       	ld.w	r5,r7[0x10]
800092d0:	58 05       	cp.w	r5,0
800092d2:	c1 f0       	breq	80009310 <_fflush_r+0x104>
800092d4:	6e 04       	ld.w	r4,r7[0x0]
800092d6:	8f 05       	st.w	r7[0x0],r5
800092d8:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
800092dc:	c0 30       	breq	800092e2 <_fflush_r+0xd6>
800092de:	30 08       	mov	r8,0
800092e0:	c0 28       	rjmp	800092e4 <_fflush_r+0xd8>
800092e2:	6e 58       	ld.w	r8,r7[0x14]
800092e4:	8f 28       	st.w	r7[0x8],r8
800092e6:	0a 14       	sub	r4,r5
800092e8:	c1 18       	rjmp	8000930a <_fflush_r+0xfe>
800092ea:	08 99       	mov	r9,r4
800092ec:	0a 9a       	mov	r10,r5
800092ee:	6e a8       	ld.w	r8,r7[0x28]
800092f0:	6e 8b       	ld.w	r11,r7[0x20]
800092f2:	0c 9c       	mov	r12,r6
800092f4:	5d 18       	icall	r8
800092f6:	18 14       	sub	r4,r12
800092f8:	58 0c       	cp.w	r12,0
800092fa:	e0 89 00 07 	brgt	80009308 <_fflush_r+0xfc>
800092fe:	8e 68       	ld.sh	r8,r7[0xc]
80009300:	a7 a8       	sbr	r8,0x6
80009302:	3f fc       	mov	r12,-1
80009304:	ae 68       	st.h	r7[0xc],r8
80009306:	d8 22       	popm	r4-r7,pc
80009308:	18 05       	add	r5,r12
8000930a:	58 04       	cp.w	r4,0
8000930c:	fe 99 ff ef 	brgt	800092ea <_fflush_r+0xde>
80009310:	d8 2a       	popm	r4-r7,pc,r12=0
80009312:	d7 03       	nop

80009314 <__sfp_lock_acquire>:
80009314:	5e fc       	retal	r12

80009316 <__sfp_lock_release>:
80009316:	5e fc       	retal	r12

80009318 <_cleanup_r>:
80009318:	d4 01       	pushm	lr
8000931a:	fe cb ed f6 	sub	r11,pc,-4618
8000931e:	e0 a0 02 f1 	rcall	80009900 <_fwalk>
80009322:	d8 02       	popm	pc

80009324 <__sfmoreglue>:
80009324:	d4 21       	pushm	r4-r7,lr
80009326:	16 95       	mov	r5,r11
80009328:	f6 06 10 5c 	mul	r6,r11,92
8000932c:	ec cb ff f4 	sub	r11,r6,-12
80009330:	fe b0 e3 1c 	rcall	80005968 <_malloc_r>
80009334:	18 97       	mov	r7,r12
80009336:	c0 90       	breq	80009348 <__sfmoreglue+0x24>
80009338:	99 15       	st.w	r12[0x4],r5
8000933a:	30 0b       	mov	r11,0
8000933c:	2f 4c       	sub	r12,-12
8000933e:	0c 9a       	mov	r10,r6
80009340:	8f 2c       	st.w	r7[0x8],r12
80009342:	8f 0b       	st.w	r7[0x0],r11
80009344:	fe b0 e5 ca 	rcall	80005ed8 <memset>
80009348:	0e 9c       	mov	r12,r7
8000934a:	d8 22       	popm	r4-r7,pc

8000934c <__sfp>:
8000934c:	d4 21       	pushm	r4-r7,lr
8000934e:	fe c8 d7 f6 	sub	r8,pc,-10250
80009352:	18 96       	mov	r6,r12
80009354:	70 07       	ld.w	r7,r8[0x0]
80009356:	6e 68       	ld.w	r8,r7[0x18]
80009358:	58 08       	cp.w	r8,0
8000935a:	c0 31       	brne	80009360 <__sfp+0x14>
8000935c:	0e 9c       	mov	r12,r7
8000935e:	c2 dc       	rcall	800093b8 <__sinit>
80009360:	ee c7 ff 28 	sub	r7,r7,-216
80009364:	30 05       	mov	r5,0
80009366:	6e 2c       	ld.w	r12,r7[0x8]
80009368:	6e 18       	ld.w	r8,r7[0x4]
8000936a:	c0 68       	rjmp	80009376 <__sfp+0x2a>
8000936c:	98 69       	ld.sh	r9,r12[0xc]
8000936e:	ea 09 19 00 	cp.h	r9,r5
80009372:	c1 10       	breq	80009394 <__sfp+0x48>
80009374:	2a 4c       	sub	r12,-92
80009376:	20 18       	sub	r8,1
80009378:	cf a7       	brpl	8000936c <__sfp+0x20>
8000937a:	6e 08       	ld.w	r8,r7[0x0]
8000937c:	58 08       	cp.w	r8,0
8000937e:	c0 61       	brne	8000938a <__sfp+0x3e>
80009380:	30 4b       	mov	r11,4
80009382:	0c 9c       	mov	r12,r6
80009384:	cd 0f       	rcall	80009324 <__sfmoreglue>
80009386:	8f 0c       	st.w	r7[0x0],r12
80009388:	c0 30       	breq	8000938e <__sfp+0x42>
8000938a:	6e 07       	ld.w	r7,r7[0x0]
8000938c:	ce db       	rjmp	80009366 <__sfp+0x1a>
8000938e:	30 c8       	mov	r8,12
80009390:	8d 38       	st.w	r6[0xc],r8
80009392:	d8 22       	popm	r4-r7,pc
80009394:	30 08       	mov	r8,0
80009396:	f9 48 00 4c 	st.w	r12[76],r8
8000939a:	99 08       	st.w	r12[0x0],r8
8000939c:	99 28       	st.w	r12[0x8],r8
8000939e:	99 18       	st.w	r12[0x4],r8
800093a0:	99 48       	st.w	r12[0x10],r8
800093a2:	99 58       	st.w	r12[0x14],r8
800093a4:	99 68       	st.w	r12[0x18],r8
800093a6:	99 d8       	st.w	r12[0x34],r8
800093a8:	99 e8       	st.w	r12[0x38],r8
800093aa:	f9 48 00 48 	st.w	r12[72],r8
800093ae:	3f f8       	mov	r8,-1
800093b0:	b8 78       	st.h	r12[0xe],r8
800093b2:	30 18       	mov	r8,1
800093b4:	b8 68       	st.h	r12[0xc],r8
800093b6:	d8 22       	popm	r4-r7,pc

800093b8 <__sinit>:
800093b8:	d4 21       	pushm	r4-r7,lr
800093ba:	18 96       	mov	r6,r12
800093bc:	78 67       	ld.w	r7,r12[0x18]
800093be:	58 07       	cp.w	r7,0
800093c0:	c4 91       	brne	80009452 <__sinit+0x9a>
800093c2:	fe c8 00 aa 	sub	r8,pc,170
800093c6:	30 15       	mov	r5,1
800093c8:	99 a8       	st.w	r12[0x28],r8
800093ca:	f9 47 00 d8 	st.w	r12[216],r7
800093ce:	f9 47 00 dc 	st.w	r12[220],r7
800093d2:	f9 47 00 e0 	st.w	r12[224],r7
800093d6:	99 65       	st.w	r12[0x18],r5
800093d8:	cb af       	rcall	8000934c <__sfp>
800093da:	8d 0c       	st.w	r6[0x0],r12
800093dc:	0c 9c       	mov	r12,r6
800093de:	cb 7f       	rcall	8000934c <__sfp>
800093e0:	8d 1c       	st.w	r6[0x4],r12
800093e2:	0c 9c       	mov	r12,r6
800093e4:	cb 4f       	rcall	8000934c <__sfp>
800093e6:	6c 09       	ld.w	r9,r6[0x0]
800093e8:	30 48       	mov	r8,4
800093ea:	93 07       	st.w	r9[0x0],r7
800093ec:	b2 68       	st.h	r9[0xc],r8
800093ee:	93 17       	st.w	r9[0x4],r7
800093f0:	93 27       	st.w	r9[0x8],r7
800093f2:	6c 18       	ld.w	r8,r6[0x4]
800093f4:	b2 77       	st.h	r9[0xe],r7
800093f6:	93 47       	st.w	r9[0x10],r7
800093f8:	93 57       	st.w	r9[0x14],r7
800093fa:	93 67       	st.w	r9[0x18],r7
800093fc:	93 89       	st.w	r9[0x20],r9
800093fe:	91 07       	st.w	r8[0x0],r7
80009400:	91 17       	st.w	r8[0x4],r7
80009402:	91 27       	st.w	r8[0x8],r7
80009404:	fe ce f0 54 	sub	lr,pc,-4012
80009408:	fe cb f0 84 	sub	r11,pc,-3964
8000940c:	93 9e       	st.w	r9[0x24],lr
8000940e:	93 ab       	st.w	r9[0x28],r11
80009410:	fe ca f0 ac 	sub	r10,pc,-3924
80009414:	fe c4 f0 b8 	sub	r4,pc,-3912
80009418:	93 ba       	st.w	r9[0x2c],r10
8000941a:	93 c4       	st.w	r9[0x30],r4
8000941c:	30 99       	mov	r9,9
8000941e:	b0 69       	st.h	r8[0xc],r9
80009420:	b0 75       	st.h	r8[0xe],r5
80009422:	91 c4       	st.w	r8[0x30],r4
80009424:	91 47       	st.w	r8[0x10],r7
80009426:	91 57       	st.w	r8[0x14],r7
80009428:	91 67       	st.w	r8[0x18],r7
8000942a:	91 88       	st.w	r8[0x20],r8
8000942c:	91 9e       	st.w	r8[0x24],lr
8000942e:	91 ab       	st.w	r8[0x28],r11
80009430:	91 ba       	st.w	r8[0x2c],r10
80009432:	8d 2c       	st.w	r6[0x8],r12
80009434:	31 28       	mov	r8,18
80009436:	99 07       	st.w	r12[0x0],r7
80009438:	b8 68       	st.h	r12[0xc],r8
8000943a:	99 17       	st.w	r12[0x4],r7
8000943c:	99 27       	st.w	r12[0x8],r7
8000943e:	30 28       	mov	r8,2
80009440:	b8 78       	st.h	r12[0xe],r8
80009442:	99 c4       	st.w	r12[0x30],r4
80009444:	99 67       	st.w	r12[0x18],r7
80009446:	99 9e       	st.w	r12[0x24],lr
80009448:	99 ab       	st.w	r12[0x28],r11
8000944a:	99 ba       	st.w	r12[0x2c],r10
8000944c:	99 47       	st.w	r12[0x10],r7
8000944e:	99 57       	st.w	r12[0x14],r7
80009450:	99 8c       	st.w	r12[0x20],r12
80009452:	d8 22       	popm	r4-r7,pc

80009454 <_malloc_trim_r>:
80009454:	d4 21       	pushm	r4-r7,lr
80009456:	16 95       	mov	r5,r11
80009458:	18 97       	mov	r7,r12
8000945a:	fe b0 e5 46 	rcall	80005ee6 <__malloc_lock>
8000945e:	e0 64 00 f0 	mov	r4,240
80009462:	68 28       	ld.w	r8,r4[0x8]
80009464:	70 16       	ld.w	r6,r8[0x4]
80009466:	e0 16 ff fc 	andl	r6,0xfffc
8000946a:	ec c8 ff 91 	sub	r8,r6,-111
8000946e:	f0 05 01 05 	sub	r5,r8,r5
80009472:	e0 15 ff 80 	andl	r5,0xff80
80009476:	ea c5 00 80 	sub	r5,r5,128
8000947a:	e0 45 00 7f 	cp.w	r5,127
8000947e:	e0 8a 00 25 	brle	800094c8 <_malloc_trim_r+0x74>
80009482:	30 0b       	mov	r11,0
80009484:	0e 9c       	mov	r12,r7
80009486:	fe b0 e5 33 	rcall	80005eec <_sbrk_r>
8000948a:	68 28       	ld.w	r8,r4[0x8]
8000948c:	0c 08       	add	r8,r6
8000948e:	10 3c       	cp.w	r12,r8
80009490:	c1 c1       	brne	800094c8 <_malloc_trim_r+0x74>
80009492:	ea 0b 11 00 	rsub	r11,r5,0
80009496:	0e 9c       	mov	r12,r7
80009498:	fe b0 e5 2a 	rcall	80005eec <_sbrk_r>
8000949c:	5b fc       	cp.w	r12,-1
8000949e:	c1 91       	brne	800094d0 <_malloc_trim_r+0x7c>
800094a0:	30 0b       	mov	r11,0
800094a2:	0e 9c       	mov	r12,r7
800094a4:	fe b0 e5 24 	rcall	80005eec <_sbrk_r>
800094a8:	68 28       	ld.w	r8,r4[0x8]
800094aa:	f8 08 01 09 	sub	r9,r12,r8
800094ae:	58 f9       	cp.w	r9,15
800094b0:	e0 8a 00 0c 	brle	800094c8 <_malloc_trim_r+0x74>
800094b4:	a1 a9       	sbr	r9,0x0
800094b6:	91 19       	st.w	r8[0x4],r9
800094b8:	e0 68 04 fc 	mov	r8,1276
800094bc:	70 09       	ld.w	r9,r8[0x0]
800094be:	e0 68 0f c4 	mov	r8,4036
800094c2:	f8 09 01 09 	sub	r9,r12,r9
800094c6:	91 09       	st.w	r8[0x0],r9
800094c8:	0e 9c       	mov	r12,r7
800094ca:	fe b0 e5 0f 	rcall	80005ee8 <__malloc_unlock>
800094ce:	d8 2a       	popm	r4-r7,pc,r12=0
800094d0:	68 28       	ld.w	r8,r4[0x8]
800094d2:	0a 16       	sub	r6,r5
800094d4:	a1 a6       	sbr	r6,0x0
800094d6:	91 16       	st.w	r8[0x4],r6
800094d8:	e0 68 0f c4 	mov	r8,4036
800094dc:	70 09       	ld.w	r9,r8[0x0]
800094de:	0a 19       	sub	r9,r5
800094e0:	0e 9c       	mov	r12,r7
800094e2:	91 09       	st.w	r8[0x0],r9
800094e4:	fe b0 e5 02 	rcall	80005ee8 <__malloc_unlock>
800094e8:	da 2a       	popm	r4-r7,pc,r12=1
800094ea:	d7 03       	nop

800094ec <_free_r>:
800094ec:	d4 21       	pushm	r4-r7,lr
800094ee:	16 96       	mov	r6,r11
800094f0:	18 97       	mov	r7,r12
800094f2:	58 0b       	cp.w	r11,0
800094f4:	e0 80 00 be 	breq	80009670 <_free_r+0x184>
800094f8:	fe b0 e4 f7 	rcall	80005ee6 <__malloc_lock>
800094fc:	20 86       	sub	r6,8
800094fe:	e0 6a 00 f0 	mov	r10,240
80009502:	6c 18       	ld.w	r8,r6[0x4]
80009504:	74 2e       	ld.w	lr,r10[0x8]
80009506:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000950a:	a1 c8       	cbr	r8,0x0
8000950c:	ec 08 00 09 	add	r9,r6,r8
80009510:	72 1b       	ld.w	r11,r9[0x4]
80009512:	e0 1b ff fc 	andl	r11,0xfffc
80009516:	1c 39       	cp.w	r9,lr
80009518:	c1 e1       	brne	80009554 <_free_r+0x68>
8000951a:	f6 08 00 08 	add	r8,r11,r8
8000951e:	58 0c       	cp.w	r12,0
80009520:	c0 81       	brne	80009530 <_free_r+0x44>
80009522:	6c 09       	ld.w	r9,r6[0x0]
80009524:	12 16       	sub	r6,r9
80009526:	12 08       	add	r8,r9
80009528:	6c 3b       	ld.w	r11,r6[0xc]
8000952a:	6c 29       	ld.w	r9,r6[0x8]
8000952c:	97 29       	st.w	r11[0x8],r9
8000952e:	93 3b       	st.w	r9[0xc],r11
80009530:	10 99       	mov	r9,r8
80009532:	95 26       	st.w	r10[0x8],r6
80009534:	a1 a9       	sbr	r9,0x0
80009536:	8d 19       	st.w	r6[0x4],r9
80009538:	e0 69 04 f8 	mov	r9,1272
8000953c:	72 09       	ld.w	r9,r9[0x0]
8000953e:	12 38       	cp.w	r8,r9
80009540:	c0 63       	brcs	8000954c <_free_r+0x60>
80009542:	e0 68 0f c0 	mov	r8,4032
80009546:	0e 9c       	mov	r12,r7
80009548:	70 0b       	ld.w	r11,r8[0x0]
8000954a:	c8 5f       	rcall	80009454 <_malloc_trim_r>
8000954c:	0e 9c       	mov	r12,r7
8000954e:	fe b0 e4 cd 	rcall	80005ee8 <__malloc_unlock>
80009552:	d8 22       	popm	r4-r7,pc
80009554:	93 1b       	st.w	r9[0x4],r11
80009556:	58 0c       	cp.w	r12,0
80009558:	c0 30       	breq	8000955e <_free_r+0x72>
8000955a:	30 0c       	mov	r12,0
8000955c:	c0 e8       	rjmp	80009578 <_free_r+0x8c>
8000955e:	6c 0e       	ld.w	lr,r6[0x0]
80009560:	f4 c5 ff f8 	sub	r5,r10,-8
80009564:	1c 08       	add	r8,lr
80009566:	1c 16       	sub	r6,lr
80009568:	6c 2e       	ld.w	lr,r6[0x8]
8000956a:	0a 3e       	cp.w	lr,r5
8000956c:	c0 31       	brne	80009572 <_free_r+0x86>
8000956e:	30 1c       	mov	r12,1
80009570:	c0 48       	rjmp	80009578 <_free_r+0x8c>
80009572:	6c 35       	ld.w	r5,r6[0xc]
80009574:	8b 2e       	st.w	r5[0x8],lr
80009576:	9d 35       	st.w	lr[0xc],r5
80009578:	f2 0b 00 0e 	add	lr,r9,r11
8000957c:	7c 1e       	ld.w	lr,lr[0x4]
8000957e:	ed be 00 00 	bld	lr,0x0
80009582:	c1 40       	breq	800095aa <_free_r+0xbe>
80009584:	16 08       	add	r8,r11
80009586:	58 0c       	cp.w	r12,0
80009588:	c0 d1       	brne	800095a2 <_free_r+0xb6>
8000958a:	e0 6e 00 f0 	mov	lr,240
8000958e:	72 2b       	ld.w	r11,r9[0x8]
80009590:	2f 8e       	sub	lr,-8
80009592:	1c 3b       	cp.w	r11,lr
80009594:	c0 71       	brne	800095a2 <_free_r+0xb6>
80009596:	97 36       	st.w	r11[0xc],r6
80009598:	97 26       	st.w	r11[0x8],r6
8000959a:	8d 2b       	st.w	r6[0x8],r11
8000959c:	8d 3b       	st.w	r6[0xc],r11
8000959e:	30 1c       	mov	r12,1
800095a0:	c0 58       	rjmp	800095aa <_free_r+0xbe>
800095a2:	72 2b       	ld.w	r11,r9[0x8]
800095a4:	72 39       	ld.w	r9,r9[0xc]
800095a6:	93 2b       	st.w	r9[0x8],r11
800095a8:	97 39       	st.w	r11[0xc],r9
800095aa:	10 99       	mov	r9,r8
800095ac:	ec 08 09 08 	st.w	r6[r8],r8
800095b0:	a1 a9       	sbr	r9,0x0
800095b2:	8d 19       	st.w	r6[0x4],r9
800095b4:	58 0c       	cp.w	r12,0
800095b6:	c5 a1       	brne	8000966a <_free_r+0x17e>
800095b8:	e0 48 01 ff 	cp.w	r8,511
800095bc:	e0 8b 00 13 	brhi	800095e2 <_free_r+0xf6>
800095c0:	a3 98       	lsr	r8,0x3
800095c2:	f4 08 00 39 	add	r9,r10,r8<<0x3
800095c6:	72 2b       	ld.w	r11,r9[0x8]
800095c8:	8d 39       	st.w	r6[0xc],r9
800095ca:	8d 2b       	st.w	r6[0x8],r11
800095cc:	97 36       	st.w	r11[0xc],r6
800095ce:	93 26       	st.w	r9[0x8],r6
800095d0:	a3 48       	asr	r8,0x2
800095d2:	74 19       	ld.w	r9,r10[0x4]
800095d4:	30 1b       	mov	r11,1
800095d6:	f6 08 09 48 	lsl	r8,r11,r8
800095da:	f3 e8 10 08 	or	r8,r9,r8
800095de:	95 18       	st.w	r10[0x4],r8
800095e0:	c4 58       	rjmp	8000966a <_free_r+0x17e>
800095e2:	f0 0b 16 09 	lsr	r11,r8,0x9
800095e6:	58 4b       	cp.w	r11,4
800095e8:	e0 8b 00 06 	brhi	800095f4 <_free_r+0x108>
800095ec:	f0 0b 16 06 	lsr	r11,r8,0x6
800095f0:	2c 8b       	sub	r11,-56
800095f2:	c2 08       	rjmp	80009632 <_free_r+0x146>
800095f4:	59 4b       	cp.w	r11,20
800095f6:	e0 8b 00 04 	brhi	800095fe <_free_r+0x112>
800095fa:	2a 5b       	sub	r11,-91
800095fc:	c1 b8       	rjmp	80009632 <_free_r+0x146>
800095fe:	e0 4b 00 54 	cp.w	r11,84
80009602:	e0 8b 00 06 	brhi	8000960e <_free_r+0x122>
80009606:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000960a:	29 2b       	sub	r11,-110
8000960c:	c1 38       	rjmp	80009632 <_free_r+0x146>
8000960e:	e0 4b 01 54 	cp.w	r11,340
80009612:	e0 8b 00 06 	brhi	8000961e <_free_r+0x132>
80009616:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000961a:	28 9b       	sub	r11,-119
8000961c:	c0 b8       	rjmp	80009632 <_free_r+0x146>
8000961e:	e0 4b 05 54 	cp.w	r11,1364
80009622:	e0 88 00 05 	brls	8000962c <_free_r+0x140>
80009626:	37 eb       	mov	r11,126
80009628:	c0 58       	rjmp	80009632 <_free_r+0x146>
8000962a:	d7 03       	nop
8000962c:	f0 0b 16 12 	lsr	r11,r8,0x12
80009630:	28 4b       	sub	r11,-124
80009632:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80009636:	78 29       	ld.w	r9,r12[0x8]
80009638:	18 39       	cp.w	r9,r12
8000963a:	c0 e1       	brne	80009656 <_free_r+0x16a>
8000963c:	74 18       	ld.w	r8,r10[0x4]
8000963e:	a3 4b       	asr	r11,0x2
80009640:	30 1c       	mov	r12,1
80009642:	f8 0b 09 4b 	lsl	r11,r12,r11
80009646:	f1 eb 10 0b 	or	r11,r8,r11
8000964a:	12 98       	mov	r8,r9
8000964c:	95 1b       	st.w	r10[0x4],r11
8000964e:	c0 a8       	rjmp	80009662 <_free_r+0x176>
80009650:	72 29       	ld.w	r9,r9[0x8]
80009652:	18 39       	cp.w	r9,r12
80009654:	c0 60       	breq	80009660 <_free_r+0x174>
80009656:	72 1a       	ld.w	r10,r9[0x4]
80009658:	e0 1a ff fc 	andl	r10,0xfffc
8000965c:	14 38       	cp.w	r8,r10
8000965e:	cf 93       	brcs	80009650 <_free_r+0x164>
80009660:	72 38       	ld.w	r8,r9[0xc]
80009662:	8d 38       	st.w	r6[0xc],r8
80009664:	8d 29       	st.w	r6[0x8],r9
80009666:	93 36       	st.w	r9[0xc],r6
80009668:	91 26       	st.w	r8[0x8],r6
8000966a:	0e 9c       	mov	r12,r7
8000966c:	fe b0 e4 3e 	rcall	80005ee8 <__malloc_unlock>
80009670:	d8 22       	popm	r4-r7,pc
80009672:	d7 03       	nop

80009674 <__sfvwrite_r>:
80009674:	d4 31       	pushm	r0-r7,lr
80009676:	20 3d       	sub	sp,12
80009678:	14 94       	mov	r4,r10
8000967a:	18 95       	mov	r5,r12
8000967c:	16 97       	mov	r7,r11
8000967e:	74 28       	ld.w	r8,r10[0x8]
80009680:	58 08       	cp.w	r8,0
80009682:	e0 80 01 3c 	breq	800098fa <__sfvwrite_r+0x286>
80009686:	96 68       	ld.sh	r8,r11[0xc]
80009688:	ed b8 00 03 	bld	r8,0x3
8000968c:	c0 41       	brne	80009694 <__sfvwrite_r+0x20>
8000968e:	76 48       	ld.w	r8,r11[0x10]
80009690:	58 08       	cp.w	r8,0
80009692:	c0 c1       	brne	800096aa <__sfvwrite_r+0x36>
80009694:	0e 9b       	mov	r11,r7
80009696:	0a 9c       	mov	r12,r5
80009698:	fe b0 f6 ba 	rcall	8000840c <__swsetup_r>
8000969c:	c0 70       	breq	800096aa <__sfvwrite_r+0x36>
8000969e:	8e 68       	ld.sh	r8,r7[0xc]
800096a0:	a7 a8       	sbr	r8,0x6
800096a2:	ae 68       	st.h	r7[0xc],r8
800096a4:	30 98       	mov	r8,9
800096a6:	8b 38       	st.w	r5[0xc],r8
800096a8:	c2 79       	rjmp	800098f6 <__sfvwrite_r+0x282>
800096aa:	8e 63       	ld.sh	r3,r7[0xc]
800096ac:	68 00       	ld.w	r0,r4[0x0]
800096ae:	06 96       	mov	r6,r3
800096b0:	e2 16 00 02 	andl	r6,0x2,COH
800096b4:	c2 10       	breq	800096f6 <__sfvwrite_r+0x82>
800096b6:	30 03       	mov	r3,0
800096b8:	e0 62 04 00 	mov	r2,1024
800096bc:	06 96       	mov	r6,r3
800096be:	c0 48       	rjmp	800096c6 <__sfvwrite_r+0x52>
800096c0:	60 03       	ld.w	r3,r0[0x0]
800096c2:	60 16       	ld.w	r6,r0[0x4]
800096c4:	2f 80       	sub	r0,-8
800096c6:	58 06       	cp.w	r6,0
800096c8:	cf c0       	breq	800096c0 <__sfvwrite_r+0x4c>
800096ca:	e0 46 04 00 	cp.w	r6,1024
800096ce:	ec 09 17 80 	movls	r9,r6
800096d2:	e4 09 17 b0 	movhi	r9,r2
800096d6:	06 9a       	mov	r10,r3
800096d8:	6e a8       	ld.w	r8,r7[0x28]
800096da:	6e 8b       	ld.w	r11,r7[0x20]
800096dc:	0a 9c       	mov	r12,r5
800096de:	5d 18       	icall	r8
800096e0:	18 16       	sub	r6,r12
800096e2:	58 0c       	cp.w	r12,0
800096e4:	e0 8a 01 06 	brle	800098f0 <__sfvwrite_r+0x27c>
800096e8:	68 28       	ld.w	r8,r4[0x8]
800096ea:	18 18       	sub	r8,r12
800096ec:	89 28       	st.w	r4[0x8],r8
800096ee:	e0 80 01 06 	breq	800098fa <__sfvwrite_r+0x286>
800096f2:	18 03       	add	r3,r12
800096f4:	ce 9b       	rjmp	800096c6 <__sfvwrite_r+0x52>
800096f6:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
800096fa:	c0 70       	breq	80009708 <__sfvwrite_r+0x94>
800096fc:	50 06       	stdsp	sp[0x0],r6
800096fe:	0c 93       	mov	r3,r6
80009700:	0c 91       	mov	r1,r6
80009702:	50 15       	stdsp	sp[0x4],r5
80009704:	08 92       	mov	r2,r4
80009706:	c9 c8       	rjmp	8000983e <__sfvwrite_r+0x1ca>
80009708:	06 96       	mov	r6,r3
8000970a:	08 91       	mov	r1,r4
8000970c:	c0 48       	rjmp	80009714 <__sfvwrite_r+0xa0>
8000970e:	60 03       	ld.w	r3,r0[0x0]
80009710:	60 16       	ld.w	r6,r0[0x4]
80009712:	2f 80       	sub	r0,-8
80009714:	58 06       	cp.w	r6,0
80009716:	cf c0       	breq	8000970e <__sfvwrite_r+0x9a>
80009718:	8e 68       	ld.sh	r8,r7[0xc]
8000971a:	6e 24       	ld.w	r4,r7[0x8]
8000971c:	10 99       	mov	r9,r8
8000971e:	e2 19 02 00 	andl	r9,0x200,COH
80009722:	c5 50       	breq	800097cc <__sfvwrite_r+0x158>
80009724:	08 36       	cp.w	r6,r4
80009726:	c4 43       	brcs	800097ae <__sfvwrite_r+0x13a>
80009728:	10 99       	mov	r9,r8
8000972a:	e2 19 04 80 	andl	r9,0x480,COH
8000972e:	c4 00       	breq	800097ae <__sfvwrite_r+0x13a>
80009730:	6e 4b       	ld.w	r11,r7[0x10]
80009732:	6e 09       	ld.w	r9,r7[0x0]
80009734:	16 19       	sub	r9,r11
80009736:	50 09       	stdsp	sp[0x0],r9
80009738:	6e 59       	ld.w	r9,r7[0x14]
8000973a:	10 9c       	mov	r12,r8
8000973c:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80009740:	30 28       	mov	r8,2
80009742:	f4 08 0c 08 	divs	r8,r10,r8
80009746:	fa e9 00 04 	st.d	sp[4],r8
8000974a:	10 94       	mov	r4,r8
8000974c:	40 09       	lddsp	r9,sp[0x0]
8000974e:	e2 1c 04 00 	andl	r12,0x400,COH
80009752:	2f f9       	sub	r9,-1
80009754:	0c 09       	add	r9,r6
80009756:	12 38       	cp.w	r8,r9
80009758:	f2 04 17 30 	movlo	r4,r9
8000975c:	58 0c       	cp.w	r12,0
8000975e:	c1 10       	breq	80009780 <__sfvwrite_r+0x10c>
80009760:	08 9b       	mov	r11,r4
80009762:	0a 9c       	mov	r12,r5
80009764:	fe b0 e1 02 	rcall	80005968 <_malloc_r>
80009768:	18 92       	mov	r2,r12
8000976a:	c1 40       	breq	80009792 <__sfvwrite_r+0x11e>
8000976c:	40 0a       	lddsp	r10,sp[0x0]
8000976e:	6e 4b       	ld.w	r11,r7[0x10]
80009770:	fe b0 e3 10 	rcall	80005d90 <memcpy>
80009774:	8e 68       	ld.sh	r8,r7[0xc]
80009776:	e0 18 fb 7f 	andl	r8,0xfb7f
8000977a:	a7 b8       	sbr	r8,0x7
8000977c:	ae 68       	st.h	r7[0xc],r8
8000977e:	c0 d8       	rjmp	80009798 <__sfvwrite_r+0x124>
80009780:	08 9a       	mov	r10,r4
80009782:	0a 9c       	mov	r12,r5
80009784:	e0 a0 04 66 	rcall	8000a050 <_realloc_r>
80009788:	18 92       	mov	r2,r12
8000978a:	c0 71       	brne	80009798 <__sfvwrite_r+0x124>
8000978c:	6e 4b       	ld.w	r11,r7[0x10]
8000978e:	0a 9c       	mov	r12,r5
80009790:	ca ee       	rcall	800094ec <_free_r>
80009792:	30 c8       	mov	r8,12
80009794:	8b 38       	st.w	r5[0xc],r8
80009796:	ca d8       	rjmp	800098f0 <__sfvwrite_r+0x27c>
80009798:	40 0a       	lddsp	r10,sp[0x0]
8000979a:	40 09       	lddsp	r9,sp[0x0]
8000979c:	e8 0a 01 0a 	sub	r10,r4,r10
800097a0:	e4 09 00 08 	add	r8,r2,r9
800097a4:	8f 54       	st.w	r7[0x14],r4
800097a6:	8f 2a       	st.w	r7[0x8],r10
800097a8:	8f 08       	st.w	r7[0x0],r8
800097aa:	8f 42       	st.w	r7[0x10],r2
800097ac:	0c 94       	mov	r4,r6
800097ae:	08 36       	cp.w	r6,r4
800097b0:	ec 04 17 30 	movlo	r4,r6
800097b4:	06 9b       	mov	r11,r3
800097b6:	08 9a       	mov	r10,r4
800097b8:	6e 0c       	ld.w	r12,r7[0x0]
800097ba:	c3 6d       	rcall	80009a26 <memmove>
800097bc:	6e 08       	ld.w	r8,r7[0x0]
800097be:	08 08       	add	r8,r4
800097c0:	8f 08       	st.w	r7[0x0],r8
800097c2:	6e 28       	ld.w	r8,r7[0x8]
800097c4:	08 18       	sub	r8,r4
800097c6:	0c 94       	mov	r4,r6
800097c8:	8f 28       	st.w	r7[0x8],r8
800097ca:	c2 e8       	rjmp	80009826 <__sfvwrite_r+0x1b2>
800097cc:	08 36       	cp.w	r6,r4
800097ce:	5f ba       	srhi	r10
800097d0:	6e 0c       	ld.w	r12,r7[0x0]
800097d2:	6e 48       	ld.w	r8,r7[0x10]
800097d4:	10 3c       	cp.w	r12,r8
800097d6:	5f b8       	srhi	r8
800097d8:	f5 e8 00 08 	and	r8,r10,r8
800097dc:	f2 08 18 00 	cp.b	r8,r9
800097e0:	c0 d0       	breq	800097fa <__sfvwrite_r+0x186>
800097e2:	06 9b       	mov	r11,r3
800097e4:	08 9a       	mov	r10,r4
800097e6:	c2 0d       	rcall	80009a26 <memmove>
800097e8:	6e 08       	ld.w	r8,r7[0x0]
800097ea:	08 08       	add	r8,r4
800097ec:	0e 9b       	mov	r11,r7
800097ee:	8f 08       	st.w	r7[0x0],r8
800097f0:	0a 9c       	mov	r12,r5
800097f2:	fe b0 fd 0d 	rcall	8000920c <_fflush_r>
800097f6:	c1 80       	breq	80009826 <__sfvwrite_r+0x1b2>
800097f8:	c7 c8       	rjmp	800098f0 <__sfvwrite_r+0x27c>
800097fa:	6e 59       	ld.w	r9,r7[0x14]
800097fc:	12 36       	cp.w	r6,r9
800097fe:	c0 a3       	brcs	80009812 <__sfvwrite_r+0x19e>
80009800:	6e a8       	ld.w	r8,r7[0x28]
80009802:	06 9a       	mov	r10,r3
80009804:	6e 8b       	ld.w	r11,r7[0x20]
80009806:	0a 9c       	mov	r12,r5
80009808:	5d 18       	icall	r8
8000980a:	18 94       	mov	r4,r12
8000980c:	e0 89 00 0d 	brgt	80009826 <__sfvwrite_r+0x1b2>
80009810:	c7 08       	rjmp	800098f0 <__sfvwrite_r+0x27c>
80009812:	0c 9a       	mov	r10,r6
80009814:	06 9b       	mov	r11,r3
80009816:	c0 8d       	rcall	80009a26 <memmove>
80009818:	6e 08       	ld.w	r8,r7[0x0]
8000981a:	0c 08       	add	r8,r6
8000981c:	0c 94       	mov	r4,r6
8000981e:	8f 08       	st.w	r7[0x0],r8
80009820:	6e 28       	ld.w	r8,r7[0x8]
80009822:	0c 18       	sub	r8,r6
80009824:	8f 28       	st.w	r7[0x8],r8
80009826:	62 28       	ld.w	r8,r1[0x8]
80009828:	08 18       	sub	r8,r4
8000982a:	83 28       	st.w	r1[0x8],r8
8000982c:	c6 70       	breq	800098fa <__sfvwrite_r+0x286>
8000982e:	08 16       	sub	r6,r4
80009830:	08 03       	add	r3,r4
80009832:	c7 1b       	rjmp	80009714 <__sfvwrite_r+0xa0>
80009834:	60 03       	ld.w	r3,r0[0x0]
80009836:	60 11       	ld.w	r1,r0[0x4]
80009838:	30 08       	mov	r8,0
8000983a:	2f 80       	sub	r0,-8
8000983c:	50 08       	stdsp	sp[0x0],r8
8000983e:	58 01       	cp.w	r1,0
80009840:	cf a0       	breq	80009834 <__sfvwrite_r+0x1c0>
80009842:	40 0a       	lddsp	r10,sp[0x0]
80009844:	58 0a       	cp.w	r10,0
80009846:	c1 01       	brne	80009866 <__sfvwrite_r+0x1f2>
80009848:	02 9a       	mov	r10,r1
8000984a:	30 ab       	mov	r11,10
8000984c:	06 9c       	mov	r12,r3
8000984e:	ce 1c       	rcall	80009a10 <memchr>
80009850:	c0 70       	breq	8000985e <__sfvwrite_r+0x1ea>
80009852:	f8 c6 ff ff 	sub	r6,r12,-1
80009856:	30 19       	mov	r9,1
80009858:	06 16       	sub	r6,r3
8000985a:	50 09       	stdsp	sp[0x0],r9
8000985c:	c0 58       	rjmp	80009866 <__sfvwrite_r+0x1f2>
8000985e:	30 18       	mov	r8,1
80009860:	e2 c6 ff ff 	sub	r6,r1,-1
80009864:	50 08       	stdsp	sp[0x0],r8
80009866:	02 36       	cp.w	r6,r1
80009868:	ec 04 17 80 	movls	r4,r6
8000986c:	e2 04 17 b0 	movhi	r4,r1
80009870:	6e 59       	ld.w	r9,r7[0x14]
80009872:	6e 25       	ld.w	r5,r7[0x8]
80009874:	f2 05 00 05 	add	r5,r9,r5
80009878:	0a 34       	cp.w	r4,r5
8000987a:	5f 9a       	srgt	r10
8000987c:	6e 0c       	ld.w	r12,r7[0x0]
8000987e:	6e 48       	ld.w	r8,r7[0x10]
80009880:	10 3c       	cp.w	r12,r8
80009882:	5f b8       	srhi	r8
80009884:	f5 e8 00 08 	and	r8,r10,r8
80009888:	30 0a       	mov	r10,0
8000988a:	f4 08 18 00 	cp.b	r8,r10
8000988e:	c0 d0       	breq	800098a8 <__sfvwrite_r+0x234>
80009890:	06 9b       	mov	r11,r3
80009892:	0a 9a       	mov	r10,r5
80009894:	cc 9c       	rcall	80009a26 <memmove>
80009896:	6e 08       	ld.w	r8,r7[0x0]
80009898:	0a 08       	add	r8,r5
8000989a:	0e 9b       	mov	r11,r7
8000989c:	8f 08       	st.w	r7[0x0],r8
8000989e:	40 1c       	lddsp	r12,sp[0x4]
800098a0:	fe b0 fc b6 	rcall	8000920c <_fflush_r>
800098a4:	c1 70       	breq	800098d2 <__sfvwrite_r+0x25e>
800098a6:	c2 58       	rjmp	800098f0 <__sfvwrite_r+0x27c>
800098a8:	12 34       	cp.w	r4,r9
800098aa:	c0 a5       	brlt	800098be <__sfvwrite_r+0x24a>
800098ac:	6e a8       	ld.w	r8,r7[0x28]
800098ae:	06 9a       	mov	r10,r3
800098b0:	6e 8b       	ld.w	r11,r7[0x20]
800098b2:	40 1c       	lddsp	r12,sp[0x4]
800098b4:	5d 18       	icall	r8
800098b6:	18 95       	mov	r5,r12
800098b8:	e0 89 00 0d 	brgt	800098d2 <__sfvwrite_r+0x25e>
800098bc:	c1 a8       	rjmp	800098f0 <__sfvwrite_r+0x27c>
800098be:	08 9a       	mov	r10,r4
800098c0:	06 9b       	mov	r11,r3
800098c2:	cb 2c       	rcall	80009a26 <memmove>
800098c4:	6e 08       	ld.w	r8,r7[0x0]
800098c6:	08 08       	add	r8,r4
800098c8:	08 95       	mov	r5,r4
800098ca:	8f 08       	st.w	r7[0x0],r8
800098cc:	6e 28       	ld.w	r8,r7[0x8]
800098ce:	08 18       	sub	r8,r4
800098d0:	8f 28       	st.w	r7[0x8],r8
800098d2:	0a 16       	sub	r6,r5
800098d4:	c0 71       	brne	800098e2 <__sfvwrite_r+0x26e>
800098d6:	0e 9b       	mov	r11,r7
800098d8:	40 1c       	lddsp	r12,sp[0x4]
800098da:	fe b0 fc 99 	rcall	8000920c <_fflush_r>
800098de:	c0 91       	brne	800098f0 <__sfvwrite_r+0x27c>
800098e0:	50 06       	stdsp	sp[0x0],r6
800098e2:	64 28       	ld.w	r8,r2[0x8]
800098e4:	0a 18       	sub	r8,r5
800098e6:	85 28       	st.w	r2[0x8],r8
800098e8:	c0 90       	breq	800098fa <__sfvwrite_r+0x286>
800098ea:	0a 11       	sub	r1,r5
800098ec:	0a 03       	add	r3,r5
800098ee:	ca 8b       	rjmp	8000983e <__sfvwrite_r+0x1ca>
800098f0:	8e 68       	ld.sh	r8,r7[0xc]
800098f2:	a7 a8       	sbr	r8,0x6
800098f4:	ae 68       	st.h	r7[0xc],r8
800098f6:	3f fc       	mov	r12,-1
800098f8:	c0 28       	rjmp	800098fc <__sfvwrite_r+0x288>
800098fa:	30 0c       	mov	r12,0
800098fc:	2f dd       	sub	sp,-12
800098fe:	d8 32       	popm	r0-r7,pc

80009900 <_fwalk>:
80009900:	d4 31       	pushm	r0-r7,lr
80009902:	30 05       	mov	r5,0
80009904:	16 91       	mov	r1,r11
80009906:	f8 c7 ff 28 	sub	r7,r12,-216
8000990a:	0a 92       	mov	r2,r5
8000990c:	fe b0 fd 04 	rcall	80009314 <__sfp_lock_acquire>
80009910:	3f f3       	mov	r3,-1
80009912:	c1 68       	rjmp	8000993e <_fwalk+0x3e>
80009914:	6e 26       	ld.w	r6,r7[0x8]
80009916:	6e 14       	ld.w	r4,r7[0x4]
80009918:	2f 46       	sub	r6,-12
8000991a:	c0 c8       	rjmp	80009932 <_fwalk+0x32>
8000991c:	8c 08       	ld.sh	r8,r6[0x0]
8000991e:	e4 08 19 00 	cp.h	r8,r2
80009922:	c0 70       	breq	80009930 <_fwalk+0x30>
80009924:	8c 18       	ld.sh	r8,r6[0x2]
80009926:	e6 08 19 00 	cp.h	r8,r3
8000992a:	c0 30       	breq	80009930 <_fwalk+0x30>
8000992c:	5d 11       	icall	r1
8000992e:	18 45       	or	r5,r12
80009930:	2a 46       	sub	r6,-92
80009932:	20 14       	sub	r4,1
80009934:	ec cc 00 0c 	sub	r12,r6,12
80009938:	58 04       	cp.w	r4,0
8000993a:	cf 14       	brge	8000991c <_fwalk+0x1c>
8000993c:	6e 07       	ld.w	r7,r7[0x0]
8000993e:	58 07       	cp.w	r7,0
80009940:	ce a1       	brne	80009914 <_fwalk+0x14>
80009942:	fe b0 fc ea 	rcall	80009316 <__sfp_lock_release>
80009946:	0a 9c       	mov	r12,r5
80009948:	d8 32       	popm	r0-r7,pc
8000994a:	d7 03       	nop

8000994c <_localeconv_r>:
8000994c:	fe cc dd f0 	sub	r12,pc,-8720
80009950:	5e fc       	retal	r12
80009952:	d7 03       	nop

80009954 <__smakebuf_r>:
80009954:	d4 21       	pushm	r4-r7,lr
80009956:	20 fd       	sub	sp,60
80009958:	96 68       	ld.sh	r8,r11[0xc]
8000995a:	16 97       	mov	r7,r11
8000995c:	18 96       	mov	r6,r12
8000995e:	e2 18 00 02 	andl	r8,0x2,COH
80009962:	c3 d1       	brne	800099dc <__smakebuf_r+0x88>
80009964:	96 7b       	ld.sh	r11,r11[0xe]
80009966:	f0 0b 19 00 	cp.h	r11,r8
8000996a:	c0 55       	brlt	80009974 <__smakebuf_r+0x20>
8000996c:	1a 9a       	mov	r10,sp
8000996e:	e0 a0 05 e3 	rcall	8000a534 <_fstat_r>
80009972:	c0 f4       	brge	80009990 <__smakebuf_r+0x3c>
80009974:	8e 65       	ld.sh	r5,r7[0xc]
80009976:	0a 98       	mov	r8,r5
80009978:	ab b8       	sbr	r8,0xb
8000997a:	e2 15 00 80 	andl	r5,0x80,COH
8000997e:	ae 68       	st.h	r7[0xc],r8
80009980:	30 04       	mov	r4,0
80009982:	e0 68 04 00 	mov	r8,1024
80009986:	f9 b5 01 40 	movne	r5,64
8000998a:	f0 05 17 00 	moveq	r5,r8
8000998e:	c1 c8       	rjmp	800099c6 <__smakebuf_r+0x72>
80009990:	40 18       	lddsp	r8,sp[0x4]
80009992:	e2 18 f0 00 	andl	r8,0xf000,COH
80009996:	e0 48 20 00 	cp.w	r8,8192
8000999a:	5f 04       	sreq	r4
8000999c:	e0 48 80 00 	cp.w	r8,32768
800099a0:	c0 e1       	brne	800099bc <__smakebuf_r+0x68>
800099a2:	6e b9       	ld.w	r9,r7[0x2c]
800099a4:	fe c8 f6 40 	sub	r8,pc,-2496
800099a8:	10 39       	cp.w	r9,r8
800099aa:	c0 91       	brne	800099bc <__smakebuf_r+0x68>
800099ac:	8e 68       	ld.sh	r8,r7[0xc]
800099ae:	e0 65 04 00 	mov	r5,1024
800099b2:	ab a8       	sbr	r8,0xa
800099b4:	ef 45 00 50 	st.w	r7[80],r5
800099b8:	ae 68       	st.h	r7[0xc],r8
800099ba:	c0 68       	rjmp	800099c6 <__smakebuf_r+0x72>
800099bc:	8e 68       	ld.sh	r8,r7[0xc]
800099be:	e0 65 04 00 	mov	r5,1024
800099c2:	ab b8       	sbr	r8,0xb
800099c4:	ae 68       	st.h	r7[0xc],r8
800099c6:	0a 9b       	mov	r11,r5
800099c8:	0c 9c       	mov	r12,r6
800099ca:	fe b0 df cf 	rcall	80005968 <_malloc_r>
800099ce:	8e 68       	ld.sh	r8,r7[0xc]
800099d0:	c0 d1       	brne	800099ea <__smakebuf_r+0x96>
800099d2:	ed b8 00 09 	bld	r8,0x9
800099d6:	c1 b0       	breq	80009a0c <__smakebuf_r+0xb8>
800099d8:	a1 b8       	sbr	r8,0x1
800099da:	ae 68       	st.h	r7[0xc],r8
800099dc:	ee c8 ff b9 	sub	r8,r7,-71
800099e0:	8f 48       	st.w	r7[0x10],r8
800099e2:	8f 08       	st.w	r7[0x0],r8
800099e4:	30 18       	mov	r8,1
800099e6:	8f 58       	st.w	r7[0x14],r8
800099e8:	c1 28       	rjmp	80009a0c <__smakebuf_r+0xb8>
800099ea:	a7 b8       	sbr	r8,0x7
800099ec:	8f 4c       	st.w	r7[0x10],r12
800099ee:	ae 68       	st.h	r7[0xc],r8
800099f0:	8f 55       	st.w	r7[0x14],r5
800099f2:	fe c8 06 da 	sub	r8,pc,1754
800099f6:	8f 0c       	st.w	r7[0x0],r12
800099f8:	8d a8       	st.w	r6[0x28],r8
800099fa:	58 04       	cp.w	r4,0
800099fc:	c0 80       	breq	80009a0c <__smakebuf_r+0xb8>
800099fe:	8e 7c       	ld.sh	r12,r7[0xe]
80009a00:	fe b0 e3 88 	rcall	80006110 <isatty>
80009a04:	c0 40       	breq	80009a0c <__smakebuf_r+0xb8>
80009a06:	8e 68       	ld.sh	r8,r7[0xc]
80009a08:	a1 a8       	sbr	r8,0x0
80009a0a:	ae 68       	st.h	r7[0xc],r8
80009a0c:	2f 1d       	sub	sp,-60
80009a0e:	d8 22       	popm	r4-r7,pc

80009a10 <memchr>:
80009a10:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80009a14:	c0 68       	rjmp	80009a20 <memchr+0x10>
80009a16:	20 1a       	sub	r10,1
80009a18:	19 88       	ld.ub	r8,r12[0x0]
80009a1a:	16 38       	cp.w	r8,r11
80009a1c:	5e 0c       	reteq	r12
80009a1e:	2f fc       	sub	r12,-1
80009a20:	58 0a       	cp.w	r10,0
80009a22:	cf a1       	brne	80009a16 <memchr+0x6>
80009a24:	5e fa       	retal	r10

80009a26 <memmove>:
80009a26:	d4 01       	pushm	lr
80009a28:	18 3b       	cp.w	r11,r12
80009a2a:	c1 92       	brcc	80009a5c <memmove+0x36>
80009a2c:	f6 0a 00 09 	add	r9,r11,r10
80009a30:	12 3c       	cp.w	r12,r9
80009a32:	c1 52       	brcc	80009a5c <memmove+0x36>
80009a34:	f8 0a 00 0b 	add	r11,r12,r10
80009a38:	30 08       	mov	r8,0
80009a3a:	c0 68       	rjmp	80009a46 <memmove+0x20>
80009a3c:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80009a40:	20 1a       	sub	r10,1
80009a42:	f6 08 0b 0e 	st.b	r11[r8],lr
80009a46:	20 18       	sub	r8,1
80009a48:	58 0a       	cp.w	r10,0
80009a4a:	cf 91       	brne	80009a3c <memmove+0x16>
80009a4c:	d8 02       	popm	pc
80009a4e:	f6 08 07 09 	ld.ub	r9,r11[r8]
80009a52:	20 1a       	sub	r10,1
80009a54:	f8 08 0b 09 	st.b	r12[r8],r9
80009a58:	2f f8       	sub	r8,-1
80009a5a:	c0 28       	rjmp	80009a5e <memmove+0x38>
80009a5c:	30 08       	mov	r8,0
80009a5e:	58 0a       	cp.w	r10,0
80009a60:	cf 71       	brne	80009a4e <memmove+0x28>
80009a62:	d8 02       	popm	pc

80009a64 <__hi0bits>:
80009a64:	18 98       	mov	r8,r12
80009a66:	f0 0a 15 10 	lsl	r10,r8,0x10
80009a6a:	18 99       	mov	r9,r12
80009a6c:	e0 19 00 00 	andl	r9,0x0
80009a70:	f4 08 17 00 	moveq	r8,r10
80009a74:	f9 bc 00 10 	moveq	r12,16
80009a78:	f9 bc 01 00 	movne	r12,0
80009a7c:	f8 ca ff f8 	sub	r10,r12,-8
80009a80:	10 99       	mov	r9,r8
80009a82:	e6 19 ff 00 	andh	r9,0xff00,COH
80009a86:	f4 0c 17 00 	moveq	r12,r10
80009a8a:	f0 0a 15 08 	lsl	r10,r8,0x8
80009a8e:	58 09       	cp.w	r9,0
80009a90:	f4 08 17 00 	moveq	r8,r10
80009a94:	f8 ca ff fc 	sub	r10,r12,-4
80009a98:	10 99       	mov	r9,r8
80009a9a:	e6 19 f0 00 	andh	r9,0xf000,COH
80009a9e:	f4 0c 17 00 	moveq	r12,r10
80009aa2:	f0 0a 15 04 	lsl	r10,r8,0x4
80009aa6:	58 09       	cp.w	r9,0
80009aa8:	f4 08 17 00 	moveq	r8,r10
80009aac:	f8 ca ff fe 	sub	r10,r12,-2
80009ab0:	10 99       	mov	r9,r8
80009ab2:	e6 19 c0 00 	andh	r9,0xc000,COH
80009ab6:	f4 0c 17 00 	moveq	r12,r10
80009aba:	f0 0a 15 02 	lsl	r10,r8,0x2
80009abe:	58 09       	cp.w	r9,0
80009ac0:	f4 08 17 00 	moveq	r8,r10
80009ac4:	58 08       	cp.w	r8,0
80009ac6:	5e 5c       	retlt	r12
80009ac8:	e6 18 40 00 	andh	r8,0x4000,COH
80009acc:	2f fc       	sub	r12,-1
80009ace:	58 08       	cp.w	r8,0
80009ad0:	f8 0c 17 10 	movne	r12,r12
80009ad4:	f9 bc 00 20 	moveq	r12,32
80009ad8:	5e fc       	retal	r12

80009ada <__lo0bits>:
80009ada:	18 99       	mov	r9,r12
80009adc:	78 08       	ld.w	r8,r12[0x0]
80009ade:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80009ae2:	c1 00       	breq	80009b02 <__lo0bits+0x28>
80009ae4:	ed b8 00 00 	bld	r8,0x0
80009ae8:	c0 21       	brne	80009aec <__lo0bits+0x12>
80009aea:	5e fd       	retal	0
80009aec:	ed b8 00 01 	bld	r8,0x1
80009af0:	c0 51       	brne	80009afa <__lo0bits+0x20>
80009af2:	a1 98       	lsr	r8,0x1
80009af4:	30 1c       	mov	r12,1
80009af6:	93 08       	st.w	r9[0x0],r8
80009af8:	5e fc       	retal	r12
80009afa:	a3 88       	lsr	r8,0x2
80009afc:	30 2c       	mov	r12,2
80009afe:	93 08       	st.w	r9[0x0],r8
80009b00:	5e fc       	retal	r12
80009b02:	f0 0b 16 10 	lsr	r11,r8,0x10
80009b06:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80009b0a:	f6 08 17 00 	moveq	r8,r11
80009b0e:	f9 bc 00 10 	moveq	r12,16
80009b12:	f8 cb ff f8 	sub	r11,r12,-8
80009b16:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80009b1a:	f6 0c 17 00 	moveq	r12,r11
80009b1e:	f0 0b 16 08 	lsr	r11,r8,0x8
80009b22:	58 0a       	cp.w	r10,0
80009b24:	f6 08 17 00 	moveq	r8,r11
80009b28:	f8 cb ff fc 	sub	r11,r12,-4
80009b2c:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80009b30:	f6 0c 17 00 	moveq	r12,r11
80009b34:	f0 0b 16 04 	lsr	r11,r8,0x4
80009b38:	58 0a       	cp.w	r10,0
80009b3a:	f6 08 17 00 	moveq	r8,r11
80009b3e:	f8 cb ff fe 	sub	r11,r12,-2
80009b42:	f5 d8 c0 02 	bfextu	r10,r8,0x0,0x2
80009b46:	f6 0c 17 00 	moveq	r12,r11
80009b4a:	f0 0b 16 02 	lsr	r11,r8,0x2
80009b4e:	58 0a       	cp.w	r10,0
80009b50:	f6 08 17 00 	moveq	r8,r11
80009b54:	ed b8 00 00 	bld	r8,0x0
80009b58:	c0 60       	breq	80009b64 <__lo0bits+0x8a>
80009b5a:	a1 98       	lsr	r8,0x1
80009b5c:	c0 31       	brne	80009b62 <__lo0bits+0x88>
80009b5e:	32 0c       	mov	r12,32
80009b60:	5e fc       	retal	r12
80009b62:	2f fc       	sub	r12,-1
80009b64:	93 08       	st.w	r9[0x0],r8
80009b66:	5e fc       	retal	r12

80009b68 <__mcmp>:
80009b68:	d4 01       	pushm	lr
80009b6a:	18 98       	mov	r8,r12
80009b6c:	76 49       	ld.w	r9,r11[0x10]
80009b6e:	78 4c       	ld.w	r12,r12[0x10]
80009b70:	12 1c       	sub	r12,r9
80009b72:	c1 31       	brne	80009b98 <__mcmp+0x30>
80009b74:	2f b9       	sub	r9,-5
80009b76:	a3 69       	lsl	r9,0x2
80009b78:	12 0b       	add	r11,r9
80009b7a:	f0 09 00 09 	add	r9,r8,r9
80009b7e:	2e c8       	sub	r8,-20
80009b80:	13 4e       	ld.w	lr,--r9
80009b82:	17 4a       	ld.w	r10,--r11
80009b84:	14 3e       	cp.w	lr,r10
80009b86:	c0 60       	breq	80009b92 <__mcmp+0x2a>
80009b88:	f9 bc 03 ff 	movlo	r12,-1
80009b8c:	f9 bc 02 01 	movhs	r12,1
80009b90:	d8 02       	popm	pc
80009b92:	10 39       	cp.w	r9,r8
80009b94:	fe 9b ff f6 	brhi	80009b80 <__mcmp+0x18>
80009b98:	d8 02       	popm	pc
80009b9a:	d7 03       	nop

80009b9c <_Bfree>:
80009b9c:	d4 21       	pushm	r4-r7,lr
80009b9e:	18 97       	mov	r7,r12
80009ba0:	16 95       	mov	r5,r11
80009ba2:	78 96       	ld.w	r6,r12[0x24]
80009ba4:	58 06       	cp.w	r6,0
80009ba6:	c0 91       	brne	80009bb8 <_Bfree+0x1c>
80009ba8:	31 0c       	mov	r12,16
80009baa:	fe b0 de d7 	rcall	80005958 <malloc>
80009bae:	99 36       	st.w	r12[0xc],r6
80009bb0:	8f 9c       	st.w	r7[0x24],r12
80009bb2:	99 16       	st.w	r12[0x4],r6
80009bb4:	99 26       	st.w	r12[0x8],r6
80009bb6:	99 06       	st.w	r12[0x0],r6
80009bb8:	58 05       	cp.w	r5,0
80009bba:	c0 90       	breq	80009bcc <_Bfree+0x30>
80009bbc:	6a 19       	ld.w	r9,r5[0x4]
80009bbe:	6e 98       	ld.w	r8,r7[0x24]
80009bc0:	70 38       	ld.w	r8,r8[0xc]
80009bc2:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80009bc6:	8b 0a       	st.w	r5[0x0],r10
80009bc8:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80009bcc:	d8 22       	popm	r4-r7,pc
80009bce:	d7 03       	nop

80009bd0 <_Balloc>:
80009bd0:	d4 21       	pushm	r4-r7,lr
80009bd2:	18 97       	mov	r7,r12
80009bd4:	16 96       	mov	r6,r11
80009bd6:	78 95       	ld.w	r5,r12[0x24]
80009bd8:	58 05       	cp.w	r5,0
80009bda:	c0 91       	brne	80009bec <_Balloc+0x1c>
80009bdc:	31 0c       	mov	r12,16
80009bde:	fe b0 de bd 	rcall	80005958 <malloc>
80009be2:	99 35       	st.w	r12[0xc],r5
80009be4:	8f 9c       	st.w	r7[0x24],r12
80009be6:	99 15       	st.w	r12[0x4],r5
80009be8:	99 25       	st.w	r12[0x8],r5
80009bea:	99 05       	st.w	r12[0x0],r5
80009bec:	6e 95       	ld.w	r5,r7[0x24]
80009bee:	6a 38       	ld.w	r8,r5[0xc]
80009bf0:	58 08       	cp.w	r8,0
80009bf2:	c0 b1       	brne	80009c08 <_Balloc+0x38>
80009bf4:	31 0a       	mov	r10,16
80009bf6:	30 4b       	mov	r11,4
80009bf8:	0e 9c       	mov	r12,r7
80009bfa:	e0 a0 03 fd 	rcall	8000a3f4 <_calloc_r>
80009bfe:	8b 3c       	st.w	r5[0xc],r12
80009c00:	6e 98       	ld.w	r8,r7[0x24]
80009c02:	70 3c       	ld.w	r12,r8[0xc]
80009c04:	58 0c       	cp.w	r12,0
80009c06:	c1 b0       	breq	80009c3c <_Balloc+0x6c>
80009c08:	6e 98       	ld.w	r8,r7[0x24]
80009c0a:	70 38       	ld.w	r8,r8[0xc]
80009c0c:	f0 06 00 28 	add	r8,r8,r6<<0x2
80009c10:	70 0c       	ld.w	r12,r8[0x0]
80009c12:	58 0c       	cp.w	r12,0
80009c14:	c0 40       	breq	80009c1c <_Balloc+0x4c>
80009c16:	78 09       	ld.w	r9,r12[0x0]
80009c18:	91 09       	st.w	r8[0x0],r9
80009c1a:	c0 e8       	rjmp	80009c36 <_Balloc+0x66>
80009c1c:	0e 9c       	mov	r12,r7
80009c1e:	30 17       	mov	r7,1
80009c20:	0e 9b       	mov	r11,r7
80009c22:	ee 06 09 47 	lsl	r7,r7,r6
80009c26:	ee ca ff fb 	sub	r10,r7,-5
80009c2a:	a3 6a       	lsl	r10,0x2
80009c2c:	e0 a0 03 e4 	rcall	8000a3f4 <_calloc_r>
80009c30:	c0 60       	breq	80009c3c <_Balloc+0x6c>
80009c32:	99 16       	st.w	r12[0x4],r6
80009c34:	99 27       	st.w	r12[0x8],r7
80009c36:	30 08       	mov	r8,0
80009c38:	99 38       	st.w	r12[0xc],r8
80009c3a:	99 48       	st.w	r12[0x10],r8
80009c3c:	d8 22       	popm	r4-r7,pc
80009c3e:	d7 03       	nop

80009c40 <__d2b>:
80009c40:	d4 31       	pushm	r0-r7,lr
80009c42:	20 2d       	sub	sp,8
80009c44:	16 93       	mov	r3,r11
80009c46:	12 96       	mov	r6,r9
80009c48:	10 95       	mov	r5,r8
80009c4a:	14 92       	mov	r2,r10
80009c4c:	30 1b       	mov	r11,1
80009c4e:	cc 1f       	rcall	80009bd0 <_Balloc>
80009c50:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80009c54:	50 09       	stdsp	sp[0x0],r9
80009c56:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80009c5a:	18 94       	mov	r4,r12
80009c5c:	f0 01 16 14 	lsr	r1,r8,0x14
80009c60:	c0 30       	breq	80009c66 <__d2b+0x26>
80009c62:	b5 a9       	sbr	r9,0x14
80009c64:	50 09       	stdsp	sp[0x0],r9
80009c66:	58 02       	cp.w	r2,0
80009c68:	c1 d0       	breq	80009ca2 <__d2b+0x62>
80009c6a:	fa cc ff f8 	sub	r12,sp,-8
80009c6e:	18 d2       	st.w	--r12,r2
80009c70:	c3 5f       	rcall	80009ada <__lo0bits>
80009c72:	40 18       	lddsp	r8,sp[0x4]
80009c74:	c0 d0       	breq	80009c8e <__d2b+0x4e>
80009c76:	40 09       	lddsp	r9,sp[0x0]
80009c78:	f8 0a 11 20 	rsub	r10,r12,32
80009c7c:	f2 0a 09 4a 	lsl	r10,r9,r10
80009c80:	f5 e8 10 08 	or	r8,r10,r8
80009c84:	89 58       	st.w	r4[0x14],r8
80009c86:	f2 0c 0a 49 	lsr	r9,r9,r12
80009c8a:	50 09       	stdsp	sp[0x0],r9
80009c8c:	c0 28       	rjmp	80009c90 <__d2b+0x50>
80009c8e:	89 58       	st.w	r4[0x14],r8
80009c90:	40 08       	lddsp	r8,sp[0x0]
80009c92:	58 08       	cp.w	r8,0
80009c94:	f9 b3 01 02 	movne	r3,2
80009c98:	f9 b3 00 01 	moveq	r3,1
80009c9c:	89 68       	st.w	r4[0x18],r8
80009c9e:	89 43       	st.w	r4[0x10],r3
80009ca0:	c0 88       	rjmp	80009cb0 <__d2b+0x70>
80009ca2:	1a 9c       	mov	r12,sp
80009ca4:	c1 bf       	rcall	80009ada <__lo0bits>
80009ca6:	30 13       	mov	r3,1
80009ca8:	40 08       	lddsp	r8,sp[0x0]
80009caa:	2e 0c       	sub	r12,-32
80009cac:	89 43       	st.w	r4[0x10],r3
80009cae:	89 58       	st.w	r4[0x14],r8
80009cb0:	58 01       	cp.w	r1,0
80009cb2:	c0 90       	breq	80009cc4 <__d2b+0x84>
80009cb4:	e2 c1 04 33 	sub	r1,r1,1075
80009cb8:	18 01       	add	r1,r12
80009cba:	8d 01       	st.w	r6[0x0],r1
80009cbc:	f8 0c 11 35 	rsub	r12,r12,53
80009cc0:	8b 0c       	st.w	r5[0x0],r12
80009cc2:	c0 c8       	rjmp	80009cda <__d2b+0x9a>
80009cc4:	e6 c8 ff fc 	sub	r8,r3,-4
80009cc8:	f8 cc 04 32 	sub	r12,r12,1074
80009ccc:	a5 73       	lsl	r3,0x5
80009cce:	8d 0c       	st.w	r6[0x0],r12
80009cd0:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80009cd4:	cc 8e       	rcall	80009a64 <__hi0bits>
80009cd6:	18 13       	sub	r3,r12
80009cd8:	8b 03       	st.w	r5[0x0],r3
80009cda:	08 9c       	mov	r12,r4
80009cdc:	2f ed       	sub	sp,-8
80009cde:	d8 32       	popm	r0-r7,pc

80009ce0 <__mdiff>:
80009ce0:	d4 31       	pushm	r0-r7,lr
80009ce2:	74 48       	ld.w	r8,r10[0x10]
80009ce4:	76 45       	ld.w	r5,r11[0x10]
80009ce6:	16 97       	mov	r7,r11
80009ce8:	14 96       	mov	r6,r10
80009cea:	10 15       	sub	r5,r8
80009cec:	c1 31       	brne	80009d12 <__mdiff+0x32>
80009cee:	2f b8       	sub	r8,-5
80009cf0:	ee ce ff ec 	sub	lr,r7,-20
80009cf4:	a3 68       	lsl	r8,0x2
80009cf6:	f4 08 00 0b 	add	r11,r10,r8
80009cfa:	ee 08 00 08 	add	r8,r7,r8
80009cfe:	11 4a       	ld.w	r10,--r8
80009d00:	17 49       	ld.w	r9,--r11
80009d02:	12 3a       	cp.w	r10,r9
80009d04:	c0 30       	breq	80009d0a <__mdiff+0x2a>
80009d06:	c0 e2       	brcc	80009d22 <__mdiff+0x42>
80009d08:	c0 78       	rjmp	80009d16 <__mdiff+0x36>
80009d0a:	1c 38       	cp.w	r8,lr
80009d0c:	fe 9b ff f9 	brhi	80009cfe <__mdiff+0x1e>
80009d10:	c4 98       	rjmp	80009da2 <__mdiff+0xc2>
80009d12:	58 05       	cp.w	r5,0
80009d14:	c0 64       	brge	80009d20 <__mdiff+0x40>
80009d16:	0e 98       	mov	r8,r7
80009d18:	30 15       	mov	r5,1
80009d1a:	0c 97       	mov	r7,r6
80009d1c:	10 96       	mov	r6,r8
80009d1e:	c0 28       	rjmp	80009d22 <__mdiff+0x42>
80009d20:	30 05       	mov	r5,0
80009d22:	6e 1b       	ld.w	r11,r7[0x4]
80009d24:	c5 6f       	rcall	80009bd0 <_Balloc>
80009d26:	6e 49       	ld.w	r9,r7[0x10]
80009d28:	6c 44       	ld.w	r4,r6[0x10]
80009d2a:	99 35       	st.w	r12[0xc],r5
80009d2c:	2f b4       	sub	r4,-5
80009d2e:	f2 c5 ff fb 	sub	r5,r9,-5
80009d32:	ec 04 00 24 	add	r4,r6,r4<<0x2
80009d36:	ee 05 00 25 	add	r5,r7,r5<<0x2
80009d3a:	2e c6       	sub	r6,-20
80009d3c:	2e c7       	sub	r7,-20
80009d3e:	f8 c8 ff ec 	sub	r8,r12,-20
80009d42:	30 0a       	mov	r10,0
80009d44:	0f 0e       	ld.w	lr,r7++
80009d46:	0d 0b       	ld.w	r11,r6++
80009d48:	fc 02 16 10 	lsr	r2,lr,0x10
80009d4c:	f6 03 16 10 	lsr	r3,r11,0x10
80009d50:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009d54:	e4 03 01 03 	sub	r3,r2,r3
80009d58:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009d5c:	fc 0b 01 0b 	sub	r11,lr,r11
80009d60:	f6 0a 00 0a 	add	r10,r11,r10
80009d64:	b0 1a       	st.h	r8[0x2],r10
80009d66:	b1 4a       	asr	r10,0x10
80009d68:	e6 0a 00 0a 	add	r10,r3,r10
80009d6c:	b0 0a       	st.h	r8[0x0],r10
80009d6e:	2f c8       	sub	r8,-4
80009d70:	b1 4a       	asr	r10,0x10
80009d72:	08 36       	cp.w	r6,r4
80009d74:	ce 83       	brcs	80009d44 <__mdiff+0x64>
80009d76:	c0 d8       	rjmp	80009d90 <__mdiff+0xb0>
80009d78:	0f 0b       	ld.w	r11,r7++
80009d7a:	f6 0e 16 10 	lsr	lr,r11,0x10
80009d7e:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009d82:	16 0a       	add	r10,r11
80009d84:	b0 1a       	st.h	r8[0x2],r10
80009d86:	b1 4a       	asr	r10,0x10
80009d88:	1c 0a       	add	r10,lr
80009d8a:	b0 0a       	st.h	r8[0x0],r10
80009d8c:	2f c8       	sub	r8,-4
80009d8e:	b1 4a       	asr	r10,0x10
80009d90:	0a 37       	cp.w	r7,r5
80009d92:	cf 33       	brcs	80009d78 <__mdiff+0x98>
80009d94:	c0 28       	rjmp	80009d98 <__mdiff+0xb8>
80009d96:	20 19       	sub	r9,1
80009d98:	11 4a       	ld.w	r10,--r8
80009d9a:	58 0a       	cp.w	r10,0
80009d9c:	cf d0       	breq	80009d96 <__mdiff+0xb6>
80009d9e:	99 49       	st.w	r12[0x10],r9
80009da0:	d8 32       	popm	r0-r7,pc
80009da2:	30 0b       	mov	r11,0
80009da4:	c1 6f       	rcall	80009bd0 <_Balloc>
80009da6:	30 18       	mov	r8,1
80009da8:	99 48       	st.w	r12[0x10],r8
80009daa:	30 08       	mov	r8,0
80009dac:	99 58       	st.w	r12[0x14],r8
80009dae:	d8 32       	popm	r0-r7,pc

80009db0 <__lshift>:
80009db0:	d4 31       	pushm	r0-r7,lr
80009db2:	16 97       	mov	r7,r11
80009db4:	76 46       	ld.w	r6,r11[0x10]
80009db6:	f4 02 14 05 	asr	r2,r10,0x5
80009dba:	2f f6       	sub	r6,-1
80009dbc:	14 93       	mov	r3,r10
80009dbe:	18 94       	mov	r4,r12
80009dc0:	04 06       	add	r6,r2
80009dc2:	76 1b       	ld.w	r11,r11[0x4]
80009dc4:	6e 28       	ld.w	r8,r7[0x8]
80009dc6:	c0 38       	rjmp	80009dcc <__lshift+0x1c>
80009dc8:	2f fb       	sub	r11,-1
80009dca:	a1 78       	lsl	r8,0x1
80009dcc:	10 36       	cp.w	r6,r8
80009dce:	fe 99 ff fd 	brgt	80009dc8 <__lshift+0x18>
80009dd2:	08 9c       	mov	r12,r4
80009dd4:	cf ee       	rcall	80009bd0 <_Balloc>
80009dd6:	30 09       	mov	r9,0
80009dd8:	18 95       	mov	r5,r12
80009dda:	f8 c8 ff ec 	sub	r8,r12,-20
80009dde:	12 9a       	mov	r10,r9
80009de0:	c0 38       	rjmp	80009de6 <__lshift+0x36>
80009de2:	10 aa       	st.w	r8++,r10
80009de4:	2f f9       	sub	r9,-1
80009de6:	04 39       	cp.w	r9,r2
80009de8:	cf d5       	brlt	80009de2 <__lshift+0x32>
80009dea:	6e 4b       	ld.w	r11,r7[0x10]
80009dec:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80009df0:	2f bb       	sub	r11,-5
80009df2:	ee c9 ff ec 	sub	r9,r7,-20
80009df6:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80009dfa:	58 03       	cp.w	r3,0
80009dfc:	c1 30       	breq	80009e22 <__lshift+0x72>
80009dfe:	e6 0c 11 20 	rsub	r12,r3,32
80009e02:	30 0a       	mov	r10,0
80009e04:	72 02       	ld.w	r2,r9[0x0]
80009e06:	e4 03 09 42 	lsl	r2,r2,r3
80009e0a:	04 4a       	or	r10,r2
80009e0c:	10 aa       	st.w	r8++,r10
80009e0e:	13 0a       	ld.w	r10,r9++
80009e10:	f4 0c 0a 4a 	lsr	r10,r10,r12
80009e14:	16 39       	cp.w	r9,r11
80009e16:	cf 73       	brcs	80009e04 <__lshift+0x54>
80009e18:	91 0a       	st.w	r8[0x0],r10
80009e1a:	58 0a       	cp.w	r10,0
80009e1c:	c0 70       	breq	80009e2a <__lshift+0x7a>
80009e1e:	2f f6       	sub	r6,-1
80009e20:	c0 58       	rjmp	80009e2a <__lshift+0x7a>
80009e22:	13 0a       	ld.w	r10,r9++
80009e24:	10 aa       	st.w	r8++,r10
80009e26:	16 39       	cp.w	r9,r11
80009e28:	cf d3       	brcs	80009e22 <__lshift+0x72>
80009e2a:	08 9c       	mov	r12,r4
80009e2c:	20 16       	sub	r6,1
80009e2e:	0e 9b       	mov	r11,r7
80009e30:	8b 46       	st.w	r5[0x10],r6
80009e32:	cb 5e       	rcall	80009b9c <_Bfree>
80009e34:	0a 9c       	mov	r12,r5
80009e36:	d8 32       	popm	r0-r7,pc

80009e38 <__multiply>:
80009e38:	d4 31       	pushm	r0-r7,lr
80009e3a:	20 2d       	sub	sp,8
80009e3c:	16 96       	mov	r6,r11
80009e3e:	14 95       	mov	r5,r10
80009e40:	76 49       	ld.w	r9,r11[0x10]
80009e42:	74 48       	ld.w	r8,r10[0x10]
80009e44:	10 39       	cp.w	r9,r8
80009e46:	c0 34       	brge	80009e4c <__multiply+0x14>
80009e48:	14 96       	mov	r6,r10
80009e4a:	16 95       	mov	r5,r11
80009e4c:	6c 1b       	ld.w	r11,r6[0x4]
80009e4e:	6c 28       	ld.w	r8,r6[0x8]
80009e50:	f6 c9 ff ff 	sub	r9,r11,-1
80009e54:	6c 43       	ld.w	r3,r6[0x10]
80009e56:	6a 42       	ld.w	r2,r5[0x10]
80009e58:	e4 03 00 07 	add	r7,r2,r3
80009e5c:	10 37       	cp.w	r7,r8
80009e5e:	f2 0b 17 90 	movgt	r11,r9
80009e62:	cb 7e       	rcall	80009bd0 <_Balloc>
80009e64:	ee c4 ff fb 	sub	r4,r7,-5
80009e68:	f8 c9 ff ec 	sub	r9,r12,-20
80009e6c:	f8 04 00 24 	add	r4,r12,r4<<0x2
80009e70:	30 0a       	mov	r10,0
80009e72:	12 98       	mov	r8,r9
80009e74:	c0 28       	rjmp	80009e78 <__multiply+0x40>
80009e76:	10 aa       	st.w	r8++,r10
80009e78:	08 38       	cp.w	r8,r4
80009e7a:	cf e3       	brcs	80009e76 <__multiply+0x3e>
80009e7c:	2f b3       	sub	r3,-5
80009e7e:	2f b2       	sub	r2,-5
80009e80:	ec 03 00 23 	add	r3,r6,r3<<0x2
80009e84:	ea 02 00 22 	add	r2,r5,r2<<0x2
80009e88:	ec cb ff ec 	sub	r11,r6,-20
80009e8c:	50 12       	stdsp	sp[0x4],r2
80009e8e:	ea ca ff ec 	sub	r10,r5,-20
80009e92:	c4 48       	rjmp	80009f1a <__multiply+0xe2>
80009e94:	94 95       	ld.uh	r5,r10[0x2]
80009e96:	58 05       	cp.w	r5,0
80009e98:	c2 00       	breq	80009ed8 <__multiply+0xa0>
80009e9a:	12 98       	mov	r8,r9
80009e9c:	16 96       	mov	r6,r11
80009e9e:	30 0e       	mov	lr,0
80009ea0:	50 09       	stdsp	sp[0x0],r9
80009ea2:	0d 02       	ld.w	r2,r6++
80009ea4:	e4 00 16 10 	lsr	r0,r2,0x10
80009ea8:	70 01       	ld.w	r1,r8[0x0]
80009eaa:	70 09       	ld.w	r9,r8[0x0]
80009eac:	b1 81       	lsr	r1,0x10
80009eae:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80009eb2:	e0 05 03 41 	mac	r1,r0,r5
80009eb6:	ab 32       	mul	r2,r5
80009eb8:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80009ebc:	00 02       	add	r2,r0
80009ebe:	e4 0e 00 0e 	add	lr,r2,lr
80009ec2:	b0 1e       	st.h	r8[0x2],lr
80009ec4:	b1 8e       	lsr	lr,0x10
80009ec6:	1c 01       	add	r1,lr
80009ec8:	b0 01       	st.h	r8[0x0],r1
80009eca:	e2 0e 16 10 	lsr	lr,r1,0x10
80009ece:	2f c8       	sub	r8,-4
80009ed0:	06 36       	cp.w	r6,r3
80009ed2:	ce 83       	brcs	80009ea2 <__multiply+0x6a>
80009ed4:	40 09       	lddsp	r9,sp[0x0]
80009ed6:	91 0e       	st.w	r8[0x0],lr
80009ed8:	94 86       	ld.uh	r6,r10[0x0]
80009eda:	58 06       	cp.w	r6,0
80009edc:	c1 d0       	breq	80009f16 <__multiply+0xde>
80009ede:	72 02       	ld.w	r2,r9[0x0]
80009ee0:	12 98       	mov	r8,r9
80009ee2:	16 9e       	mov	lr,r11
80009ee4:	30 05       	mov	r5,0
80009ee6:	b0 12       	st.h	r8[0x2],r2
80009ee8:	1d 01       	ld.w	r1,lr++
80009eea:	90 82       	ld.uh	r2,r8[0x0]
80009eec:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80009ef0:	ad 30       	mul	r0,r6
80009ef2:	e0 02 00 02 	add	r2,r0,r2
80009ef6:	e4 05 00 05 	add	r5,r2,r5
80009efa:	b0 05       	st.h	r8[0x0],r5
80009efc:	b1 85       	lsr	r5,0x10
80009efe:	b1 81       	lsr	r1,0x10
80009f00:	2f c8       	sub	r8,-4
80009f02:	ad 31       	mul	r1,r6
80009f04:	90 92       	ld.uh	r2,r8[0x2]
80009f06:	e2 02 00 02 	add	r2,r1,r2
80009f0a:	0a 02       	add	r2,r5
80009f0c:	e4 05 16 10 	lsr	r5,r2,0x10
80009f10:	06 3e       	cp.w	lr,r3
80009f12:	ce a3       	brcs	80009ee6 <__multiply+0xae>
80009f14:	91 02       	st.w	r8[0x0],r2
80009f16:	2f ca       	sub	r10,-4
80009f18:	2f c9       	sub	r9,-4
80009f1a:	40 18       	lddsp	r8,sp[0x4]
80009f1c:	10 3a       	cp.w	r10,r8
80009f1e:	cb b3       	brcs	80009e94 <__multiply+0x5c>
80009f20:	c0 28       	rjmp	80009f24 <__multiply+0xec>
80009f22:	20 17       	sub	r7,1
80009f24:	58 07       	cp.w	r7,0
80009f26:	e0 8a 00 05 	brle	80009f30 <__multiply+0xf8>
80009f2a:	09 48       	ld.w	r8,--r4
80009f2c:	58 08       	cp.w	r8,0
80009f2e:	cf a0       	breq	80009f22 <__multiply+0xea>
80009f30:	99 47       	st.w	r12[0x10],r7
80009f32:	2f ed       	sub	sp,-8
80009f34:	d8 32       	popm	r0-r7,pc
80009f36:	d7 03       	nop

80009f38 <__i2b>:
80009f38:	d4 21       	pushm	r4-r7,lr
80009f3a:	16 97       	mov	r7,r11
80009f3c:	30 1b       	mov	r11,1
80009f3e:	c4 9e       	rcall	80009bd0 <_Balloc>
80009f40:	30 19       	mov	r9,1
80009f42:	99 57       	st.w	r12[0x14],r7
80009f44:	99 49       	st.w	r12[0x10],r9
80009f46:	d8 22       	popm	r4-r7,pc

80009f48 <__multadd>:
80009f48:	d4 31       	pushm	r0-r7,lr
80009f4a:	30 08       	mov	r8,0
80009f4c:	12 95       	mov	r5,r9
80009f4e:	16 97       	mov	r7,r11
80009f50:	18 96       	mov	r6,r12
80009f52:	76 44       	ld.w	r4,r11[0x10]
80009f54:	f6 c9 ff ec 	sub	r9,r11,-20
80009f58:	72 0b       	ld.w	r11,r9[0x0]
80009f5a:	f6 0c 16 10 	lsr	r12,r11,0x10
80009f5e:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009f62:	f4 0c 02 4c 	mul	r12,r10,r12
80009f66:	f4 0b 03 45 	mac	r5,r10,r11
80009f6a:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80009f6e:	b1 85       	lsr	r5,0x10
80009f70:	18 05       	add	r5,r12
80009f72:	ea 0c 15 10 	lsl	r12,r5,0x10
80009f76:	f8 0b 00 0b 	add	r11,r12,r11
80009f7a:	12 ab       	st.w	r9++,r11
80009f7c:	2f f8       	sub	r8,-1
80009f7e:	b1 85       	lsr	r5,0x10
80009f80:	08 38       	cp.w	r8,r4
80009f82:	ce b5       	brlt	80009f58 <__multadd+0x10>
80009f84:	58 05       	cp.w	r5,0
80009f86:	c1 c0       	breq	80009fbe <__multadd+0x76>
80009f88:	6e 28       	ld.w	r8,r7[0x8]
80009f8a:	10 34       	cp.w	r4,r8
80009f8c:	c1 35       	brlt	80009fb2 <__multadd+0x6a>
80009f8e:	6e 1b       	ld.w	r11,r7[0x4]
80009f90:	0c 9c       	mov	r12,r6
80009f92:	2f fb       	sub	r11,-1
80009f94:	c1 ee       	rcall	80009bd0 <_Balloc>
80009f96:	6e 4a       	ld.w	r10,r7[0x10]
80009f98:	ee cb ff f4 	sub	r11,r7,-12
80009f9c:	18 93       	mov	r3,r12
80009f9e:	2f ea       	sub	r10,-2
80009fa0:	2f 4c       	sub	r12,-12
80009fa2:	a3 6a       	lsl	r10,0x2
80009fa4:	fe b0 de f6 	rcall	80005d90 <memcpy>
80009fa8:	0e 9b       	mov	r11,r7
80009faa:	0c 9c       	mov	r12,r6
80009fac:	fe b0 fd f8 	rcall	80009b9c <_Bfree>
80009fb0:	06 97       	mov	r7,r3
80009fb2:	e8 c8 ff ff 	sub	r8,r4,-1
80009fb6:	2f b4       	sub	r4,-5
80009fb8:	8f 48       	st.w	r7[0x10],r8
80009fba:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80009fbe:	0e 9c       	mov	r12,r7
80009fc0:	d8 32       	popm	r0-r7,pc
80009fc2:	d7 03       	nop

80009fc4 <__pow5mult>:
80009fc4:	d4 31       	pushm	r0-r7,lr
80009fc6:	14 96       	mov	r6,r10
80009fc8:	18 97       	mov	r7,r12
80009fca:	16 94       	mov	r4,r11
80009fcc:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80009fd0:	c0 90       	breq	80009fe2 <__pow5mult+0x1e>
80009fd2:	20 18       	sub	r8,1
80009fd4:	fe c9 e4 38 	sub	r9,pc,-7112
80009fd8:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80009fdc:	30 09       	mov	r9,0
80009fde:	cb 5f       	rcall	80009f48 <__multadd>
80009fe0:	18 94       	mov	r4,r12
80009fe2:	a3 46       	asr	r6,0x2
80009fe4:	c3 40       	breq	8000a04c <__pow5mult+0x88>
80009fe6:	6e 95       	ld.w	r5,r7[0x24]
80009fe8:	58 05       	cp.w	r5,0
80009fea:	c0 91       	brne	80009ffc <__pow5mult+0x38>
80009fec:	31 0c       	mov	r12,16
80009fee:	fe b0 dc b5 	rcall	80005958 <malloc>
80009ff2:	99 35       	st.w	r12[0xc],r5
80009ff4:	8f 9c       	st.w	r7[0x24],r12
80009ff6:	99 15       	st.w	r12[0x4],r5
80009ff8:	99 25       	st.w	r12[0x8],r5
80009ffa:	99 05       	st.w	r12[0x0],r5
80009ffc:	6e 93       	ld.w	r3,r7[0x24]
80009ffe:	66 25       	ld.w	r5,r3[0x8]
8000a000:	58 05       	cp.w	r5,0
8000a002:	c0 c1       	brne	8000a01a <__pow5mult+0x56>
8000a004:	e0 6b 02 71 	mov	r11,625
8000a008:	0e 9c       	mov	r12,r7
8000a00a:	c9 7f       	rcall	80009f38 <__i2b>
8000a00c:	87 2c       	st.w	r3[0x8],r12
8000a00e:	30 08       	mov	r8,0
8000a010:	18 95       	mov	r5,r12
8000a012:	99 08       	st.w	r12[0x0],r8
8000a014:	c0 38       	rjmp	8000a01a <__pow5mult+0x56>
8000a016:	06 9c       	mov	r12,r3
8000a018:	18 95       	mov	r5,r12
8000a01a:	ed b6 00 00 	bld	r6,0x0
8000a01e:	c0 b1       	brne	8000a034 <__pow5mult+0x70>
8000a020:	08 9b       	mov	r11,r4
8000a022:	0a 9a       	mov	r10,r5
8000a024:	0e 9c       	mov	r12,r7
8000a026:	c0 9f       	rcall	80009e38 <__multiply>
8000a028:	08 9b       	mov	r11,r4
8000a02a:	18 93       	mov	r3,r12
8000a02c:	0e 9c       	mov	r12,r7
8000a02e:	06 94       	mov	r4,r3
8000a030:	fe b0 fd b6 	rcall	80009b9c <_Bfree>
8000a034:	a1 56       	asr	r6,0x1
8000a036:	c0 b0       	breq	8000a04c <__pow5mult+0x88>
8000a038:	6a 03       	ld.w	r3,r5[0x0]
8000a03a:	58 03       	cp.w	r3,0
8000a03c:	ce d1       	brne	8000a016 <__pow5mult+0x52>
8000a03e:	0a 9a       	mov	r10,r5
8000a040:	0a 9b       	mov	r11,r5
8000a042:	0e 9c       	mov	r12,r7
8000a044:	cf ae       	rcall	80009e38 <__multiply>
8000a046:	8b 0c       	st.w	r5[0x0],r12
8000a048:	99 03       	st.w	r12[0x0],r3
8000a04a:	ce 7b       	rjmp	8000a018 <__pow5mult+0x54>
8000a04c:	08 9c       	mov	r12,r4
8000a04e:	d8 32       	popm	r0-r7,pc

8000a050 <_realloc_r>:
8000a050:	d4 31       	pushm	r0-r7,lr
8000a052:	20 1d       	sub	sp,4
8000a054:	16 94       	mov	r4,r11
8000a056:	18 92       	mov	r2,r12
8000a058:	14 9b       	mov	r11,r10
8000a05a:	58 04       	cp.w	r4,0
8000a05c:	c0 51       	brne	8000a066 <_realloc_r+0x16>
8000a05e:	fe b0 dc 85 	rcall	80005968 <_malloc_r>
8000a062:	18 95       	mov	r5,r12
8000a064:	c5 39       	rjmp	8000a30a <_realloc_r+0x2ba>
8000a066:	50 0a       	stdsp	sp[0x0],r10
8000a068:	fe b0 df 3f 	rcall	80005ee6 <__malloc_lock>
8000a06c:	40 0b       	lddsp	r11,sp[0x0]
8000a06e:	f6 c8 ff f5 	sub	r8,r11,-11
8000a072:	e8 c1 00 08 	sub	r1,r4,8
8000a076:	10 96       	mov	r6,r8
8000a078:	62 1c       	ld.w	r12,r1[0x4]
8000a07a:	e0 16 ff f8 	andl	r6,0xfff8
8000a07e:	59 68       	cp.w	r8,22
8000a080:	f9 b6 08 10 	movls	r6,16
8000a084:	16 36       	cp.w	r6,r11
8000a086:	5f 38       	srlo	r8
8000a088:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000a08c:	c0 50       	breq	8000a096 <_realloc_r+0x46>
8000a08e:	30 c8       	mov	r8,12
8000a090:	30 05       	mov	r5,0
8000a092:	85 38       	st.w	r2[0xc],r8
8000a094:	c3 b9       	rjmp	8000a30a <_realloc_r+0x2ba>
8000a096:	18 90       	mov	r0,r12
8000a098:	e0 10 ff fc 	andl	r0,0xfffc
8000a09c:	0c 30       	cp.w	r0,r6
8000a09e:	e0 84 01 0b 	brge	8000a2b4 <_realloc_r+0x264>
8000a0a2:	e0 68 00 f0 	mov	r8,240
8000a0a6:	e2 00 00 09 	add	r9,r1,r0
8000a0aa:	70 25       	ld.w	r5,r8[0x8]
8000a0ac:	0a 39       	cp.w	r9,r5
8000a0ae:	c0 90       	breq	8000a0c0 <_realloc_r+0x70>
8000a0b0:	72 1a       	ld.w	r10,r9[0x4]
8000a0b2:	a1 ca       	cbr	r10,0x0
8000a0b4:	f2 0a 00 0a 	add	r10,r9,r10
8000a0b8:	74 1a       	ld.w	r10,r10[0x4]
8000a0ba:	ed ba 00 00 	bld	r10,0x0
8000a0be:	c2 20       	breq	8000a102 <_realloc_r+0xb2>
8000a0c0:	72 1a       	ld.w	r10,r9[0x4]
8000a0c2:	e0 1a ff fc 	andl	r10,0xfffc
8000a0c6:	f4 00 00 03 	add	r3,r10,r0
8000a0ca:	0a 39       	cp.w	r9,r5
8000a0cc:	c1 31       	brne	8000a0f2 <_realloc_r+0xa2>
8000a0ce:	ec c7 ff f0 	sub	r7,r6,-16
8000a0d2:	0e 33       	cp.w	r3,r7
8000a0d4:	c1 95       	brlt	8000a106 <_realloc_r+0xb6>
8000a0d6:	e2 06 00 09 	add	r9,r1,r6
8000a0da:	0c 13       	sub	r3,r6
8000a0dc:	a1 a3       	sbr	r3,0x0
8000a0de:	93 13       	st.w	r9[0x4],r3
8000a0e0:	91 29       	st.w	r8[0x8],r9
8000a0e2:	04 9c       	mov	r12,r2
8000a0e4:	62 18       	ld.w	r8,r1[0x4]
8000a0e6:	08 95       	mov	r5,r4
8000a0e8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a0ec:	10 46       	or	r6,r8
8000a0ee:	83 16       	st.w	r1[0x4],r6
8000a0f0:	c0 b9       	rjmp	8000a306 <_realloc_r+0x2b6>
8000a0f2:	0c 33       	cp.w	r3,r6
8000a0f4:	c0 95       	brlt	8000a106 <_realloc_r+0xb6>
8000a0f6:	72 28       	ld.w	r8,r9[0x8]
8000a0f8:	02 97       	mov	r7,r1
8000a0fa:	72 39       	ld.w	r9,r9[0xc]
8000a0fc:	93 28       	st.w	r9[0x8],r8
8000a0fe:	91 39       	st.w	r8[0xc],r9
8000a100:	cd c8       	rjmp	8000a2b8 <_realloc_r+0x268>
8000a102:	30 0a       	mov	r10,0
8000a104:	14 99       	mov	r9,r10
8000a106:	ed bc 00 00 	bld	r12,0x0
8000a10a:	e0 80 00 95 	breq	8000a234 <_realloc_r+0x1e4>
8000a10e:	62 07       	ld.w	r7,r1[0x0]
8000a110:	e2 07 01 07 	sub	r7,r1,r7
8000a114:	6e 1c       	ld.w	r12,r7[0x4]
8000a116:	e0 1c ff fc 	andl	r12,0xfffc
8000a11a:	58 09       	cp.w	r9,0
8000a11c:	c5 60       	breq	8000a1c8 <_realloc_r+0x178>
8000a11e:	f8 00 00 03 	add	r3,r12,r0
8000a122:	0a 39       	cp.w	r9,r5
8000a124:	c4 81       	brne	8000a1b4 <_realloc_r+0x164>
8000a126:	14 03       	add	r3,r10
8000a128:	ec c9 ff f0 	sub	r9,r6,-16
8000a12c:	12 33       	cp.w	r3,r9
8000a12e:	c4 d5       	brlt	8000a1c8 <_realloc_r+0x178>
8000a130:	6e 3a       	ld.w	r10,r7[0xc]
8000a132:	6e 29       	ld.w	r9,r7[0x8]
8000a134:	95 29       	st.w	r10[0x8],r9
8000a136:	93 3a       	st.w	r9[0xc],r10
8000a138:	ee c5 ff f8 	sub	r5,r7,-8
8000a13c:	e0 ca 00 04 	sub	r10,r0,4
8000a140:	e0 4a 00 24 	cp.w	r10,36
8000a144:	e0 8b 00 25 	brhi	8000a18e <_realloc_r+0x13e>
8000a148:	0a 99       	mov	r9,r5
8000a14a:	59 3a       	cp.w	r10,19
8000a14c:	e0 88 00 1a 	brls	8000a180 <_realloc_r+0x130>
8000a150:	09 09       	ld.w	r9,r4++
8000a152:	8b 09       	st.w	r5[0x0],r9
8000a154:	09 09       	ld.w	r9,r4++
8000a156:	8f 39       	st.w	r7[0xc],r9
8000a158:	ee c9 ff f0 	sub	r9,r7,-16
8000a15c:	59 ba       	cp.w	r10,27
8000a15e:	e0 88 00 11 	brls	8000a180 <_realloc_r+0x130>
8000a162:	09 0b       	ld.w	r11,r4++
8000a164:	93 0b       	st.w	r9[0x0],r11
8000a166:	09 09       	ld.w	r9,r4++
8000a168:	8f 59       	st.w	r7[0x14],r9
8000a16a:	ee c9 ff e8 	sub	r9,r7,-24
8000a16e:	e0 4a 00 24 	cp.w	r10,36
8000a172:	c0 71       	brne	8000a180 <_realloc_r+0x130>
8000a174:	09 0a       	ld.w	r10,r4++
8000a176:	93 0a       	st.w	r9[0x0],r10
8000a178:	ee c9 ff e0 	sub	r9,r7,-32
8000a17c:	09 0a       	ld.w	r10,r4++
8000a17e:	8f 7a       	st.w	r7[0x1c],r10
8000a180:	09 0a       	ld.w	r10,r4++
8000a182:	12 aa       	st.w	r9++,r10
8000a184:	68 0a       	ld.w	r10,r4[0x0]
8000a186:	93 0a       	st.w	r9[0x0],r10
8000a188:	68 1a       	ld.w	r10,r4[0x4]
8000a18a:	93 1a       	st.w	r9[0x4],r10
8000a18c:	c0 78       	rjmp	8000a19a <_realloc_r+0x14a>
8000a18e:	50 08       	stdsp	sp[0x0],r8
8000a190:	08 9b       	mov	r11,r4
8000a192:	0a 9c       	mov	r12,r5
8000a194:	fe b0 fc 49 	rcall	80009a26 <memmove>
8000a198:	40 08       	lddsp	r8,sp[0x0]
8000a19a:	ee 06 00 09 	add	r9,r7,r6
8000a19e:	0c 13       	sub	r3,r6
8000a1a0:	a1 a3       	sbr	r3,0x0
8000a1a2:	93 13       	st.w	r9[0x4],r3
8000a1a4:	91 29       	st.w	r8[0x8],r9
8000a1a6:	04 9c       	mov	r12,r2
8000a1a8:	6e 18       	ld.w	r8,r7[0x4]
8000a1aa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a1ae:	10 46       	or	r6,r8
8000a1b0:	8f 16       	st.w	r7[0x4],r6
8000a1b2:	ca a8       	rjmp	8000a306 <_realloc_r+0x2b6>
8000a1b4:	14 03       	add	r3,r10
8000a1b6:	0c 33       	cp.w	r3,r6
8000a1b8:	c0 85       	brlt	8000a1c8 <_realloc_r+0x178>
8000a1ba:	72 28       	ld.w	r8,r9[0x8]
8000a1bc:	72 39       	ld.w	r9,r9[0xc]
8000a1be:	93 28       	st.w	r9[0x8],r8
8000a1c0:	91 39       	st.w	r8[0xc],r9
8000a1c2:	6e 28       	ld.w	r8,r7[0x8]
8000a1c4:	6e 39       	ld.w	r9,r7[0xc]
8000a1c6:	c0 78       	rjmp	8000a1d4 <_realloc_r+0x184>
8000a1c8:	f8 00 00 03 	add	r3,r12,r0
8000a1cc:	0c 33       	cp.w	r3,r6
8000a1ce:	c3 35       	brlt	8000a234 <_realloc_r+0x1e4>
8000a1d0:	6e 39       	ld.w	r9,r7[0xc]
8000a1d2:	6e 28       	ld.w	r8,r7[0x8]
8000a1d4:	93 28       	st.w	r9[0x8],r8
8000a1d6:	91 39       	st.w	r8[0xc],r9
8000a1d8:	e0 ca 00 04 	sub	r10,r0,4
8000a1dc:	ee cc ff f8 	sub	r12,r7,-8
8000a1e0:	e0 4a 00 24 	cp.w	r10,36
8000a1e4:	e0 8b 00 24 	brhi	8000a22c <_realloc_r+0x1dc>
8000a1e8:	59 3a       	cp.w	r10,19
8000a1ea:	e0 88 00 1a 	brls	8000a21e <_realloc_r+0x1ce>
8000a1ee:	09 08       	ld.w	r8,r4++
8000a1f0:	99 08       	st.w	r12[0x0],r8
8000a1f2:	09 08       	ld.w	r8,r4++
8000a1f4:	8f 38       	st.w	r7[0xc],r8
8000a1f6:	ee cc ff f0 	sub	r12,r7,-16
8000a1fa:	59 ba       	cp.w	r10,27
8000a1fc:	e0 88 00 11 	brls	8000a21e <_realloc_r+0x1ce>
8000a200:	09 08       	ld.w	r8,r4++
8000a202:	99 08       	st.w	r12[0x0],r8
8000a204:	09 08       	ld.w	r8,r4++
8000a206:	8f 58       	st.w	r7[0x14],r8
8000a208:	ee cc ff e8 	sub	r12,r7,-24
8000a20c:	e0 4a 00 24 	cp.w	r10,36
8000a210:	c0 71       	brne	8000a21e <_realloc_r+0x1ce>
8000a212:	09 08       	ld.w	r8,r4++
8000a214:	99 08       	st.w	r12[0x0],r8
8000a216:	ee cc ff e0 	sub	r12,r7,-32
8000a21a:	09 08       	ld.w	r8,r4++
8000a21c:	8f 78       	st.w	r7[0x1c],r8
8000a21e:	09 08       	ld.w	r8,r4++
8000a220:	18 a8       	st.w	r12++,r8
8000a222:	68 08       	ld.w	r8,r4[0x0]
8000a224:	99 08       	st.w	r12[0x0],r8
8000a226:	68 18       	ld.w	r8,r4[0x4]
8000a228:	99 18       	st.w	r12[0x4],r8
8000a22a:	c4 78       	rjmp	8000a2b8 <_realloc_r+0x268>
8000a22c:	08 9b       	mov	r11,r4
8000a22e:	fe b0 fb fc 	rcall	80009a26 <memmove>
8000a232:	c4 38       	rjmp	8000a2b8 <_realloc_r+0x268>
8000a234:	04 9c       	mov	r12,r2
8000a236:	fe b0 db 99 	rcall	80005968 <_malloc_r>
8000a23a:	18 95       	mov	r5,r12
8000a23c:	c3 a0       	breq	8000a2b0 <_realloc_r+0x260>
8000a23e:	62 18       	ld.w	r8,r1[0x4]
8000a240:	f8 c9 00 08 	sub	r9,r12,8
8000a244:	a1 c8       	cbr	r8,0x0
8000a246:	e2 08 00 08 	add	r8,r1,r8
8000a24a:	10 39       	cp.w	r9,r8
8000a24c:	c0 71       	brne	8000a25a <_realloc_r+0x20a>
8000a24e:	72 13       	ld.w	r3,r9[0x4]
8000a250:	02 97       	mov	r7,r1
8000a252:	e0 13 ff fc 	andl	r3,0xfffc
8000a256:	00 03       	add	r3,r0
8000a258:	c3 08       	rjmp	8000a2b8 <_realloc_r+0x268>
8000a25a:	e0 ca 00 04 	sub	r10,r0,4
8000a25e:	e0 4a 00 24 	cp.w	r10,36
8000a262:	e0 8b 00 20 	brhi	8000a2a2 <_realloc_r+0x252>
8000a266:	08 99       	mov	r9,r4
8000a268:	18 98       	mov	r8,r12
8000a26a:	59 3a       	cp.w	r10,19
8000a26c:	e0 88 00 14 	brls	8000a294 <_realloc_r+0x244>
8000a270:	13 0b       	ld.w	r11,r9++
8000a272:	10 ab       	st.w	r8++,r11
8000a274:	13 0b       	ld.w	r11,r9++
8000a276:	10 ab       	st.w	r8++,r11
8000a278:	59 ba       	cp.w	r10,27
8000a27a:	e0 88 00 0d 	brls	8000a294 <_realloc_r+0x244>
8000a27e:	13 0b       	ld.w	r11,r9++
8000a280:	10 ab       	st.w	r8++,r11
8000a282:	13 0b       	ld.w	r11,r9++
8000a284:	10 ab       	st.w	r8++,r11
8000a286:	e0 4a 00 24 	cp.w	r10,36
8000a28a:	c0 51       	brne	8000a294 <_realloc_r+0x244>
8000a28c:	13 0a       	ld.w	r10,r9++
8000a28e:	10 aa       	st.w	r8++,r10
8000a290:	13 0a       	ld.w	r10,r9++
8000a292:	10 aa       	st.w	r8++,r10
8000a294:	13 0a       	ld.w	r10,r9++
8000a296:	10 aa       	st.w	r8++,r10
8000a298:	72 0a       	ld.w	r10,r9[0x0]
8000a29a:	91 0a       	st.w	r8[0x0],r10
8000a29c:	72 19       	ld.w	r9,r9[0x4]
8000a29e:	91 19       	st.w	r8[0x4],r9
8000a2a0:	c0 48       	rjmp	8000a2a8 <_realloc_r+0x258>
8000a2a2:	08 9b       	mov	r11,r4
8000a2a4:	fe b0 fb c1 	rcall	80009a26 <memmove>
8000a2a8:	08 9b       	mov	r11,r4
8000a2aa:	04 9c       	mov	r12,r2
8000a2ac:	fe b0 f9 20 	rcall	800094ec <_free_r>
8000a2b0:	04 9c       	mov	r12,r2
8000a2b2:	c2 a8       	rjmp	8000a306 <_realloc_r+0x2b6>
8000a2b4:	00 93       	mov	r3,r0
8000a2b6:	02 97       	mov	r7,r1
8000a2b8:	e6 06 01 09 	sub	r9,r3,r6
8000a2bc:	6e 18       	ld.w	r8,r7[0x4]
8000a2be:	58 f9       	cp.w	r9,15
8000a2c0:	e0 88 00 16 	brls	8000a2ec <_realloc_r+0x29c>
8000a2c4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a2c8:	ed e8 10 08 	or	r8,r6,r8
8000a2cc:	8f 18       	st.w	r7[0x4],r8
8000a2ce:	12 98       	mov	r8,r9
8000a2d0:	a1 a8       	sbr	r8,0x0
8000a2d2:	ee 06 00 0b 	add	r11,r7,r6
8000a2d6:	f6 09 00 09 	add	r9,r11,r9
8000a2da:	97 18       	st.w	r11[0x4],r8
8000a2dc:	72 18       	ld.w	r8,r9[0x4]
8000a2de:	a1 a8       	sbr	r8,0x0
8000a2e0:	2f 8b       	sub	r11,-8
8000a2e2:	93 18       	st.w	r9[0x4],r8
8000a2e4:	04 9c       	mov	r12,r2
8000a2e6:	fe b0 f9 03 	rcall	800094ec <_free_r>
8000a2ea:	c0 b8       	rjmp	8000a300 <_realloc_r+0x2b0>
8000a2ec:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a2f0:	e7 e8 10 08 	or	r8,r3,r8
8000a2f4:	8f 18       	st.w	r7[0x4],r8
8000a2f6:	ee 03 00 03 	add	r3,r7,r3
8000a2fa:	66 18       	ld.w	r8,r3[0x4]
8000a2fc:	a1 a8       	sbr	r8,0x0
8000a2fe:	87 18       	st.w	r3[0x4],r8
8000a300:	04 9c       	mov	r12,r2
8000a302:	ee c5 ff f8 	sub	r5,r7,-8
8000a306:	fe b0 dd f1 	rcall	80005ee8 <__malloc_unlock>
8000a30a:	0a 9c       	mov	r12,r5
8000a30c:	2f fd       	sub	sp,-4
8000a30e:	d8 32       	popm	r0-r7,pc

8000a310 <__isinfd>:
8000a310:	14 98       	mov	r8,r10
8000a312:	30 09       	mov	r9,0
8000a314:	ea 19 7f f0 	orh	r9,0x7ff0
8000a318:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a31c:	f0 0b 11 00 	rsub	r11,r8,0
8000a320:	f7 e8 10 08 	or	r8,r11,r8
8000a324:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000a328:	f2 08 01 08 	sub	r8,r9,r8
8000a32c:	f0 0c 11 00 	rsub	r12,r8,0
8000a330:	f9 e8 10 08 	or	r8,r12,r8
8000a334:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000a338:	2f fc       	sub	r12,-1
8000a33a:	5e fc       	retal	r12

8000a33c <__isnand>:
8000a33c:	14 98       	mov	r8,r10
8000a33e:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a342:	f0 0c 11 00 	rsub	r12,r8,0
8000a346:	10 4c       	or	r12,r8
8000a348:	30 08       	mov	r8,0
8000a34a:	ea 18 7f f0 	orh	r8,0x7ff0
8000a34e:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000a352:	f0 0c 01 0c 	sub	r12,r8,r12
8000a356:	bf 9c       	lsr	r12,0x1f
8000a358:	5e fc       	retal	r12
8000a35a:	d7 03       	nop

8000a35c <__sclose>:
8000a35c:	d4 01       	pushm	lr
8000a35e:	96 7b       	ld.sh	r11,r11[0xe]
8000a360:	c7 6c       	rcall	8000a44c <_close_r>
8000a362:	d8 02       	popm	pc

8000a364 <__sseek>:
8000a364:	d4 21       	pushm	r4-r7,lr
8000a366:	16 97       	mov	r7,r11
8000a368:	96 7b       	ld.sh	r11,r11[0xe]
8000a36a:	cf 7c       	rcall	8000a558 <_lseek_r>
8000a36c:	8e 68       	ld.sh	r8,r7[0xc]
8000a36e:	5b fc       	cp.w	r12,-1
8000a370:	c0 41       	brne	8000a378 <__sseek+0x14>
8000a372:	ad c8       	cbr	r8,0xc
8000a374:	ae 68       	st.h	r7[0xc],r8
8000a376:	d8 22       	popm	r4-r7,pc
8000a378:	ad a8       	sbr	r8,0xc
8000a37a:	ef 4c 00 54 	st.w	r7[84],r12
8000a37e:	ae 68       	st.h	r7[0xc],r8
8000a380:	d8 22       	popm	r4-r7,pc
8000a382:	d7 03       	nop

8000a384 <__swrite>:
8000a384:	d4 21       	pushm	r4-r7,lr
8000a386:	96 68       	ld.sh	r8,r11[0xc]
8000a388:	16 97       	mov	r7,r11
8000a38a:	14 95       	mov	r5,r10
8000a38c:	12 94       	mov	r4,r9
8000a38e:	e2 18 01 00 	andl	r8,0x100,COH
8000a392:	18 96       	mov	r6,r12
8000a394:	c0 50       	breq	8000a39e <__swrite+0x1a>
8000a396:	30 29       	mov	r9,2
8000a398:	30 0a       	mov	r10,0
8000a39a:	96 7b       	ld.sh	r11,r11[0xe]
8000a39c:	cd ec       	rcall	8000a558 <_lseek_r>
8000a39e:	8e 68       	ld.sh	r8,r7[0xc]
8000a3a0:	ad c8       	cbr	r8,0xc
8000a3a2:	08 99       	mov	r9,r4
8000a3a4:	0a 9a       	mov	r10,r5
8000a3a6:	8e 7b       	ld.sh	r11,r7[0xe]
8000a3a8:	0c 9c       	mov	r12,r6
8000a3aa:	ae 68       	st.h	r7[0xc],r8
8000a3ac:	c1 0c       	rcall	8000a3cc <_write_r>
8000a3ae:	d8 22       	popm	r4-r7,pc

8000a3b0 <__sread>:
8000a3b0:	d4 21       	pushm	r4-r7,lr
8000a3b2:	16 97       	mov	r7,r11
8000a3b4:	96 7b       	ld.sh	r11,r11[0xe]
8000a3b6:	ce 5c       	rcall	8000a580 <_read_r>
8000a3b8:	c0 65       	brlt	8000a3c4 <__sread+0x14>
8000a3ba:	6f 58       	ld.w	r8,r7[0x54]
8000a3bc:	18 08       	add	r8,r12
8000a3be:	ef 48 00 54 	st.w	r7[84],r8
8000a3c2:	d8 22       	popm	r4-r7,pc
8000a3c4:	8e 68       	ld.sh	r8,r7[0xc]
8000a3c6:	ad c8       	cbr	r8,0xc
8000a3c8:	ae 68       	st.h	r7[0xc],r8
8000a3ca:	d8 22       	popm	r4-r7,pc

8000a3cc <_write_r>:
8000a3cc:	d4 21       	pushm	r4-r7,lr
8000a3ce:	16 98       	mov	r8,r11
8000a3d0:	18 97       	mov	r7,r12
8000a3d2:	10 9c       	mov	r12,r8
8000a3d4:	30 08       	mov	r8,0
8000a3d6:	14 9b       	mov	r11,r10
8000a3d8:	e0 66 10 38 	mov	r6,4152
8000a3dc:	12 9a       	mov	r10,r9
8000a3de:	8d 08       	st.w	r6[0x0],r8
8000a3e0:	fe b0 de 8e 	rcall	800060fc <_write>
8000a3e4:	5b fc       	cp.w	r12,-1
8000a3e6:	c0 51       	brne	8000a3f0 <_write_r+0x24>
8000a3e8:	6c 08       	ld.w	r8,r6[0x0]
8000a3ea:	58 08       	cp.w	r8,0
8000a3ec:	c0 20       	breq	8000a3f0 <_write_r+0x24>
8000a3ee:	8f 38       	st.w	r7[0xc],r8
8000a3f0:	d8 22       	popm	r4-r7,pc
8000a3f2:	d7 03       	nop

8000a3f4 <_calloc_r>:
8000a3f4:	d4 21       	pushm	r4-r7,lr
8000a3f6:	f4 0b 02 4b 	mul	r11,r10,r11
8000a3fa:	fe b0 da b7 	rcall	80005968 <_malloc_r>
8000a3fe:	18 97       	mov	r7,r12
8000a400:	c2 30       	breq	8000a446 <_calloc_r+0x52>
8000a402:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000a406:	e0 1a ff fc 	andl	r10,0xfffc
8000a40a:	20 4a       	sub	r10,4
8000a40c:	e0 4a 00 24 	cp.w	r10,36
8000a410:	e0 8b 00 18 	brhi	8000a440 <_calloc_r+0x4c>
8000a414:	18 98       	mov	r8,r12
8000a416:	59 3a       	cp.w	r10,19
8000a418:	e0 88 00 0f 	brls	8000a436 <_calloc_r+0x42>
8000a41c:	30 09       	mov	r9,0
8000a41e:	10 a9       	st.w	r8++,r9
8000a420:	10 a9       	st.w	r8++,r9
8000a422:	59 ba       	cp.w	r10,27
8000a424:	e0 88 00 09 	brls	8000a436 <_calloc_r+0x42>
8000a428:	10 a9       	st.w	r8++,r9
8000a42a:	10 a9       	st.w	r8++,r9
8000a42c:	e0 4a 00 24 	cp.w	r10,36
8000a430:	c0 31       	brne	8000a436 <_calloc_r+0x42>
8000a432:	10 a9       	st.w	r8++,r9
8000a434:	10 a9       	st.w	r8++,r9
8000a436:	30 09       	mov	r9,0
8000a438:	10 a9       	st.w	r8++,r9
8000a43a:	91 19       	st.w	r8[0x4],r9
8000a43c:	91 09       	st.w	r8[0x0],r9
8000a43e:	c0 48       	rjmp	8000a446 <_calloc_r+0x52>
8000a440:	30 0b       	mov	r11,0
8000a442:	fe b0 dd 4b 	rcall	80005ed8 <memset>
8000a446:	0e 9c       	mov	r12,r7
8000a448:	d8 22       	popm	r4-r7,pc
8000a44a:	d7 03       	nop

8000a44c <_close_r>:
8000a44c:	d4 21       	pushm	r4-r7,lr
8000a44e:	30 08       	mov	r8,0
8000a450:	18 97       	mov	r7,r12
8000a452:	e0 66 10 38 	mov	r6,4152
8000a456:	16 9c       	mov	r12,r11
8000a458:	8d 08       	st.w	r6[0x0],r8
8000a45a:	fe b0 de 33 	rcall	800060c0 <_close>
8000a45e:	5b fc       	cp.w	r12,-1
8000a460:	c0 51       	brne	8000a46a <_close_r+0x1e>
8000a462:	6c 08       	ld.w	r8,r6[0x0]
8000a464:	58 08       	cp.w	r8,0
8000a466:	c0 20       	breq	8000a46a <_close_r+0x1e>
8000a468:	8f 38       	st.w	r7[0xc],r8
8000a46a:	d8 22       	popm	r4-r7,pc

8000a46c <_fclose_r>:
8000a46c:	d4 21       	pushm	r4-r7,lr
8000a46e:	18 96       	mov	r6,r12
8000a470:	16 97       	mov	r7,r11
8000a472:	58 0b       	cp.w	r11,0
8000a474:	c0 31       	brne	8000a47a <_fclose_r+0xe>
8000a476:	16 95       	mov	r5,r11
8000a478:	c5 38       	rjmp	8000a51e <_fclose_r+0xb2>
8000a47a:	fe b0 f7 4d 	rcall	80009314 <__sfp_lock_acquire>
8000a47e:	58 06       	cp.w	r6,0
8000a480:	c0 70       	breq	8000a48e <_fclose_r+0x22>
8000a482:	6c 68       	ld.w	r8,r6[0x18]
8000a484:	58 08       	cp.w	r8,0
8000a486:	c0 41       	brne	8000a48e <_fclose_r+0x22>
8000a488:	0c 9c       	mov	r12,r6
8000a48a:	fe b0 f7 97 	rcall	800093b8 <__sinit>
8000a48e:	fe c8 e9 9a 	sub	r8,pc,-5734
8000a492:	10 37       	cp.w	r7,r8
8000a494:	c0 31       	brne	8000a49a <_fclose_r+0x2e>
8000a496:	6c 07       	ld.w	r7,r6[0x0]
8000a498:	c0 c8       	rjmp	8000a4b0 <_fclose_r+0x44>
8000a49a:	fe c8 e9 86 	sub	r8,pc,-5754
8000a49e:	10 37       	cp.w	r7,r8
8000a4a0:	c0 31       	brne	8000a4a6 <_fclose_r+0x3a>
8000a4a2:	6c 17       	ld.w	r7,r6[0x4]
8000a4a4:	c0 68       	rjmp	8000a4b0 <_fclose_r+0x44>
8000a4a6:	fe c8 e9 72 	sub	r8,pc,-5774
8000a4aa:	10 37       	cp.w	r7,r8
8000a4ac:	c0 21       	brne	8000a4b0 <_fclose_r+0x44>
8000a4ae:	6c 27       	ld.w	r7,r6[0x8]
8000a4b0:	8e 69       	ld.sh	r9,r7[0xc]
8000a4b2:	30 08       	mov	r8,0
8000a4b4:	f0 09 19 00 	cp.h	r9,r8
8000a4b8:	c0 51       	brne	8000a4c2 <_fclose_r+0x56>
8000a4ba:	fe b0 f7 2e 	rcall	80009316 <__sfp_lock_release>
8000a4be:	30 05       	mov	r5,0
8000a4c0:	c2 f8       	rjmp	8000a51e <_fclose_r+0xb2>
8000a4c2:	0e 9b       	mov	r11,r7
8000a4c4:	0c 9c       	mov	r12,r6
8000a4c6:	fe b0 f6 a3 	rcall	8000920c <_fflush_r>
8000a4ca:	6e c8       	ld.w	r8,r7[0x30]
8000a4cc:	18 95       	mov	r5,r12
8000a4ce:	58 08       	cp.w	r8,0
8000a4d0:	c0 60       	breq	8000a4dc <_fclose_r+0x70>
8000a4d2:	6e 8b       	ld.w	r11,r7[0x20]
8000a4d4:	0c 9c       	mov	r12,r6
8000a4d6:	5d 18       	icall	r8
8000a4d8:	f9 b5 05 ff 	movlt	r5,-1
8000a4dc:	8e 68       	ld.sh	r8,r7[0xc]
8000a4de:	ed b8 00 07 	bld	r8,0x7
8000a4e2:	c0 51       	brne	8000a4ec <_fclose_r+0x80>
8000a4e4:	6e 4b       	ld.w	r11,r7[0x10]
8000a4e6:	0c 9c       	mov	r12,r6
8000a4e8:	fe b0 f8 02 	rcall	800094ec <_free_r>
8000a4ec:	6e db       	ld.w	r11,r7[0x34]
8000a4ee:	58 0b       	cp.w	r11,0
8000a4f0:	c0 a0       	breq	8000a504 <_fclose_r+0x98>
8000a4f2:	ee c8 ff bc 	sub	r8,r7,-68
8000a4f6:	10 3b       	cp.w	r11,r8
8000a4f8:	c0 40       	breq	8000a500 <_fclose_r+0x94>
8000a4fa:	0c 9c       	mov	r12,r6
8000a4fc:	fe b0 f7 f8 	rcall	800094ec <_free_r>
8000a500:	30 08       	mov	r8,0
8000a502:	8f d8       	st.w	r7[0x34],r8
8000a504:	6f 2b       	ld.w	r11,r7[0x48]
8000a506:	58 0b       	cp.w	r11,0
8000a508:	c0 70       	breq	8000a516 <_fclose_r+0xaa>
8000a50a:	0c 9c       	mov	r12,r6
8000a50c:	fe b0 f7 f0 	rcall	800094ec <_free_r>
8000a510:	30 08       	mov	r8,0
8000a512:	ef 48 00 48 	st.w	r7[72],r8
8000a516:	30 08       	mov	r8,0
8000a518:	ae 68       	st.h	r7[0xc],r8
8000a51a:	fe b0 f6 fe 	rcall	80009316 <__sfp_lock_release>
8000a51e:	0a 9c       	mov	r12,r5
8000a520:	d8 22       	popm	r4-r7,pc
8000a522:	d7 03       	nop

8000a524 <fclose>:
8000a524:	d4 01       	pushm	lr
8000a526:	e0 68 05 f4 	mov	r8,1524
8000a52a:	18 9b       	mov	r11,r12
8000a52c:	70 0c       	ld.w	r12,r8[0x0]
8000a52e:	c9 ff       	rcall	8000a46c <_fclose_r>
8000a530:	d8 02       	popm	pc
8000a532:	d7 03       	nop

8000a534 <_fstat_r>:
8000a534:	d4 21       	pushm	r4-r7,lr
8000a536:	16 98       	mov	r8,r11
8000a538:	18 97       	mov	r7,r12
8000a53a:	10 9c       	mov	r12,r8
8000a53c:	30 08       	mov	r8,0
8000a53e:	e0 66 10 38 	mov	r6,4152
8000a542:	14 9b       	mov	r11,r10
8000a544:	8d 08       	st.w	r6[0x0],r8
8000a546:	fe b0 dd f9 	rcall	80006138 <_fstat>
8000a54a:	5b fc       	cp.w	r12,-1
8000a54c:	c0 51       	brne	8000a556 <_fstat_r+0x22>
8000a54e:	6c 08       	ld.w	r8,r6[0x0]
8000a550:	58 08       	cp.w	r8,0
8000a552:	c0 20       	breq	8000a556 <_fstat_r+0x22>
8000a554:	8f 38       	st.w	r7[0xc],r8
8000a556:	d8 22       	popm	r4-r7,pc

8000a558 <_lseek_r>:
8000a558:	d4 21       	pushm	r4-r7,lr
8000a55a:	16 98       	mov	r8,r11
8000a55c:	18 97       	mov	r7,r12
8000a55e:	10 9c       	mov	r12,r8
8000a560:	30 08       	mov	r8,0
8000a562:	14 9b       	mov	r11,r10
8000a564:	e0 66 10 38 	mov	r6,4152
8000a568:	12 9a       	mov	r10,r9
8000a56a:	8d 08       	st.w	r6[0x0],r8
8000a56c:	fe b0 dd b4 	rcall	800060d4 <_lseek>
8000a570:	5b fc       	cp.w	r12,-1
8000a572:	c0 51       	brne	8000a57c <_lseek_r+0x24>
8000a574:	6c 08       	ld.w	r8,r6[0x0]
8000a576:	58 08       	cp.w	r8,0
8000a578:	c0 20       	breq	8000a57c <_lseek_r+0x24>
8000a57a:	8f 38       	st.w	r7[0xc],r8
8000a57c:	d8 22       	popm	r4-r7,pc
8000a57e:	d7 03       	nop

8000a580 <_read_r>:
8000a580:	d4 21       	pushm	r4-r7,lr
8000a582:	16 98       	mov	r8,r11
8000a584:	18 97       	mov	r7,r12
8000a586:	10 9c       	mov	r12,r8
8000a588:	30 08       	mov	r8,0
8000a58a:	14 9b       	mov	r11,r10
8000a58c:	e0 66 10 38 	mov	r6,4152
8000a590:	12 9a       	mov	r10,r9
8000a592:	8d 08       	st.w	r6[0x0],r8
8000a594:	fe b0 dd aa 	rcall	800060e8 <_read>
8000a598:	5b fc       	cp.w	r12,-1
8000a59a:	c0 51       	brne	8000a5a4 <_read_r+0x24>
8000a59c:	6c 08       	ld.w	r8,r6[0x0]
8000a59e:	58 08       	cp.w	r8,0
8000a5a0:	c0 20       	breq	8000a5a4 <_read_r+0x24>
8000a5a2:	8f 38       	st.w	r7[0xc],r8
8000a5a4:	d8 22       	popm	r4-r7,pc
8000a5a6:	d7 03       	nop

8000a5a8 <__avr32_f64_mul>:
8000a5a8:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000a5ac:	e0 80 00 dc 	breq	8000a764 <__avr32_f64_mul_op1_zero>
8000a5b0:	d4 21       	pushm	r4-r7,lr
8000a5b2:	f7 e9 20 0e 	eor	lr,r11,r9
8000a5b6:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000a5ba:	30 15       	mov	r5,1
8000a5bc:	c4 30       	breq	8000a642 <__avr32_f64_mul_op1_subnormal>
8000a5be:	ab 6b       	lsl	r11,0xa
8000a5c0:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000a5c4:	ab 6a       	lsl	r10,0xa
8000a5c6:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000a5ca:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000a5ce:	c5 c0       	breq	8000a686 <__avr32_f64_mul_op2_subnormal>
8000a5d0:	a1 78       	lsl	r8,0x1
8000a5d2:	5c f9       	rol	r9
8000a5d4:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000a5d8:	e0 47 07 ff 	cp.w	r7,2047
8000a5dc:	c7 70       	breq	8000a6ca <__avr32_f64_mul_op_nan_or_inf>
8000a5de:	e0 46 07 ff 	cp.w	r6,2047
8000a5e2:	c7 40       	breq	8000a6ca <__avr32_f64_mul_op_nan_or_inf>
8000a5e4:	ee 06 00 0c 	add	r12,r7,r6
8000a5e8:	e0 2c 03 fe 	sub	r12,1022
8000a5ec:	f6 08 06 44 	mulu.d	r4,r11,r8
8000a5f0:	f4 09 07 44 	macu.d	r4,r10,r9
8000a5f4:	f4 08 06 46 	mulu.d	r6,r10,r8
8000a5f8:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000a5fc:	08 07       	add	r7,r4
8000a5fe:	f4 05 00 4a 	adc	r10,r10,r5
8000a602:	5c 0b       	acr	r11
8000a604:	ed bb 00 14 	bld	r11,0x14
8000a608:	c0 50       	breq	8000a612 <__avr32_f64_mul+0x6a>
8000a60a:	a1 77       	lsl	r7,0x1
8000a60c:	5c fa       	rol	r10
8000a60e:	5c fb       	rol	r11
8000a610:	20 1c       	sub	r12,1
8000a612:	58 0c       	cp.w	r12,0
8000a614:	e0 8a 00 6f 	brle	8000a6f2 <__avr32_f64_mul_res_subnormal>
8000a618:	e0 4c 07 ff 	cp.w	r12,2047
8000a61c:	e0 84 00 9c 	brge	8000a754 <__avr32_f64_mul_res_inf>
8000a620:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000a624:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000a628:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000a62c:	ee 17 80 00 	eorh	r7,0x8000
8000a630:	f1 b7 04 20 	satu	r7,0x1
8000a634:	0e 0a       	add	r10,r7
8000a636:	5c 0b       	acr	r11
8000a638:	ed be 00 1f 	bld	lr,0x1f
8000a63c:	ef bb 00 1f 	bst	r11,0x1f
8000a640:	d8 22       	popm	r4-r7,pc

8000a642 <__avr32_f64_mul_op1_subnormal>:
8000a642:	e4 1b 00 0f 	andh	r11,0xf
8000a646:	f4 0c 12 00 	clz	r12,r10
8000a64a:	f6 06 12 00 	clz	r6,r11
8000a64e:	f7 bc 03 e1 	sublo	r12,-31
8000a652:	f8 06 17 30 	movlo	r6,r12
8000a656:	f7 b6 02 01 	subhs	r6,1
8000a65a:	e0 46 00 20 	cp.w	r6,32
8000a65e:	c0 d4       	brge	8000a678 <__avr32_f64_mul_op1_subnormal+0x36>
8000a660:	ec 0c 11 20 	rsub	r12,r6,32
8000a664:	f6 06 09 4b 	lsl	r11,r11,r6
8000a668:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000a66c:	18 4b       	or	r11,r12
8000a66e:	f4 06 09 4a 	lsl	r10,r10,r6
8000a672:	20 b6       	sub	r6,11
8000a674:	0c 17       	sub	r7,r6
8000a676:	ca ab       	rjmp	8000a5ca <__avr32_f64_mul+0x22>
8000a678:	f4 06 09 4b 	lsl	r11,r10,r6
8000a67c:	c6 40       	breq	8000a744 <__avr32_f64_mul_res_zero>
8000a67e:	30 0a       	mov	r10,0
8000a680:	20 b6       	sub	r6,11
8000a682:	0c 17       	sub	r7,r6
8000a684:	ca 3b       	rjmp	8000a5ca <__avr32_f64_mul+0x22>

8000a686 <__avr32_f64_mul_op2_subnormal>:
8000a686:	e4 19 00 0f 	andh	r9,0xf
8000a68a:	f0 0c 12 00 	clz	r12,r8
8000a68e:	f2 05 12 00 	clz	r5,r9
8000a692:	f7 bc 03 ea 	sublo	r12,-22
8000a696:	f8 05 17 30 	movlo	r5,r12
8000a69a:	f7 b5 02 0a 	subhs	r5,10
8000a69e:	e0 45 00 20 	cp.w	r5,32
8000a6a2:	c0 d4       	brge	8000a6bc <__avr32_f64_mul_op2_subnormal+0x36>
8000a6a4:	ea 0c 11 20 	rsub	r12,r5,32
8000a6a8:	f2 05 09 49 	lsl	r9,r9,r5
8000a6ac:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000a6b0:	18 49       	or	r9,r12
8000a6b2:	f0 05 09 48 	lsl	r8,r8,r5
8000a6b6:	20 25       	sub	r5,2
8000a6b8:	0a 16       	sub	r6,r5
8000a6ba:	c8 fb       	rjmp	8000a5d8 <__avr32_f64_mul+0x30>
8000a6bc:	f0 05 09 49 	lsl	r9,r8,r5
8000a6c0:	c4 20       	breq	8000a744 <__avr32_f64_mul_res_zero>
8000a6c2:	30 08       	mov	r8,0
8000a6c4:	20 25       	sub	r5,2
8000a6c6:	0a 16       	sub	r6,r5
8000a6c8:	c8 8b       	rjmp	8000a5d8 <__avr32_f64_mul+0x30>

8000a6ca <__avr32_f64_mul_op_nan_or_inf>:
8000a6ca:	e4 19 00 0f 	andh	r9,0xf
8000a6ce:	e4 1b 00 0f 	andh	r11,0xf
8000a6d2:	14 4b       	or	r11,r10
8000a6d4:	10 49       	or	r9,r8
8000a6d6:	e0 47 07 ff 	cp.w	r7,2047
8000a6da:	c0 91       	brne	8000a6ec <__avr32_f64_mul_op1_not_naninf>
8000a6dc:	58 0b       	cp.w	r11,0
8000a6de:	c3 81       	brne	8000a74e <__avr32_f64_mul_res_nan>
8000a6e0:	e0 46 07 ff 	cp.w	r6,2047
8000a6e4:	c3 81       	brne	8000a754 <__avr32_f64_mul_res_inf>
8000a6e6:	58 09       	cp.w	r9,0
8000a6e8:	c3 60       	breq	8000a754 <__avr32_f64_mul_res_inf>
8000a6ea:	c3 28       	rjmp	8000a74e <__avr32_f64_mul_res_nan>

8000a6ec <__avr32_f64_mul_op1_not_naninf>:
8000a6ec:	58 09       	cp.w	r9,0
8000a6ee:	c3 30       	breq	8000a754 <__avr32_f64_mul_res_inf>
8000a6f0:	c2 f8       	rjmp	8000a74e <__avr32_f64_mul_res_nan>

8000a6f2 <__avr32_f64_mul_res_subnormal>:
8000a6f2:	5c 3c       	neg	r12
8000a6f4:	2f fc       	sub	r12,-1
8000a6f6:	f1 bc 04 c0 	satu	r12,0x6
8000a6fa:	e0 4c 00 20 	cp.w	r12,32
8000a6fe:	c1 14       	brge	8000a720 <__avr32_f64_mul_res_subnormal+0x2e>
8000a700:	f8 08 11 20 	rsub	r8,r12,32
8000a704:	0e 46       	or	r6,r7
8000a706:	ee 0c 0a 47 	lsr	r7,r7,r12
8000a70a:	f4 08 09 49 	lsl	r9,r10,r8
8000a70e:	12 47       	or	r7,r9
8000a710:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000a714:	f6 08 09 49 	lsl	r9,r11,r8
8000a718:	12 4a       	or	r10,r9
8000a71a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000a71e:	c8 3b       	rjmp	8000a624 <__avr32_f64_mul+0x7c>
8000a720:	f8 08 11 20 	rsub	r8,r12,32
8000a724:	f9 b9 00 00 	moveq	r9,0
8000a728:	c0 30       	breq	8000a72e <__avr32_f64_mul_res_subnormal+0x3c>
8000a72a:	f6 08 09 49 	lsl	r9,r11,r8
8000a72e:	0e 46       	or	r6,r7
8000a730:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000a734:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000a738:	f3 ea 10 07 	or	r7,r9,r10
8000a73c:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000a740:	30 0b       	mov	r11,0
8000a742:	c7 1b       	rjmp	8000a624 <__avr32_f64_mul+0x7c>

8000a744 <__avr32_f64_mul_res_zero>:
8000a744:	1c 9b       	mov	r11,lr
8000a746:	e6 1b 80 00 	andh	r11,0x8000,COH
8000a74a:	30 0a       	mov	r10,0
8000a74c:	d8 22       	popm	r4-r7,pc

8000a74e <__avr32_f64_mul_res_nan>:
8000a74e:	3f fb       	mov	r11,-1
8000a750:	3f fa       	mov	r10,-1
8000a752:	d8 22       	popm	r4-r7,pc

8000a754 <__avr32_f64_mul_res_inf>:
8000a754:	f0 6b 00 00 	mov	r11,-1048576
8000a758:	ed be 00 1f 	bld	lr,0x1f
8000a75c:	ef bb 00 1f 	bst	r11,0x1f
8000a760:	30 0a       	mov	r10,0
8000a762:	d8 22       	popm	r4-r7,pc

8000a764 <__avr32_f64_mul_op1_zero>:
8000a764:	f7 e9 20 0b 	eor	r11,r11,r9
8000a768:	e6 1b 80 00 	andh	r11,0x8000,COH
8000a76c:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000a770:	e0 4c 07 ff 	cp.w	r12,2047
8000a774:	5e 1c       	retne	r12
8000a776:	3f fa       	mov	r10,-1
8000a778:	3f fb       	mov	r11,-1
8000a77a:	5e fc       	retal	r12

8000a77c <__avr32_f64_sub_from_add>:
8000a77c:	ee 19 80 00 	eorh	r9,0x8000

8000a780 <__avr32_f64_sub>:
8000a780:	f7 e9 20 0c 	eor	r12,r11,r9
8000a784:	e0 86 00 ca 	brmi	8000a918 <__avr32_f64_add_from_sub>
8000a788:	eb cd 40 e0 	pushm	r5-r7,lr
8000a78c:	16 9c       	mov	r12,r11
8000a78e:	e6 1c 80 00 	andh	r12,0x8000,COH
8000a792:	bf db       	cbr	r11,0x1f
8000a794:	bf d9       	cbr	r9,0x1f
8000a796:	10 3a       	cp.w	r10,r8
8000a798:	f2 0b 13 00 	cpc	r11,r9
8000a79c:	c0 92       	brcc	8000a7ae <__avr32_f64_sub+0x2e>
8000a79e:	16 97       	mov	r7,r11
8000a7a0:	12 9b       	mov	r11,r9
8000a7a2:	0e 99       	mov	r9,r7
8000a7a4:	14 97       	mov	r7,r10
8000a7a6:	10 9a       	mov	r10,r8
8000a7a8:	0e 98       	mov	r8,r7
8000a7aa:	ee 1c 80 00 	eorh	r12,0x8000
8000a7ae:	f6 07 16 14 	lsr	r7,r11,0x14
8000a7b2:	ab 7b       	lsl	r11,0xb
8000a7b4:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000a7b8:	ab 7a       	lsl	r10,0xb
8000a7ba:	bf bb       	sbr	r11,0x1f
8000a7bc:	f2 06 16 14 	lsr	r6,r9,0x14
8000a7c0:	c4 50       	breq	8000a84a <__avr32_f64_sub_opL_subnormal>
8000a7c2:	ab 79       	lsl	r9,0xb
8000a7c4:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000a7c8:	ab 78       	lsl	r8,0xb
8000a7ca:	bf b9       	sbr	r9,0x1f

8000a7cc <__avr32_f64_sub_opL_subnormal_done>:
8000a7cc:	e0 47 07 ff 	cp.w	r7,2047
8000a7d0:	c5 00       	breq	8000a870 <__avr32_f64_sub_opH_nan_or_inf>
8000a7d2:	0e 26       	rsub	r6,r7
8000a7d4:	c1 20       	breq	8000a7f8 <__avr32_f64_sub_shift_done>
8000a7d6:	ec 05 11 20 	rsub	r5,r6,32
8000a7da:	e0 46 00 20 	cp.w	r6,32
8000a7de:	c7 d2       	brcc	8000a8d8 <__avr32_f64_sub_longshift>
8000a7e0:	f0 05 09 4e 	lsl	lr,r8,r5
8000a7e4:	f2 05 09 45 	lsl	r5,r9,r5
8000a7e8:	f0 06 0a 48 	lsr	r8,r8,r6
8000a7ec:	f2 06 0a 49 	lsr	r9,r9,r6
8000a7f0:	0a 48       	or	r8,r5
8000a7f2:	58 0e       	cp.w	lr,0
8000a7f4:	5f 1e       	srne	lr
8000a7f6:	1c 48       	or	r8,lr

8000a7f8 <__avr32_f64_sub_shift_done>:
8000a7f8:	10 1a       	sub	r10,r8
8000a7fa:	f6 09 01 4b 	sbc	r11,r11,r9
8000a7fe:	f6 06 12 00 	clz	r6,r11
8000a802:	c0 e0       	breq	8000a81e <__avr32_f64_sub_longnormalize_done>
8000a804:	c7 93       	brcs	8000a8f6 <__avr32_f64_sub_longnormalize>
8000a806:	ec 0e 11 20 	rsub	lr,r6,32
8000a80a:	f6 06 09 4b 	lsl	r11,r11,r6
8000a80e:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000a812:	1c 4b       	or	r11,lr
8000a814:	f4 06 09 4a 	lsl	r10,r10,r6
8000a818:	0c 17       	sub	r7,r6
8000a81a:	e0 8a 00 3a 	brle	8000a88e <__avr32_f64_sub_subnormal_result>

8000a81e <__avr32_f64_sub_longnormalize_done>:
8000a81e:	f4 09 15 15 	lsl	r9,r10,0x15
8000a822:	ab 9a       	lsr	r10,0xb
8000a824:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000a828:	ab 9b       	lsr	r11,0xb
8000a82a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000a82e:	18 4b       	or	r11,r12

8000a830 <__avr32_f64_sub_round>:
8000a830:	30 07       	mov	r7,0
8000a832:	ea 17 80 00 	orh	r7,0x8000
8000a836:	ed ba 00 00 	bld	r10,0x0
8000a83a:	f7 b7 01 ff 	subne	r7,-1
8000a83e:	0e 39       	cp.w	r9,r7
8000a840:	5f 29       	srhs	r9
8000a842:	12 0a       	add	r10,r9
8000a844:	5c 0b       	acr	r11
8000a846:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a84a <__avr32_f64_sub_opL_subnormal>:
8000a84a:	ab 79       	lsl	r9,0xb
8000a84c:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000a850:	ab 78       	lsl	r8,0xb
8000a852:	f3 e8 10 0e 	or	lr,r9,r8
8000a856:	f9 b6 01 01 	movne	r6,1
8000a85a:	ee 0e 11 00 	rsub	lr,r7,0
8000a85e:	f9 b7 00 01 	moveq	r7,1
8000a862:	ef bb 00 1f 	bst	r11,0x1f
8000a866:	f7 ea 10 0e 	or	lr,r11,r10
8000a86a:	f9 b7 00 00 	moveq	r7,0
8000a86e:	ca fb       	rjmp	8000a7cc <__avr32_f64_sub_opL_subnormal_done>

8000a870 <__avr32_f64_sub_opH_nan_or_inf>:
8000a870:	bf db       	cbr	r11,0x1f
8000a872:	f7 ea 10 0e 	or	lr,r11,r10
8000a876:	c0 81       	brne	8000a886 <__avr32_f64_sub_return_nan>
8000a878:	e0 46 07 ff 	cp.w	r6,2047
8000a87c:	c0 50       	breq	8000a886 <__avr32_f64_sub_return_nan>
8000a87e:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000a882:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a886 <__avr32_f64_sub_return_nan>:
8000a886:	3f fa       	mov	r10,-1
8000a888:	3f fb       	mov	r11,-1
8000a88a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a88e <__avr32_f64_sub_subnormal_result>:
8000a88e:	5c 37       	neg	r7
8000a890:	2f f7       	sub	r7,-1
8000a892:	f1 b7 04 c0 	satu	r7,0x6
8000a896:	e0 47 00 20 	cp.w	r7,32
8000a89a:	c1 14       	brge	8000a8bc <__avr32_f64_sub_subnormal_result+0x2e>
8000a89c:	ee 08 11 20 	rsub	r8,r7,32
8000a8a0:	f4 08 09 49 	lsl	r9,r10,r8
8000a8a4:	5f 16       	srne	r6
8000a8a6:	f4 07 0a 4a 	lsr	r10,r10,r7
8000a8aa:	0c 4a       	or	r10,r6
8000a8ac:	f6 08 09 49 	lsl	r9,r11,r8
8000a8b0:	f5 e9 10 0a 	or	r10,r10,r9
8000a8b4:	f4 07 0a 4b 	lsr	r11,r10,r7
8000a8b8:	30 07       	mov	r7,0
8000a8ba:	cb 2b       	rjmp	8000a81e <__avr32_f64_sub_longnormalize_done>
8000a8bc:	ee 08 11 40 	rsub	r8,r7,64
8000a8c0:	f6 08 09 49 	lsl	r9,r11,r8
8000a8c4:	14 49       	or	r9,r10
8000a8c6:	5f 16       	srne	r6
8000a8c8:	f6 07 0a 4a 	lsr	r10,r11,r7
8000a8cc:	0c 4a       	or	r10,r6
8000a8ce:	30 0b       	mov	r11,0
8000a8d0:	30 07       	mov	r7,0
8000a8d2:	ca 6b       	rjmp	8000a81e <__avr32_f64_sub_longnormalize_done>
8000a8d4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a8d8 <__avr32_f64_sub_longshift>:
8000a8d8:	f1 b6 04 c0 	satu	r6,0x6
8000a8dc:	f0 0e 17 00 	moveq	lr,r8
8000a8e0:	c0 40       	breq	8000a8e8 <__avr32_f64_sub_longshift+0x10>
8000a8e2:	f2 05 09 4e 	lsl	lr,r9,r5
8000a8e6:	10 4e       	or	lr,r8
8000a8e8:	f2 06 0a 48 	lsr	r8,r9,r6
8000a8ec:	30 09       	mov	r9,0
8000a8ee:	58 0e       	cp.w	lr,0
8000a8f0:	5f 1e       	srne	lr
8000a8f2:	1c 48       	or	r8,lr
8000a8f4:	c8 2b       	rjmp	8000a7f8 <__avr32_f64_sub_shift_done>

8000a8f6 <__avr32_f64_sub_longnormalize>:
8000a8f6:	f4 06 12 00 	clz	r6,r10
8000a8fa:	f9 b7 03 00 	movlo	r7,0
8000a8fe:	f9 b6 03 00 	movlo	r6,0
8000a902:	f9 bc 03 00 	movlo	r12,0
8000a906:	f7 b6 02 e0 	subhs	r6,-32
8000a90a:	f4 06 09 4b 	lsl	r11,r10,r6
8000a90e:	30 0a       	mov	r10,0
8000a910:	0c 17       	sub	r7,r6
8000a912:	fe 9a ff be 	brle	8000a88e <__avr32_f64_sub_subnormal_result>
8000a916:	c8 4b       	rjmp	8000a81e <__avr32_f64_sub_longnormalize_done>

8000a918 <__avr32_f64_add_from_sub>:
8000a918:	ee 19 80 00 	eorh	r9,0x8000

8000a91c <__avr32_f64_add>:
8000a91c:	f7 e9 20 0c 	eor	r12,r11,r9
8000a920:	fe 96 ff 2e 	brmi	8000a77c <__avr32_f64_sub_from_add>
8000a924:	eb cd 40 e0 	pushm	r5-r7,lr
8000a928:	16 9c       	mov	r12,r11
8000a92a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000a92e:	bf db       	cbr	r11,0x1f
8000a930:	bf d9       	cbr	r9,0x1f
8000a932:	12 3b       	cp.w	r11,r9
8000a934:	c0 72       	brcc	8000a942 <__avr32_f64_add+0x26>
8000a936:	16 97       	mov	r7,r11
8000a938:	12 9b       	mov	r11,r9
8000a93a:	0e 99       	mov	r9,r7
8000a93c:	14 97       	mov	r7,r10
8000a93e:	10 9a       	mov	r10,r8
8000a940:	0e 98       	mov	r8,r7
8000a942:	30 0e       	mov	lr,0
8000a944:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000a948:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000a94c:	b5 ab       	sbr	r11,0x14
8000a94e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000a952:	c6 30       	breq	8000aa18 <__avr32_f64_add_op2_subnormal>
8000a954:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000a958:	b5 a9       	sbr	r9,0x14
8000a95a:	e0 47 07 ff 	cp.w	r7,2047
8000a95e:	c2 80       	breq	8000a9ae <__avr32_f64_add_opH_nan_or_inf>
8000a960:	0e 26       	rsub	r6,r7
8000a962:	c1 20       	breq	8000a986 <__avr32_f64_add_shift_done>
8000a964:	e0 46 00 36 	cp.w	r6,54
8000a968:	c1 52       	brcc	8000a992 <__avr32_f64_add_res_of_done>
8000a96a:	ec 05 11 20 	rsub	r5,r6,32
8000a96e:	e0 46 00 20 	cp.w	r6,32
8000a972:	c3 62       	brcc	8000a9de <__avr32_f64_add_longshift>
8000a974:	f0 05 09 4e 	lsl	lr,r8,r5
8000a978:	f2 05 09 45 	lsl	r5,r9,r5
8000a97c:	f0 06 0a 48 	lsr	r8,r8,r6
8000a980:	f2 06 0a 49 	lsr	r9,r9,r6
8000a984:	0a 48       	or	r8,r5

8000a986 <__avr32_f64_add_shift_done>:
8000a986:	10 0a       	add	r10,r8
8000a988:	f6 09 00 4b 	adc	r11,r11,r9
8000a98c:	ed bb 00 15 	bld	r11,0x15
8000a990:	c3 50       	breq	8000a9fa <__avr32_f64_add_res_of>

8000a992 <__avr32_f64_add_res_of_done>:
8000a992:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000a996:	18 4b       	or	r11,r12

8000a998 <__avr32_f64_add_round>:
8000a998:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000a99c:	18 4e       	or	lr,r12
8000a99e:	ee 1e 80 00 	eorh	lr,0x8000
8000a9a2:	f1 be 04 20 	satu	lr,0x1
8000a9a6:	1c 0a       	add	r10,lr
8000a9a8:	5c 0b       	acr	r11
8000a9aa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a9ae <__avr32_f64_add_opH_nan_or_inf>:
8000a9ae:	b5 cb       	cbr	r11,0x14
8000a9b0:	f7 ea 10 0e 	or	lr,r11,r10
8000a9b4:	c1 11       	brne	8000a9d6 <__avr32_f64_add_return_nan>
8000a9b6:	e0 46 07 ff 	cp.w	r6,2047
8000a9ba:	c0 30       	breq	8000a9c0 <__avr32_f64_add_opL_nan_or_inf>
8000a9bc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a9c0 <__avr32_f64_add_opL_nan_or_inf>:
8000a9c0:	b5 c9       	cbr	r9,0x14
8000a9c2:	f3 e8 10 0e 	or	lr,r9,r8
8000a9c6:	c0 81       	brne	8000a9d6 <__avr32_f64_add_return_nan>
8000a9c8:	30 0a       	mov	r10,0
8000a9ca:	30 0b       	mov	r11,0
8000a9cc:	ea 1b 7f f0 	orh	r11,0x7ff0
8000a9d0:	18 4b       	or	r11,r12
8000a9d2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a9d6 <__avr32_f64_add_return_nan>:
8000a9d6:	3f fa       	mov	r10,-1
8000a9d8:	3f fb       	mov	r11,-1
8000a9da:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a9de <__avr32_f64_add_longshift>:
8000a9de:	f1 b6 04 c0 	satu	r6,0x6
8000a9e2:	f0 0e 17 00 	moveq	lr,r8
8000a9e6:	c0 60       	breq	8000a9f2 <__avr32_f64_add_longshift+0x14>
8000a9e8:	f2 05 09 4e 	lsl	lr,r9,r5
8000a9ec:	58 08       	cp.w	r8,0
8000a9ee:	5f 18       	srne	r8
8000a9f0:	10 4e       	or	lr,r8
8000a9f2:	f2 06 0a 48 	lsr	r8,r9,r6
8000a9f6:	30 09       	mov	r9,0
8000a9f8:	cc 7b       	rjmp	8000a986 <__avr32_f64_add_shift_done>

8000a9fa <__avr32_f64_add_res_of>:
8000a9fa:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000a9fe:	a1 9b       	lsr	r11,0x1
8000aa00:	5d 0a       	ror	r10
8000aa02:	5d 0e       	ror	lr
8000aa04:	2f f7       	sub	r7,-1
8000aa06:	e0 47 07 ff 	cp.w	r7,2047
8000aa0a:	f9 ba 00 00 	moveq	r10,0
8000aa0e:	f9 bb 00 00 	moveq	r11,0
8000aa12:	f9 be 00 00 	moveq	lr,0
8000aa16:	cb eb       	rjmp	8000a992 <__avr32_f64_add_res_of_done>

8000aa18 <__avr32_f64_add_op2_subnormal>:
8000aa18:	30 16       	mov	r6,1
8000aa1a:	58 07       	cp.w	r7,0
8000aa1c:	c9 f1       	brne	8000a95a <__avr32_f64_add+0x3e>
8000aa1e:	b5 cb       	cbr	r11,0x14
8000aa20:	10 0a       	add	r10,r8
8000aa22:	f6 09 00 4b 	adc	r11,r11,r9
8000aa26:	18 4b       	or	r11,r12
8000aa28:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000aa2c <__avr32_f64_to_u32>:
8000aa2c:	58 0b       	cp.w	r11,0
8000aa2e:	5e 6d       	retmi	0

8000aa30 <__avr32_f64_to_s32>:
8000aa30:	f6 0c 15 01 	lsl	r12,r11,0x1
8000aa34:	b5 9c       	lsr	r12,0x15
8000aa36:	e0 2c 03 ff 	sub	r12,1023
8000aa3a:	5e 3d       	retlo	0
8000aa3c:	f8 0c 11 1f 	rsub	r12,r12,31
8000aa40:	16 99       	mov	r9,r11
8000aa42:	ab 7b       	lsl	r11,0xb
8000aa44:	bf bb       	sbr	r11,0x1f
8000aa46:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000aa4a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000aa4e:	a1 79       	lsl	r9,0x1
8000aa50:	5e 2b       	reths	r11
8000aa52:	5c 3b       	neg	r11
8000aa54:	5e fb       	retal	r11

8000aa56 <__avr32_u32_to_f64>:
8000aa56:	f8 cb 00 00 	sub	r11,r12,0
8000aa5a:	30 0c       	mov	r12,0
8000aa5c:	c0 38       	rjmp	8000aa62 <__avr32_s32_to_f64+0x4>

8000aa5e <__avr32_s32_to_f64>:
8000aa5e:	18 9b       	mov	r11,r12
8000aa60:	5c 4b       	abs	r11
8000aa62:	30 0a       	mov	r10,0
8000aa64:	5e 0b       	reteq	r11
8000aa66:	d4 01       	pushm	lr
8000aa68:	e0 69 04 1e 	mov	r9,1054
8000aa6c:	f6 08 12 00 	clz	r8,r11
8000aa70:	c1 70       	breq	8000aa9e <__avr32_s32_to_f64+0x40>
8000aa72:	c0 c3       	brcs	8000aa8a <__avr32_s32_to_f64+0x2c>
8000aa74:	f0 0e 11 20 	rsub	lr,r8,32
8000aa78:	f6 08 09 4b 	lsl	r11,r11,r8
8000aa7c:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000aa80:	1c 4b       	or	r11,lr
8000aa82:	f4 08 09 4a 	lsl	r10,r10,r8
8000aa86:	10 19       	sub	r9,r8
8000aa88:	c0 b8       	rjmp	8000aa9e <__avr32_s32_to_f64+0x40>
8000aa8a:	f4 08 12 00 	clz	r8,r10
8000aa8e:	f9 b8 03 00 	movlo	r8,0
8000aa92:	f7 b8 02 e0 	subhs	r8,-32
8000aa96:	f4 08 09 4b 	lsl	r11,r10,r8
8000aa9a:	30 0a       	mov	r10,0
8000aa9c:	10 19       	sub	r9,r8
8000aa9e:	58 09       	cp.w	r9,0
8000aaa0:	e0 89 00 30 	brgt	8000ab00 <__avr32_s32_to_f64+0xa2>
8000aaa4:	5c 39       	neg	r9
8000aaa6:	2f f9       	sub	r9,-1
8000aaa8:	e0 49 00 36 	cp.w	r9,54
8000aaac:	c0 43       	brcs	8000aab4 <__avr32_s32_to_f64+0x56>
8000aaae:	30 0b       	mov	r11,0
8000aab0:	30 0a       	mov	r10,0
8000aab2:	c2 68       	rjmp	8000aafe <__avr32_s32_to_f64+0xa0>
8000aab4:	2f 69       	sub	r9,-10
8000aab6:	f2 08 11 20 	rsub	r8,r9,32
8000aaba:	e0 49 00 20 	cp.w	r9,32
8000aabe:	c0 b2       	brcc	8000aad4 <__avr32_s32_to_f64+0x76>
8000aac0:	f4 08 09 4e 	lsl	lr,r10,r8
8000aac4:	f6 08 09 48 	lsl	r8,r11,r8
8000aac8:	f4 09 0a 4a 	lsr	r10,r10,r9
8000aacc:	f6 09 0a 4b 	lsr	r11,r11,r9
8000aad0:	10 4b       	or	r11,r8
8000aad2:	c0 88       	rjmp	8000aae2 <__avr32_s32_to_f64+0x84>
8000aad4:	f6 08 09 4e 	lsl	lr,r11,r8
8000aad8:	14 4e       	or	lr,r10
8000aada:	16 9a       	mov	r10,r11
8000aadc:	30 0b       	mov	r11,0
8000aade:	f4 09 0a 4a 	lsr	r10,r10,r9
8000aae2:	ed ba 00 00 	bld	r10,0x0
8000aae6:	c0 92       	brcc	8000aaf8 <__avr32_s32_to_f64+0x9a>
8000aae8:	1c 7e       	tst	lr,lr
8000aaea:	c0 41       	brne	8000aaf2 <__avr32_s32_to_f64+0x94>
8000aaec:	ed ba 00 01 	bld	r10,0x1
8000aaf0:	c0 42       	brcc	8000aaf8 <__avr32_s32_to_f64+0x9a>
8000aaf2:	2f fa       	sub	r10,-1
8000aaf4:	f7 bb 02 ff 	subhs	r11,-1
8000aaf8:	5c fc       	rol	r12
8000aafa:	5d 0b       	ror	r11
8000aafc:	5d 0a       	ror	r10
8000aafe:	d8 02       	popm	pc
8000ab00:	e0 68 03 ff 	mov	r8,1023
8000ab04:	ed ba 00 0b 	bld	r10,0xb
8000ab08:	f7 b8 00 ff 	subeq	r8,-1
8000ab0c:	10 0a       	add	r10,r8
8000ab0e:	5c 0b       	acr	r11
8000ab10:	f7 b9 03 fe 	sublo	r9,-2
8000ab14:	e0 49 07 ff 	cp.w	r9,2047
8000ab18:	c0 65       	brlt	8000ab24 <__avr32_s32_to_f64+0xc6>
8000ab1a:	30 0a       	mov	r10,0
8000ab1c:	30 0b       	mov	r11,0
8000ab1e:	ea 1b ff e0 	orh	r11,0xffe0
8000ab22:	c0 c8       	rjmp	8000ab3a <__floatsidf_return_op1>
8000ab24:	ed bb 00 1f 	bld	r11,0x1f
8000ab28:	f7 b9 01 01 	subne	r9,1
8000ab2c:	ab 9a       	lsr	r10,0xb
8000ab2e:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000ab32:	a1 7b       	lsl	r11,0x1
8000ab34:	ab 9b       	lsr	r11,0xb
8000ab36:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000ab3a <__floatsidf_return_op1>:
8000ab3a:	a1 7c       	lsl	r12,0x1
8000ab3c:	5d 0b       	ror	r11
8000ab3e:	d8 02       	popm	pc

8000ab40 <__avr32_f64_cmp_eq>:
8000ab40:	10 3a       	cp.w	r10,r8
8000ab42:	f2 0b 13 00 	cpc	r11,r9
8000ab46:	c0 80       	breq	8000ab56 <__avr32_f64_cmp_eq+0x16>
8000ab48:	a1 7b       	lsl	r11,0x1
8000ab4a:	a1 79       	lsl	r9,0x1
8000ab4c:	14 4b       	or	r11,r10
8000ab4e:	12 4b       	or	r11,r9
8000ab50:	10 4b       	or	r11,r8
8000ab52:	5e 0f       	reteq	1
8000ab54:	5e fd       	retal	0
8000ab56:	a1 7b       	lsl	r11,0x1
8000ab58:	30 0c       	mov	r12,0
8000ab5a:	ea 1c ff e0 	orh	r12,0xffe0
8000ab5e:	58 0a       	cp.w	r10,0
8000ab60:	f8 0b 13 00 	cpc	r11,r12
8000ab64:	5e 8f       	retls	1
8000ab66:	5e fd       	retal	0

8000ab68 <__avr32_f64_cmp_ge>:
8000ab68:	1a de       	st.w	--sp,lr
8000ab6a:	1a d7       	st.w	--sp,r7
8000ab6c:	a1 7b       	lsl	r11,0x1
8000ab6e:	5f 3c       	srlo	r12
8000ab70:	a1 79       	lsl	r9,0x1
8000ab72:	5f 37       	srlo	r7
8000ab74:	5c fc       	rol	r12
8000ab76:	30 0e       	mov	lr,0
8000ab78:	ea 1e ff e0 	orh	lr,0xffe0
8000ab7c:	58 0a       	cp.w	r10,0
8000ab7e:	fc 0b 13 00 	cpc	r11,lr
8000ab82:	e0 8b 00 1d 	brhi	8000abbc <__avr32_f64_cmp_ge+0x54>
8000ab86:	58 08       	cp.w	r8,0
8000ab88:	fc 09 13 00 	cpc	r9,lr
8000ab8c:	e0 8b 00 18 	brhi	8000abbc <__avr32_f64_cmp_ge+0x54>
8000ab90:	58 0b       	cp.w	r11,0
8000ab92:	f5 ba 00 00 	subfeq	r10,0
8000ab96:	c1 50       	breq	8000abc0 <__avr32_f64_cmp_ge+0x58>
8000ab98:	1b 07       	ld.w	r7,sp++
8000ab9a:	1b 0e       	ld.w	lr,sp++
8000ab9c:	58 3c       	cp.w	r12,3
8000ab9e:	c0 a0       	breq	8000abb2 <__avr32_f64_cmp_ge+0x4a>
8000aba0:	58 1c       	cp.w	r12,1
8000aba2:	c0 33       	brcs	8000aba8 <__avr32_f64_cmp_ge+0x40>
8000aba4:	5e 0f       	reteq	1
8000aba6:	5e 1d       	retne	0
8000aba8:	10 3a       	cp.w	r10,r8
8000abaa:	f2 0b 13 00 	cpc	r11,r9
8000abae:	5e 2f       	reths	1
8000abb0:	5e 3d       	retlo	0
8000abb2:	14 38       	cp.w	r8,r10
8000abb4:	f6 09 13 00 	cpc	r9,r11
8000abb8:	5e 2f       	reths	1
8000abba:	5e 3d       	retlo	0
8000abbc:	1b 07       	ld.w	r7,sp++
8000abbe:	d8 0a       	popm	pc,r12=0
8000abc0:	58 17       	cp.w	r7,1
8000abc2:	5f 0c       	sreq	r12
8000abc4:	58 09       	cp.w	r9,0
8000abc6:	f5 b8 00 00 	subfeq	r8,0
8000abca:	1b 07       	ld.w	r7,sp++
8000abcc:	1b 0e       	ld.w	lr,sp++
8000abce:	5e 0f       	reteq	1
8000abd0:	5e fc       	retal	r12

8000abd2 <__avr32_f64_cmp_lt>:
8000abd2:	1a de       	st.w	--sp,lr
8000abd4:	1a d7       	st.w	--sp,r7
8000abd6:	a1 7b       	lsl	r11,0x1
8000abd8:	5f 3c       	srlo	r12
8000abda:	a1 79       	lsl	r9,0x1
8000abdc:	5f 37       	srlo	r7
8000abde:	5c fc       	rol	r12
8000abe0:	30 0e       	mov	lr,0
8000abe2:	ea 1e ff e0 	orh	lr,0xffe0
8000abe6:	58 0a       	cp.w	r10,0
8000abe8:	fc 0b 13 00 	cpc	r11,lr
8000abec:	e0 8b 00 1d 	brhi	8000ac26 <__avr32_f64_cmp_lt+0x54>
8000abf0:	58 08       	cp.w	r8,0
8000abf2:	fc 09 13 00 	cpc	r9,lr
8000abf6:	e0 8b 00 18 	brhi	8000ac26 <__avr32_f64_cmp_lt+0x54>
8000abfa:	58 0b       	cp.w	r11,0
8000abfc:	f5 ba 00 00 	subfeq	r10,0
8000ac00:	c1 50       	breq	8000ac2a <__avr32_f64_cmp_lt+0x58>
8000ac02:	1b 07       	ld.w	r7,sp++
8000ac04:	1b 0e       	ld.w	lr,sp++
8000ac06:	58 3c       	cp.w	r12,3
8000ac08:	c0 a0       	breq	8000ac1c <__avr32_f64_cmp_lt+0x4a>
8000ac0a:	58 1c       	cp.w	r12,1
8000ac0c:	c0 33       	brcs	8000ac12 <__avr32_f64_cmp_lt+0x40>
8000ac0e:	5e 0d       	reteq	0
8000ac10:	5e 1f       	retne	1
8000ac12:	10 3a       	cp.w	r10,r8
8000ac14:	f2 0b 13 00 	cpc	r11,r9
8000ac18:	5e 2d       	reths	0
8000ac1a:	5e 3f       	retlo	1
8000ac1c:	14 38       	cp.w	r8,r10
8000ac1e:	f6 09 13 00 	cpc	r9,r11
8000ac22:	5e 2d       	reths	0
8000ac24:	5e 3f       	retlo	1
8000ac26:	1b 07       	ld.w	r7,sp++
8000ac28:	d8 0a       	popm	pc,r12=0
8000ac2a:	58 17       	cp.w	r7,1
8000ac2c:	5f 1c       	srne	r12
8000ac2e:	58 09       	cp.w	r9,0
8000ac30:	f5 b8 00 00 	subfeq	r8,0
8000ac34:	1b 07       	ld.w	r7,sp++
8000ac36:	1b 0e       	ld.w	lr,sp++
8000ac38:	5e 0d       	reteq	0
8000ac3a:	5e fc       	retal	r12

8000ac3c <__avr32_f64_div>:
8000ac3c:	eb cd 40 ff 	pushm	r0-r7,lr
8000ac40:	f7 e9 20 0e 	eor	lr,r11,r9
8000ac44:	f6 07 16 14 	lsr	r7,r11,0x14
8000ac48:	a9 7b       	lsl	r11,0x9
8000ac4a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000ac4e:	a9 7a       	lsl	r10,0x9
8000ac50:	bd bb       	sbr	r11,0x1d
8000ac52:	e4 1b 3f ff 	andh	r11,0x3fff
8000ac56:	ab d7       	cbr	r7,0xb
8000ac58:	e0 80 00 cd 	breq	8000adf2 <__avr32_f64_div_round_subnormal+0x54>
8000ac5c:	e0 47 07 ff 	cp.w	r7,2047
8000ac60:	e0 84 00 b6 	brge	8000adcc <__avr32_f64_div_round_subnormal+0x2e>
8000ac64:	f2 06 16 14 	lsr	r6,r9,0x14
8000ac68:	a9 79       	lsl	r9,0x9
8000ac6a:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000ac6e:	a9 78       	lsl	r8,0x9
8000ac70:	bd b9       	sbr	r9,0x1d
8000ac72:	e4 19 3f ff 	andh	r9,0x3fff
8000ac76:	ab d6       	cbr	r6,0xb
8000ac78:	e0 80 00 e3 	breq	8000ae3e <__avr32_f64_div_round_subnormal+0xa0>
8000ac7c:	e0 46 07 ff 	cp.w	r6,2047
8000ac80:	e0 84 00 b3 	brge	8000ade6 <__avr32_f64_div_round_subnormal+0x48>
8000ac84:	0c 17       	sub	r7,r6
8000ac86:	fe 37 fc 01 	sub	r7,-1023
8000ac8a:	30 0c       	mov	r12,0
8000ac8c:	ea 1c 80 00 	orh	r12,0x8000
8000ac90:	f8 03 16 01 	lsr	r3,r12,0x1
8000ac94:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000ac98:	5c d4       	com	r4
8000ac9a:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000ac9e:	e6 09 06 44 	mulu.d	r4,r3,r9
8000aca2:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000aca6:	e6 05 06 44 	mulu.d	r4,r3,r5
8000acaa:	ea 03 15 02 	lsl	r3,r5,0x2
8000acae:	e6 09 06 44 	mulu.d	r4,r3,r9
8000acb2:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000acb6:	e6 05 06 44 	mulu.d	r4,r3,r5
8000acba:	ea 03 15 02 	lsl	r3,r5,0x2
8000acbe:	e6 09 06 44 	mulu.d	r4,r3,r9
8000acc2:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000acc6:	e6 05 06 44 	mulu.d	r4,r3,r5
8000acca:	ea 03 15 02 	lsl	r3,r5,0x2
8000acce:	e6 08 06 40 	mulu.d	r0,r3,r8
8000acd2:	e4 09 07 40 	macu.d	r0,r2,r9
8000acd6:	e6 09 06 44 	mulu.d	r4,r3,r9
8000acda:	02 04       	add	r4,r1
8000acdc:	5c 05       	acr	r5
8000acde:	a3 65       	lsl	r5,0x2
8000ace0:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000ace4:	a3 64       	lsl	r4,0x2
8000ace6:	5c 34       	neg	r4
8000ace8:	f8 05 01 45 	sbc	r5,r12,r5
8000acec:	e6 04 06 40 	mulu.d	r0,r3,r4
8000acf0:	e4 05 07 40 	macu.d	r0,r2,r5
8000acf4:	e6 05 06 44 	mulu.d	r4,r3,r5
8000acf8:	02 04       	add	r4,r1
8000acfa:	5c 05       	acr	r5
8000acfc:	ea 03 15 02 	lsl	r3,r5,0x2
8000ad00:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000ad04:	e8 02 15 02 	lsl	r2,r4,0x2
8000ad08:	e6 08 06 40 	mulu.d	r0,r3,r8
8000ad0c:	e4 09 07 40 	macu.d	r0,r2,r9
8000ad10:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ad14:	02 04       	add	r4,r1
8000ad16:	5c 05       	acr	r5
8000ad18:	a3 65       	lsl	r5,0x2
8000ad1a:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000ad1e:	a3 64       	lsl	r4,0x2
8000ad20:	5c 34       	neg	r4
8000ad22:	f8 05 01 45 	sbc	r5,r12,r5
8000ad26:	e6 04 06 40 	mulu.d	r0,r3,r4
8000ad2a:	e4 05 07 40 	macu.d	r0,r2,r5
8000ad2e:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ad32:	02 04       	add	r4,r1
8000ad34:	5c 05       	acr	r5
8000ad36:	ea 03 15 02 	lsl	r3,r5,0x2
8000ad3a:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000ad3e:	e8 02 15 02 	lsl	r2,r4,0x2
8000ad42:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000ad46:	e4 0b 07 40 	macu.d	r0,r2,r11
8000ad4a:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000ad4e:	02 02       	add	r2,r1
8000ad50:	5c 03       	acr	r3
8000ad52:	ed b3 00 1c 	bld	r3,0x1c
8000ad56:	c0 90       	breq	8000ad68 <__avr32_f64_div+0x12c>
8000ad58:	a1 72       	lsl	r2,0x1
8000ad5a:	5c f3       	rol	r3
8000ad5c:	20 17       	sub	r7,1
8000ad5e:	a3 9a       	lsr	r10,0x3
8000ad60:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000ad64:	a3 9b       	lsr	r11,0x3
8000ad66:	c0 58       	rjmp	8000ad70 <__avr32_f64_div+0x134>
8000ad68:	a5 8a       	lsr	r10,0x4
8000ad6a:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000ad6e:	a5 8b       	lsr	r11,0x4
8000ad70:	58 07       	cp.w	r7,0
8000ad72:	e0 8a 00 8b 	brle	8000ae88 <__avr32_f64_div_res_subnormal>
8000ad76:	e0 12 ff 00 	andl	r2,0xff00
8000ad7a:	e8 12 00 80 	orl	r2,0x80
8000ad7e:	e6 08 06 40 	mulu.d	r0,r3,r8
8000ad82:	e4 09 07 40 	macu.d	r0,r2,r9
8000ad86:	e4 08 06 44 	mulu.d	r4,r2,r8
8000ad8a:	e6 09 06 48 	mulu.d	r8,r3,r9
8000ad8e:	00 05       	add	r5,r0
8000ad90:	f0 01 00 48 	adc	r8,r8,r1
8000ad94:	5c 09       	acr	r9
8000ad96:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000ad9a:	58 04       	cp.w	r4,0
8000ad9c:	5c 25       	cpc	r5

8000ad9e <__avr32_f64_div_round_subnormal>:
8000ad9e:	f4 08 13 00 	cpc	r8,r10
8000ada2:	f6 09 13 00 	cpc	r9,r11
8000ada6:	5f 36       	srlo	r6
8000ada8:	f8 06 17 00 	moveq	r6,r12
8000adac:	e4 0a 16 08 	lsr	r10,r2,0x8
8000adb0:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000adb4:	e6 0b 16 08 	lsr	r11,r3,0x8
8000adb8:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000adbc:	ed be 00 1f 	bld	lr,0x1f
8000adc0:	ef bb 00 1f 	bst	r11,0x1f
8000adc4:	0c 0a       	add	r10,r6
8000adc6:	5c 0b       	acr	r11
8000adc8:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000adcc:	e4 1b 00 0f 	andh	r11,0xf
8000add0:	14 4b       	or	r11,r10
8000add2:	e0 81 00 a7 	brne	8000af20 <__avr32_f64_div_res_subnormal+0x98>
8000add6:	f2 06 16 14 	lsr	r6,r9,0x14
8000adda:	ab d6       	cbr	r6,0xb
8000addc:	e0 46 07 ff 	cp.w	r6,2047
8000ade0:	e0 81 00 a4 	brne	8000af28 <__avr32_f64_div_res_subnormal+0xa0>
8000ade4:	c9 e8       	rjmp	8000af20 <__avr32_f64_div_res_subnormal+0x98>
8000ade6:	e4 19 00 0f 	andh	r9,0xf
8000adea:	10 49       	or	r9,r8
8000adec:	e0 81 00 9a 	brne	8000af20 <__avr32_f64_div_res_subnormal+0x98>
8000adf0:	c9 28       	rjmp	8000af14 <__avr32_f64_div_res_subnormal+0x8c>
8000adf2:	a3 7b       	lsl	r11,0x3
8000adf4:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000adf8:	a3 7a       	lsl	r10,0x3
8000adfa:	f5 eb 10 04 	or	r4,r10,r11
8000adfe:	e0 80 00 a0 	breq	8000af3e <__avr32_f64_div_op1_zero>
8000ae02:	f6 04 12 00 	clz	r4,r11
8000ae06:	c1 70       	breq	8000ae34 <__avr32_f64_div_round_subnormal+0x96>
8000ae08:	c0 c3       	brcs	8000ae20 <__avr32_f64_div_round_subnormal+0x82>
8000ae0a:	e8 05 11 20 	rsub	r5,r4,32
8000ae0e:	f6 04 09 4b 	lsl	r11,r11,r4
8000ae12:	f4 05 0a 45 	lsr	r5,r10,r5
8000ae16:	0a 4b       	or	r11,r5
8000ae18:	f4 04 09 4a 	lsl	r10,r10,r4
8000ae1c:	08 17       	sub	r7,r4
8000ae1e:	c0 b8       	rjmp	8000ae34 <__avr32_f64_div_round_subnormal+0x96>
8000ae20:	f4 04 12 00 	clz	r4,r10
8000ae24:	f9 b4 03 00 	movlo	r4,0
8000ae28:	f7 b4 02 e0 	subhs	r4,-32
8000ae2c:	f4 04 09 4b 	lsl	r11,r10,r4
8000ae30:	30 0a       	mov	r10,0
8000ae32:	08 17       	sub	r7,r4
8000ae34:	a3 8a       	lsr	r10,0x2
8000ae36:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000ae3a:	a3 8b       	lsr	r11,0x2
8000ae3c:	c1 0b       	rjmp	8000ac5c <__avr32_f64_div+0x20>
8000ae3e:	a3 79       	lsl	r9,0x3
8000ae40:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000ae44:	a3 78       	lsl	r8,0x3
8000ae46:	f3 e8 10 04 	or	r4,r9,r8
8000ae4a:	c6 f0       	breq	8000af28 <__avr32_f64_div_res_subnormal+0xa0>
8000ae4c:	f2 04 12 00 	clz	r4,r9
8000ae50:	c1 70       	breq	8000ae7e <__avr32_f64_div_round_subnormal+0xe0>
8000ae52:	c0 c3       	brcs	8000ae6a <__avr32_f64_div_round_subnormal+0xcc>
8000ae54:	e8 05 11 20 	rsub	r5,r4,32
8000ae58:	f2 04 09 49 	lsl	r9,r9,r4
8000ae5c:	f0 05 0a 45 	lsr	r5,r8,r5
8000ae60:	0a 49       	or	r9,r5
8000ae62:	f0 04 09 48 	lsl	r8,r8,r4
8000ae66:	08 16       	sub	r6,r4
8000ae68:	c0 b8       	rjmp	8000ae7e <__avr32_f64_div_round_subnormal+0xe0>
8000ae6a:	f0 04 12 00 	clz	r4,r8
8000ae6e:	f9 b4 03 00 	movlo	r4,0
8000ae72:	f7 b4 02 e0 	subhs	r4,-32
8000ae76:	f0 04 09 49 	lsl	r9,r8,r4
8000ae7a:	30 08       	mov	r8,0
8000ae7c:	08 16       	sub	r6,r4
8000ae7e:	a3 88       	lsr	r8,0x2
8000ae80:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000ae84:	a3 89       	lsr	r9,0x2
8000ae86:	cf ba       	rjmp	8000ac7c <__avr32_f64_div+0x40>

8000ae88 <__avr32_f64_div_res_subnormal>:
8000ae88:	5c 37       	neg	r7
8000ae8a:	2f f7       	sub	r7,-1
8000ae8c:	f1 b7 04 c0 	satu	r7,0x6
8000ae90:	e0 47 00 20 	cp.w	r7,32
8000ae94:	c1 54       	brge	8000aebe <__avr32_f64_div_res_subnormal+0x36>
8000ae96:	ee 06 11 20 	rsub	r6,r7,32
8000ae9a:	e4 07 0a 42 	lsr	r2,r2,r7
8000ae9e:	e6 06 09 4c 	lsl	r12,r3,r6
8000aea2:	18 42       	or	r2,r12
8000aea4:	e6 07 0a 43 	lsr	r3,r3,r7
8000aea8:	f4 06 09 41 	lsl	r1,r10,r6
8000aeac:	f4 07 0a 4a 	lsr	r10,r10,r7
8000aeb0:	f6 06 09 4c 	lsl	r12,r11,r6
8000aeb4:	18 4a       	or	r10,r12
8000aeb6:	f6 07 0a 4b 	lsr	r11,r11,r7
8000aeba:	30 00       	mov	r0,0
8000aebc:	c1 58       	rjmp	8000aee6 <__avr32_f64_div_res_subnormal+0x5e>
8000aebe:	ee 06 11 20 	rsub	r6,r7,32
8000aec2:	f9 b0 00 00 	moveq	r0,0
8000aec6:	f9 bc 00 00 	moveq	r12,0
8000aeca:	c0 50       	breq	8000aed4 <__avr32_f64_div_res_subnormal+0x4c>
8000aecc:	f4 06 09 40 	lsl	r0,r10,r6
8000aed0:	f6 06 09 4c 	lsl	r12,r11,r6
8000aed4:	e6 07 0a 42 	lsr	r2,r3,r7
8000aed8:	30 03       	mov	r3,0
8000aeda:	f4 07 0a 41 	lsr	r1,r10,r7
8000aede:	18 41       	or	r1,r12
8000aee0:	f6 07 0a 4a 	lsr	r10,r11,r7
8000aee4:	30 0b       	mov	r11,0
8000aee6:	e0 12 ff 00 	andl	r2,0xff00
8000aeea:	e8 12 00 80 	orl	r2,0x80
8000aeee:	e6 08 06 46 	mulu.d	r6,r3,r8
8000aef2:	e4 09 07 46 	macu.d	r6,r2,r9
8000aef6:	e4 08 06 44 	mulu.d	r4,r2,r8
8000aefa:	e6 09 06 48 	mulu.d	r8,r3,r9
8000aefe:	0c 05       	add	r5,r6
8000af00:	f0 07 00 48 	adc	r8,r8,r7
8000af04:	5c 09       	acr	r9
8000af06:	30 07       	mov	r7,0
8000af08:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000af0c:	00 34       	cp.w	r4,r0
8000af0e:	e2 05 13 00 	cpc	r5,r1
8000af12:	c4 6b       	rjmp	8000ad9e <__avr32_f64_div_round_subnormal>
8000af14:	1c 9b       	mov	r11,lr
8000af16:	e6 1b 80 00 	andh	r11,0x8000,COH
8000af1a:	30 0a       	mov	r10,0
8000af1c:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000af20:	3f fb       	mov	r11,-1
8000af22:	30 0a       	mov	r10,0
8000af24:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000af28:	f5 eb 10 04 	or	r4,r10,r11
8000af2c:	c0 90       	breq	8000af3e <__avr32_f64_div_op1_zero>
8000af2e:	1c 9b       	mov	r11,lr
8000af30:	e6 1b 80 00 	andh	r11,0x8000,COH
8000af34:	ea 1b 7f f0 	orh	r11,0x7ff0
8000af38:	30 0a       	mov	r10,0
8000af3a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000af3e <__avr32_f64_div_op1_zero>:
8000af3e:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000af42:	ce f0       	breq	8000af20 <__avr32_f64_div_res_subnormal+0x98>
8000af44:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000af48:	e0 44 07 ff 	cp.w	r4,2047
8000af4c:	ce 41       	brne	8000af14 <__avr32_f64_div_res_subnormal+0x8c>
8000af4e:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000af52:	ce 10       	breq	8000af14 <__avr32_f64_div_res_subnormal+0x8c>
8000af54:	ce 6b       	rjmp	8000af20 <__avr32_f64_div_res_subnormal+0x98>
8000af56:	d7 03       	nop

8000af58 <__avr32_umod64>:
8000af58:	d4 31       	pushm	r0-r7,lr
8000af5a:	1a 97       	mov	r7,sp
8000af5c:	20 2d       	sub	sp,8
8000af5e:	10 96       	mov	r6,r8
8000af60:	12 9e       	mov	lr,r9
8000af62:	14 9c       	mov	r12,r10
8000af64:	16 93       	mov	r3,r11
8000af66:	16 95       	mov	r5,r11
8000af68:	58 09       	cp.w	r9,0
8000af6a:	e0 81 00 89 	brne	8000b07c <__avr32_umod64+0x124>
8000af6e:	16 38       	cp.w	r8,r11
8000af70:	e0 88 00 12 	brls	8000af94 <__avr32_umod64+0x3c>
8000af74:	f0 08 12 00 	clz	r8,r8
8000af78:	c5 20       	breq	8000b01c <__avr32_umod64+0xc4>
8000af7a:	f6 08 09 45 	lsl	r5,r11,r8
8000af7e:	ec 08 09 46 	lsl	r6,r6,r8
8000af82:	f0 0b 11 20 	rsub	r11,r8,32
8000af86:	f4 08 09 4c 	lsl	r12,r10,r8
8000af8a:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000af8e:	f7 e5 10 05 	or	r5,r11,r5
8000af92:	c4 58       	rjmp	8000b01c <__avr32_umod64+0xc4>
8000af94:	58 08       	cp.w	r8,0
8000af96:	c0 51       	brne	8000afa0 <__avr32_umod64+0x48>
8000af98:	30 19       	mov	r9,1
8000af9a:	f2 08 0d 08 	divu	r8,r9,r8
8000af9e:	10 96       	mov	r6,r8
8000afa0:	ec 08 12 00 	clz	r8,r6
8000afa4:	c0 31       	brne	8000afaa <__avr32_umod64+0x52>
8000afa6:	0c 15       	sub	r5,r6
8000afa8:	c3 a8       	rjmp	8000b01c <__avr32_umod64+0xc4>
8000afaa:	f0 03 11 20 	rsub	r3,r8,32
8000afae:	f4 03 0a 4b 	lsr	r11,r10,r3
8000afb2:	ec 08 09 46 	lsl	r6,r6,r8
8000afb6:	ea 08 09 49 	lsl	r9,r5,r8
8000afba:	ea 03 0a 43 	lsr	r3,r5,r3
8000afbe:	f7 e9 10 09 	or	r9,r11,r9
8000afc2:	ec 0e 16 10 	lsr	lr,r6,0x10
8000afc6:	eb d6 c0 10 	bfextu	r5,r6,0x0,0x10
8000afca:	e6 0e 0d 02 	divu	r2,r3,lr
8000afce:	f2 0c 16 10 	lsr	r12,r9,0x10
8000afd2:	ea 02 02 4b 	mul	r11,r5,r2
8000afd6:	f9 e3 11 0c 	or	r12,r12,r3<<0x10
8000afda:	16 3c       	cp.w	r12,r11
8000afdc:	c0 92       	brcc	8000afee <__avr32_umod64+0x96>
8000afde:	0c 0c       	add	r12,r6
8000afe0:	0c 3c       	cp.w	r12,r6
8000afe2:	c0 63       	brcs	8000afee <__avr32_umod64+0x96>
8000afe4:	f8 06 00 03 	add	r3,r12,r6
8000afe8:	16 3c       	cp.w	r12,r11
8000afea:	e6 0c 17 30 	movlo	r12,r3
8000afee:	f8 0b 01 03 	sub	r3,r12,r11
8000aff2:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000aff6:	e6 0e 0d 02 	divu	r2,r3,lr
8000affa:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000affe:	a5 35       	mul	r5,r2
8000b000:	0a 39       	cp.w	r9,r5
8000b002:	c0 92       	brcc	8000b014 <__avr32_umod64+0xbc>
8000b004:	0c 09       	add	r9,r6
8000b006:	0c 39       	cp.w	r9,r6
8000b008:	c0 63       	brcs	8000b014 <__avr32_umod64+0xbc>
8000b00a:	f2 06 00 0b 	add	r11,r9,r6
8000b00e:	0a 39       	cp.w	r9,r5
8000b010:	f6 09 17 30 	movlo	r9,r11
8000b014:	f2 05 01 05 	sub	r5,r9,r5
8000b018:	f4 08 09 4c 	lsl	r12,r10,r8
8000b01c:	ec 0a 16 10 	lsr	r10,r6,0x10
8000b020:	fd d6 c0 10 	bfextu	lr,r6,0x0,0x10
8000b024:	ea 0a 0d 02 	divu	r2,r5,r10
8000b028:	f8 09 16 10 	lsr	r9,r12,0x10
8000b02c:	fc 02 02 4b 	mul	r11,lr,r2
8000b030:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000b034:	16 39       	cp.w	r9,r11
8000b036:	c0 92       	brcc	8000b048 <__avr32_umod64+0xf0>
8000b038:	0c 09       	add	r9,r6
8000b03a:	0c 39       	cp.w	r9,r6
8000b03c:	c0 63       	brcs	8000b048 <__avr32_umod64+0xf0>
8000b03e:	f2 06 00 05 	add	r5,r9,r6
8000b042:	16 39       	cp.w	r9,r11
8000b044:	ea 09 17 30 	movlo	r9,r5
8000b048:	f2 0b 01 0b 	sub	r11,r9,r11
8000b04c:	f9 dc c0 10 	bfextu	r12,r12,0x0,0x10
8000b050:	f6 0a 0d 0a 	divu	r10,r11,r10
8000b054:	f9 eb 11 0c 	or	r12,r12,r11<<0x10
8000b058:	fc 0a 02 4a 	mul	r10,lr,r10
8000b05c:	14 3c       	cp.w	r12,r10
8000b05e:	c0 92       	brcc	8000b070 <__avr32_umod64+0x118>
8000b060:	0c 0c       	add	r12,r6
8000b062:	0c 3c       	cp.w	r12,r6
8000b064:	c0 63       	brcs	8000b070 <__avr32_umod64+0x118>
8000b066:	f8 06 00 06 	add	r6,r12,r6
8000b06a:	14 3c       	cp.w	r12,r10
8000b06c:	ec 0c 17 30 	movlo	r12,r6
8000b070:	f8 0a 01 0a 	sub	r10,r12,r10
8000b074:	30 0b       	mov	r11,0
8000b076:	f4 08 0a 4a 	lsr	r10,r10,r8
8000b07a:	c8 38       	rjmp	8000b180 <__avr32_umod64+0x228>
8000b07c:	16 39       	cp.w	r9,r11
8000b07e:	e0 8b 00 81 	brhi	8000b180 <__avr32_umod64+0x228>
8000b082:	f2 09 12 00 	clz	r9,r9
8000b086:	c1 21       	brne	8000b0aa <__avr32_umod64+0x152>
8000b088:	10 3a       	cp.w	r10,r8
8000b08a:	5f 2b       	srhs	r11
8000b08c:	1c 33       	cp.w	r3,lr
8000b08e:	5f ba       	srhi	r10
8000b090:	f7 ea 10 0a 	or	r10,r11,r10
8000b094:	f2 0a 18 00 	cp.b	r10,r9
8000b098:	c0 60       	breq	8000b0a4 <__avr32_umod64+0x14c>
8000b09a:	f8 08 01 0b 	sub	r11,r12,r8
8000b09e:	e6 0e 01 45 	sbc	r5,r3,lr
8000b0a2:	16 9c       	mov	r12,r11
8000b0a4:	0a 9b       	mov	r11,r5
8000b0a6:	18 9a       	mov	r10,r12
8000b0a8:	c6 c8       	rjmp	8000b180 <__avr32_umod64+0x228>
8000b0aa:	fc 09 09 45 	lsl	r5,lr,r9
8000b0ae:	f6 09 09 4b 	lsl	r11,r11,r9
8000b0b2:	f2 0c 11 20 	rsub	r12,r9,32
8000b0b6:	f0 09 09 46 	lsl	r6,r8,r9
8000b0ba:	e6 0c 0a 43 	lsr	r3,r3,r12
8000b0be:	f4 0c 0a 42 	lsr	r2,r10,r12
8000b0c2:	f4 09 09 4e 	lsl	lr,r10,r9
8000b0c6:	16 42       	or	r2,r11
8000b0c8:	f0 0c 0a 48 	lsr	r8,r8,r12
8000b0cc:	0a 48       	or	r8,r5
8000b0ce:	f0 01 16 10 	lsr	r1,r8,0x10
8000b0d2:	e6 01 0d 0a 	divu	r10,r3,r1
8000b0d6:	ee eb ff f8 	st.d	r7[-8],r10
8000b0da:	ee f5 ff f8 	ld.w	r5,r7[-8]
8000b0de:	14 9b       	mov	r11,r10
8000b0e0:	e7 d8 c0 10 	bfextu	r3,r8,0x0,0x10
8000b0e4:	e4 0a 16 10 	lsr	r10,r2,0x10
8000b0e8:	f5 e5 11 0a 	or	r10,r10,r5<<0x10
8000b0ec:	f6 03 02 45 	mul	r5,r11,r3
8000b0f0:	0a 3a       	cp.w	r10,r5
8000b0f2:	c1 02       	brcc	8000b112 <__avr32_umod64+0x1ba>
8000b0f4:	20 1b       	sub	r11,1
8000b0f6:	10 0a       	add	r10,r8
8000b0f8:	10 3a       	cp.w	r10,r8
8000b0fa:	c0 c3       	brcs	8000b112 <__avr32_umod64+0x1ba>
8000b0fc:	f6 c0 00 01 	sub	r0,r11,1
8000b100:	ef 40 ff f8 	st.w	r7[-8],r0
8000b104:	f4 08 00 00 	add	r0,r10,r8
8000b108:	0a 3a       	cp.w	r10,r5
8000b10a:	c0 42       	brcc	8000b112 <__avr32_umod64+0x1ba>
8000b10c:	ee fb ff f8 	ld.w	r11,r7[-8]
8000b110:	00 9a       	mov	r10,r0
8000b112:	0a 1a       	sub	r10,r5
8000b114:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000b118:	f4 01 0d 00 	divu	r0,r10,r1
8000b11c:	e5 e1 11 02 	or	r2,r2,r1<<0x10
8000b120:	e0 03 02 43 	mul	r3,r0,r3
8000b124:	00 91       	mov	r1,r0
8000b126:	06 32       	cp.w	r2,r3
8000b128:	c0 d2       	brcc	8000b142 <__avr32_umod64+0x1ea>
8000b12a:	20 11       	sub	r1,1
8000b12c:	10 02       	add	r2,r8
8000b12e:	10 32       	cp.w	r2,r8
8000b130:	c0 93       	brcs	8000b142 <__avr32_umod64+0x1ea>
8000b132:	e2 c5 00 01 	sub	r5,r1,1
8000b136:	e4 08 00 0a 	add	r10,r2,r8
8000b13a:	06 32       	cp.w	r2,r3
8000b13c:	c0 32       	brcc	8000b142 <__avr32_umod64+0x1ea>
8000b13e:	0a 91       	mov	r1,r5
8000b140:	14 92       	mov	r2,r10
8000b142:	e3 eb 11 0b 	or	r11,r1,r11<<0x10
8000b146:	06 12       	sub	r2,r3
8000b148:	f6 06 06 4a 	mulu.d	r10,r11,r6
8000b14c:	14 95       	mov	r5,r10
8000b14e:	04 3b       	cp.w	r11,r2
8000b150:	e0 8b 00 08 	brhi	8000b160 <__avr32_umod64+0x208>
8000b154:	5f 03       	sreq	r3
8000b156:	1c 3a       	cp.w	r10,lr
8000b158:	5f ba       	srhi	r10
8000b15a:	e7 ea 00 0a 	and	r10,r3,r10
8000b15e:	c0 60       	breq	8000b16a <__avr32_umod64+0x212>
8000b160:	ea 06 01 0a 	sub	r10,r5,r6
8000b164:	f6 08 01 4b 	sbc	r11,r11,r8
8000b168:	14 95       	mov	r5,r10
8000b16a:	fc 05 01 0a 	sub	r10,lr,r5
8000b16e:	e4 0b 01 42 	sbc	r2,r2,r11
8000b172:	e4 09 0a 4b 	lsr	r11,r2,r9
8000b176:	f4 09 0a 4a 	lsr	r10,r10,r9
8000b17a:	e4 0c 09 42 	lsl	r2,r2,r12
8000b17e:	04 4a       	or	r10,r2
8000b180:	2f ed       	sub	sp,-8
8000b182:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000b200 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000b200:	c0 08       	rjmp	8000b200 <_evba>
	...

8000b204 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000b204:	c0 08       	rjmp	8000b204 <_handle_TLB_Multiple_Hit>
	...

8000b208 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000b208:	c0 08       	rjmp	8000b208 <_handle_Bus_Error_Data_Fetch>
	...

8000b20c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000b20c:	c0 08       	rjmp	8000b20c <_handle_Bus_Error_Instruction_Fetch>
	...

8000b210 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000b210:	c0 08       	rjmp	8000b210 <_handle_NMI>
	...

8000b214 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000b214:	c0 08       	rjmp	8000b214 <_handle_Instruction_Address>
	...

8000b218 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000b218:	c0 08       	rjmp	8000b218 <_handle_ITLB_Protection>
	...

8000b21c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000b21c:	c0 08       	rjmp	8000b21c <_handle_Breakpoint>
	...

8000b220 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000b220:	c0 08       	rjmp	8000b220 <_handle_Illegal_Opcode>
	...

8000b224 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000b224:	c0 08       	rjmp	8000b224 <_handle_Unimplemented_Instruction>
	...

8000b228 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000b228:	c0 08       	rjmp	8000b228 <_handle_Privilege_Violation>
	...

8000b22c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000b22c:	c0 08       	rjmp	8000b22c <_handle_Floating_Point>
	...

8000b230 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000b230:	c0 08       	rjmp	8000b230 <_handle_Coprocessor_Absent>
	...

8000b234 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000b234:	c0 08       	rjmp	8000b234 <_handle_Data_Address_Read>
	...

8000b238 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000b238:	c0 08       	rjmp	8000b238 <_handle_Data_Address_Write>
	...

8000b23c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000b23c:	c0 08       	rjmp	8000b23c <_handle_DTLB_Protection_Read>
	...

8000b240 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000b240:	c0 08       	rjmp	8000b240 <_handle_DTLB_Protection_Write>
	...

8000b244 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000b244:	c0 08       	rjmp	8000b244 <_handle_DTLB_Modified>
	...

8000b250 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000b250:	c0 08       	rjmp	8000b250 <_handle_ITLB_Miss>
	...

8000b260 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000b260:	c0 08       	rjmp	8000b260 <_handle_DTLB_Miss_Read>
	...

8000b270 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000b270:	c0 08       	rjmp	8000b270 <_handle_DTLB_Miss_Write>
	...

8000b300 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000b300:	c0 08       	rjmp	8000b300 <_handle_Supervisor_Call>
8000b302:	d7 03       	nop

8000b304 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b304:	30 0c       	mov	r12,0
8000b306:	fe b0 ba c1 	rcall	80002888 <_get_interrupt_handler>
8000b30a:	58 0c       	cp.w	r12,0
8000b30c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b310:	d6 03       	rete

8000b312 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b312:	30 1c       	mov	r12,1
8000b314:	fe b0 ba ba 	rcall	80002888 <_get_interrupt_handler>
8000b318:	58 0c       	cp.w	r12,0
8000b31a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b31e:	d6 03       	rete

8000b320 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b320:	30 2c       	mov	r12,2
8000b322:	fe b0 ba b3 	rcall	80002888 <_get_interrupt_handler>
8000b326:	58 0c       	cp.w	r12,0
8000b328:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b32c:	d6 03       	rete

8000b32e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b32e:	30 3c       	mov	r12,3
8000b330:	fe b0 ba ac 	rcall	80002888 <_get_interrupt_handler>
8000b334:	58 0c       	cp.w	r12,0
8000b336:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b33a:	d6 03       	rete
8000b33c:	d7 03       	nop
8000b33e:	d7 03       	nop
8000b340:	d7 03       	nop
8000b342:	d7 03       	nop
8000b344:	d7 03       	nop
8000b346:	d7 03       	nop
8000b348:	d7 03       	nop
8000b34a:	d7 03       	nop
8000b34c:	d7 03       	nop
8000b34e:	d7 03       	nop
8000b350:	d7 03       	nop
8000b352:	d7 03       	nop
8000b354:	d7 03       	nop
8000b356:	d7 03       	nop
8000b358:	d7 03       	nop
8000b35a:	d7 03       	nop
8000b35c:	d7 03       	nop
8000b35e:	d7 03       	nop
8000b360:	d7 03       	nop
8000b362:	d7 03       	nop
8000b364:	d7 03       	nop
8000b366:	d7 03       	nop
8000b368:	d7 03       	nop
8000b36a:	d7 03       	nop
8000b36c:	d7 03       	nop
8000b36e:	d7 03       	nop
8000b370:	d7 03       	nop
8000b372:	d7 03       	nop
8000b374:	d7 03       	nop
8000b376:	d7 03       	nop
8000b378:	d7 03       	nop
8000b37a:	d7 03       	nop
8000b37c:	d7 03       	nop
8000b37e:	d7 03       	nop
8000b380:	d7 03       	nop
8000b382:	d7 03       	nop
8000b384:	d7 03       	nop
8000b386:	d7 03       	nop
8000b388:	d7 03       	nop
8000b38a:	d7 03       	nop
8000b38c:	d7 03       	nop
8000b38e:	d7 03       	nop
8000b390:	d7 03       	nop
8000b392:	d7 03       	nop
8000b394:	d7 03       	nop
8000b396:	d7 03       	nop
8000b398:	d7 03       	nop
8000b39a:	d7 03       	nop
8000b39c:	d7 03       	nop
8000b39e:	d7 03       	nop
8000b3a0:	d7 03       	nop
8000b3a2:	d7 03       	nop
8000b3a4:	d7 03       	nop
8000b3a6:	d7 03       	nop
8000b3a8:	d7 03       	nop
8000b3aa:	d7 03       	nop
8000b3ac:	d7 03       	nop
8000b3ae:	d7 03       	nop
8000b3b0:	d7 03       	nop
8000b3b2:	d7 03       	nop
8000b3b4:	d7 03       	nop
8000b3b6:	d7 03       	nop
8000b3b8:	d7 03       	nop
8000b3ba:	d7 03       	nop
8000b3bc:	d7 03       	nop
8000b3be:	d7 03       	nop
8000b3c0:	d7 03       	nop
8000b3c2:	d7 03       	nop
8000b3c4:	d7 03       	nop
8000b3c6:	d7 03       	nop
8000b3c8:	d7 03       	nop
8000b3ca:	d7 03       	nop
8000b3cc:	d7 03       	nop
8000b3ce:	d7 03       	nop
8000b3d0:	d7 03       	nop
8000b3d2:	d7 03       	nop
8000b3d4:	d7 03       	nop
8000b3d6:	d7 03       	nop
8000b3d8:	d7 03       	nop
8000b3da:	d7 03       	nop
8000b3dc:	d7 03       	nop
8000b3de:	d7 03       	nop
8000b3e0:	d7 03       	nop
8000b3e2:	d7 03       	nop
8000b3e4:	d7 03       	nop
8000b3e6:	d7 03       	nop
8000b3e8:	d7 03       	nop
8000b3ea:	d7 03       	nop
8000b3ec:	d7 03       	nop
8000b3ee:	d7 03       	nop
8000b3f0:	d7 03       	nop
8000b3f2:	d7 03       	nop
8000b3f4:	d7 03       	nop
8000b3f6:	d7 03       	nop
8000b3f8:	d7 03       	nop
8000b3fa:	d7 03       	nop
8000b3fc:	d7 03       	nop
8000b3fe:	d7 03       	nop
