Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Aug 16 11:37:20 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicCommMod_wrapper_timing_summary_routed.rpt -rpx iicCommMod_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicCommMod_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.394        0.000                      0                 7068        0.021        0.000                      0                 7068        4.020        0.000                       0                  2951  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.394        0.000                      0                 7068        0.021        0.000                      0                 7068        4.020        0.000                       0                  2951  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 1.396ns (21.264%)  route 5.169ns (78.736%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.844     3.138    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.245    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.369 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.328     4.697    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.821 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.754     5.575    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.699 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.718     6.417    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X38Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.533 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=7, routed)           0.970     7.502    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X42Y78         LUT5 (Prop_lut5_I2_O)        0.328     7.830 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=48, routed)          0.804     8.635    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.124     8.759 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_2__0/O
                         net (fo=2, routed)           0.944     9.703    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.509    12.688    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.097    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 1.396ns (21.264%)  route 5.169ns (78.735%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.844     3.138    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.245    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.369 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.328     4.697    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.821 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.754     5.575    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.699 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.718     6.417    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X38Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.533 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=7, routed)           0.970     7.502    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X42Y78         LUT5 (Prop_lut5_I2_O)        0.328     7.830 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=48, routed)          0.953     8.783    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.124     8.907 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_7/O
                         net (fo=2, routed)           0.796     9.703    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/rnext[1]
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.509    12.688    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.097    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 1.396ns (21.296%)  route 5.159ns (78.704%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.844     3.138    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.245    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.369 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.328     4.697    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.821 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.754     5.575    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.699 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.718     6.417    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X38Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.533 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=7, routed)           0.970     7.502    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X42Y78         LUT5 (Prop_lut5_I2_O)        0.328     7.830 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=48, routed)          0.764     8.594    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_4/O
                         net (fo=2, routed)           0.975     9.693    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/rnext[4]
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.509    12.688    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.097    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.396ns (21.446%)  route 5.113ns (78.554%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.844     3.138    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.245    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.369 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.328     4.697    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.821 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.754     5.575    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.699 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.718     6.417    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X38Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.533 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=7, routed)           0.970     7.502    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X42Y78         LUT5 (Prop_lut5_I2_O)        0.328     7.830 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=48, routed)          0.882     8.712    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.124     8.836 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, routed)           0.811     9.647    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/rnext[5]
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.509    12.688    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.097    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.396ns (21.633%)  route 5.057ns (78.367%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.844     3.138    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.245    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.369 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.328     4.697    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.821 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.754     5.575    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.699 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.718     6.417    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X38Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.533 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=7, routed)           0.970     7.502    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X42Y78         LUT5 (Prop_lut5_I2_O)        0.328     7.830 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=48, routed)          0.807     8.638    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X38Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.762 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.830     9.591    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.509    12.688    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.097    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 1.396ns (21.647%)  route 5.053ns (78.353%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.844     3.138    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.245    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.369 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.328     4.697    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.821 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.754     5.575    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.699 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.718     6.417    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X38Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.533 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=7, routed)           0.970     7.502    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X42Y78         LUT5 (Prop_lut5_I2_O)        0.328     7.830 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=48, routed)          0.793     8.624    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X39Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.748 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_5/O
                         net (fo=2, routed)           0.839     9.587    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/rnext[3]
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.509    12.688    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y31         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.817    
                         clock uncertainty           -0.154    12.663    
    RAMB18_X2Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.097    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 0.642ns (9.375%)  route 6.206ns (90.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.675     2.969    iicCommMod_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y74         FDRE                                         r  iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.103     6.590    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.714 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=840, routed)         3.103     9.817    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/SR[0]
    SLICE_X28Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.508    12.687    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X28Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[5]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429    12.333    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[5]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 0.642ns (9.375%)  route 6.206ns (90.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.675     2.969    iicCommMod_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y74         FDRE                                         r  iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.103     6.590    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.714 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=840, routed)         3.103     9.817    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/SR[0]
    SLICE_X28Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.508    12.687    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X28Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[6]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429    12.333    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[6]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 0.642ns (9.375%)  route 6.206ns (90.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.675     2.969    iicCommMod_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y74         FDRE                                         r  iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.103     6.590    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.714 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=840, routed)         3.103     9.817    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/SR[0]
    SLICE_X28Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.508    12.687    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X28Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[7]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429    12.333    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/usedw_reg[7]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/dout_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.642ns (9.381%)  route 6.202ns (90.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.675     2.969    iicCommMod_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y74         FDRE                                         r  iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  iicCommMod_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.103     6.590    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     6.714 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=840, routed)         3.099     9.813    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/SR[0]
    SLICE_X29Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/dout_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.508    12.687    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X29Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/dout_valid_reg/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X29Y75         FDRE (Setup_fdre_C_R)       -0.429    12.333    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/dout_valid_reg
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  2.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/iic_addr_1_read_reg_371_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.519%)  route 0.216ns (60.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.548     0.884    iicCommMod_i/iiccommmod_0/inst/ap_clk
    SLICE_X48Y81         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iic_addr_1_read_reg_371_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  iicCommMod_i/iiccommmod_0/inst/iic_addr_1_read_reg_371_reg[10]/Q
                         net (fo=1, routed)           0.216     1.240    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/iic_addr_1_read_reg_371_reg[31][10]
    SLICE_X50Y83         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.813     1.179    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y83         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[10]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.075     1.219    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/iic_addr_1_read_reg_371_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.801%)  route 0.213ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.548     0.884    iicCommMod_i/iiccommmod_0/inst/ap_clk
    SLICE_X48Y81         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iic_addr_1_read_reg_371_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  iicCommMod_i/iiccommmod_0/inst/iic_addr_1_read_reg_371_reg[13]/Q
                         net (fo=1, routed)           0.213     1.238    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/iic_addr_1_read_reg_371_reg[31][13]
    SLICE_X50Y83         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.813     1.179    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y83         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[13]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.063     1.207    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.378%)  route 0.217ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.545     0.881    iicCommMod_i/iiccommmod_0/inst/ap_clk
    SLICE_X49Y78         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  iicCommMod_i/iiccommmod_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.217     1.239    iicCommMod_i/iiccommmod_0/inst/ap_CS_fsm_reg_n_0_[1]
    SLICE_X51Y76         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.805     1.171    iicCommMod_i/iiccommmod_0/inst/ap_clk
    SLICE_X51Y76         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.070     1.206    iicCommMod_i/iiccommmod_0/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/iic_addr_1_read_reg_371_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.402%)  route 0.217ns (60.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.548     0.884    iicCommMod_i/iiccommmod_0/inst/ap_clk
    SLICE_X48Y81         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iic_addr_1_read_reg_371_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  iicCommMod_i/iiccommmod_0/inst/iic_addr_1_read_reg_371_reg[14]/Q
                         net (fo=1, routed)           0.217     1.241    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/iic_addr_1_read_reg_371_reg[31][14]
    SLICE_X50Y83         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.813     1.179    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y83         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[14]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.063     1.207    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/iic_addr_14_read_reg_417_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_rx_fifo_outValue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.101%)  route 0.229ns (61.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.555     0.891    iicCommMod_i/iiccommmod_0/inst/ap_clk
    SLICE_X40Y92         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iic_addr_14_read_reg_417_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  iicCommMod_i/iiccommmod_0/inst/iic_addr_14_read_reg_417_reg[4]/Q
                         net (fo=1, routed)           0.229     1.261    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/iic_addr_14_read_reg_417_reg[31][4]
    SLICE_X50Y92         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_rx_fifo_outValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.819     1.185    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y92         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_rx_fifo_outValue_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.063     1.213    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_rx_fifo_outValue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/invalid_len_event_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.564%)  route 0.267ns (65.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.553     0.889    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/ap_clk
    SLICE_X48Y88         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/invalid_len_event_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/invalid_len_event_reg2_reg/Q
                         net (fo=5, routed)           0.267     1.297    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/fifo_resp/in[0]
    SLICE_X50Y82         SRL16E                                       r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.812     1.178    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/fifo_resp/ap_clk
    SLICE_X50Y82         SRL16E                                       r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.245    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.737%)  route 0.230ns (55.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.552     0.888    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y93         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/rdata_reg[6]/Q
                         net (fo=2, routed)           0.230     1.258    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[6]
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.303 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     1.303    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.824     1.190    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y93         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.092     1.247    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.991%)  route 0.227ns (55.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.549     0.885    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y87         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/rdata_reg[21]/Q
                         net (fo=2, routed)           0.227     1.253    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[21]
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.298 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.298    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X43Y86         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.819     1.185    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y86         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.091     1.241    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.636     0.972    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.116     1.229    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X42Y109        SRL16E                                       r  iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.909     1.275    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X42Y109        SRL16E                                       r  iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.286     0.989    
    SLICE_X42Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.172    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/gen_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.481%)  route 0.205ns (49.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.633     0.969    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X50Y109        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164     1.133 f  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d2_reg/Q
                         net (fo=3, routed)           0.205     1.338    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d2
    SLICE_X48Y112        LUT4 (Prop_lut4_I1_O)        0.045     1.383 r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/gen_start_i_1/O
                         net (fo=1, routed)           0.000     1.383    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/gen_start_i_1_n_0
    SLICE_X48Y112        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/gen_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.906     1.272    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X48Y112        FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/gen_start_reg/C
                         clock pessimism             -0.039     1.233    
    SLICE_X48Y112        FDRE (Hold_fdre_C_D)         0.092     1.325    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/gen_start_reg
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y31    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y31    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y29     iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y30     iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y28     iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y109   iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y109   iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y78    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y78    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y75    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73    iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_256/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff4_reg[9]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



