 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 17:41:55 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          1.62
  Critical Path Slack:          -0.17
  Critical Path Clk Period:      1.50
  Total Negative Slack:        -58.36
  No. of Violating Paths:      486.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               3297
  Buf/Inv Cell Count:             683
  Buf Cell Count:                  60
  Inv Cell Count:                 623
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2677
  Sequential Cell Count:          620
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    14821.714956
  Noncombinational Area: 12783.482901
  Buf/Inv Area:           2788.924726
  Total Buffer Area:           377.86
  Total Inverter Area:        2411.06
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             27605.197856
  Design Area:           27605.197856


  Design Rules
  -----------------------------------
  Total Number of Nets:          3319
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                 16.36
  Mapping Optimization:               27.65
  -----------------------------------------
  Overall Compile Time:               54.15
  Overall Compile Wall Clock Time:    55.13

  --------------------------------------------------------------------

  Design  WNS: 0.17  TNS: 58.36  Number of Violating Paths: 486


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
