\hypertarget{x86__64_2src_2cpu_8c}{}\doxysection{Source/\+Kernel/\+Arch/\+CPU/x86\+\_\+64/src/cpu.c File Reference}
\label{x86__64_2src_2cpu_8c}\index{Source/Kernel/Arch/CPU/x86\_64/src/cpu.c@{Source/Kernel/Arch/CPU/x86\_64/src/cpu.c}}
{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stddef.\+h$>$}\newline
{\ttfamily \#include $<$string.\+h$>$}\newline
{\ttfamily \#include $<$kernel\+\_\+output.\+h$>$}\newline
{\ttfamily \#include $<$cpu\+\_\+interrupt.\+h$>$}\newline
{\ttfamily \#include $<$panic.\+h$>$}\newline
{\ttfamily \#include $<$cpu.\+h$>$}\newline
Include dependency graph for cpu.\+c\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{x86__64_2src_2cpu_8c__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structcpu__idt__entry}{cpu\+\_\+idt\+\_\+entry}}
\begin{DoxyCompactList}\small\item\em CPU IDT entry. Describes an entry in the IDT. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structgdt__ptr__t}{gdt\+\_\+ptr\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Define the GDT pointer, contains the address and limit of the GDT. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structidt__ptr__t}{idt\+\_\+ptr\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Define the IDT pointer, contains the address and limit of the IDT. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcpu__tss__entry}{cpu\+\_\+tss\+\_\+entry}}
\begin{DoxyCompactList}\small\item\em CPU TSS abstraction structure. This is the representation the kernel has of an intel\textquotesingle{}s TSS entry. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a14ded244c47bbba850a8a4be6d16c7e3}{MODULE\+\_\+\+NAME}}~\char`\"{}CPU\+\_\+\+X64\char`\"{}
\begin{DoxyCompactList}\small\item\em Current module name. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a68b944b9740fbc254c6bbb1cc38eaea4}{KERNEL\+\_\+\+CS\+\_\+32}}~0x08
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 32 bits code segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a12dea599046847b91e11e40e5756ac7f}{KERNEL\+\_\+\+DS\+\_\+32}}~0x10
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 32 bits data segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a209cb123696486d6801da5e90e443320}{KERNEL\+\_\+\+CS\+\_\+16}}~0x18
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 16 bits ode segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a717f6ed3322d701e32ccd8d00fde54ac}{KERNEL\+\_\+\+DS\+\_\+16}}~0x20
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 16 bits data segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8a407838cebfc779289f3290e4190c49}{KERNEL\+\_\+\+CS\+\_\+64}}~0x28
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 64 bits ode segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9747fca6d155e34fa94adb9af98096d8}{KERNEL\+\_\+\+DS\+\_\+64}}~0x30
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 64 bits data segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aaf91b972db88e6895421b44e37e3f30f}{USER\+\_\+\+CS\+\_\+32}}~0x38
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 32 bits code segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae88d59538aefe35e8cc63c3b20000859}{USER\+\_\+\+DS\+\_\+32}}~0x40
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 32 bits data segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac29340724826e9af7debdfbe70e18aa6}{USER\+\_\+\+CS\+\_\+64}}~0x48
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 64 bits code segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a42ac0e655ebae3ac7583387f80128423}{USER\+\_\+\+DS\+\_\+64}}~0x50
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 64 bits data segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0c72cb3a158f524fa3efaad5c8d1ce3f}{TSS\+\_\+\+SEGMENT}}~0x60
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s TSS segment descriptor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae7f19ed5fcad605215f5a3929ab873ee}{THREAD\+\_\+\+KERNEL\+\_\+\+CS}}~\mbox{\hyperlink{x86__64_2src_2cpu_8c_a8a407838cebfc779289f3290e4190c49}{KERNEL\+\_\+\+CS\+\_\+64}}
\begin{DoxyCompactList}\small\item\em Select the thread code segment. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4d87bedbd58f80c045e57bbd4ea398c4}{THREAD\+\_\+\+KERNEL\+\_\+\+DS}}~\mbox{\hyperlink{x86__64_2src_2cpu_8c_a9747fca6d155e34fa94adb9af98096d8}{KERNEL\+\_\+\+DS\+\_\+64}}
\begin{DoxyCompactList}\small\item\em Select the thread code segment. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a33c8f877757f0484dfa9ef339ca9936f}{KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+64}}~0x00000000
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 64 bits code segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab4dc74bf35c878d5e69c18aa5183fbcc}{KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+64}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 64 bits code segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4beab36327207a8bdbf49bc0ebd8b356}{KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+64}}~0x00000000
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 64 bits data segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae68d2d2e61e0ead405b92fe5aa7ec504}{KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+64}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 64 bits data segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_accf4d67d49a508cfba39b61e96eb7092}{KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+32}}~0x00000000
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 32 bits code segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0e68e1eb6e51e390ebb2bf16a748f2c8}{KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+32}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 32 bits code segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a211745ca19b0386bf3ea9866fadeb5fe}{KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+32}}~0x00000000
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 32 bits data segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a37509abdad6e6066fe2328ff37592f43}{KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+32}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 32 bits data segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0b79c1b48e35895acf4d6e89b55a1aca}{KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+16}}~0x00000000
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 16 bits code segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6a56aca6a34dc774c4cb01c77d3129c}{KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+16}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 16 bits code segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a50c283fcfdc7e322496d33d5bcb6465d}{KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+16}}~0x00000000
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 16 bits data segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2d5346348777e6e576f92b553ffd9d1}{KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+16}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em Kernel\textquotesingle{}s 16 bits data segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5b4c12380649088166329469a3c1660b}{USER\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+64}}~0x00000000
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 64 bits code segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae7d6a18e5fb435339ad689b53d1e837f}{USER\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+64}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 64 bits code segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a467706265a44654b0cdd38989b880c40}{USER\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+64}}~0x00000000
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 64 bits data segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac2d1c04b42d8fa80b509324ff5d6d8e5}{USER\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+64}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 64 bits data segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_abd60a67f165edd9c9c4ec3848d026014}{USER\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+32}}~0x00000000
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 32 bits code segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_abb1e003474cea50af1e6fa9a26c07a31}{USER\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+32}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 32 bits code segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_af6a660cd2cc84a31e832d11ebea458b9}{USER\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+32}}~0x00000000
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 32 bits data segment base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7c3e57f7ca8e856e85291aca38e6fb1e}{USER\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+32}}~0x000\+FFFFF
\begin{DoxyCompactList}\small\item\em User\textquotesingle{}s 32 bits data segment limit address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}{GDT\+\_\+\+FLAG\+\_\+\+GRANULARITY\+\_\+4K}}~0x800000
\begin{DoxyCompactList}\small\item\em GDT granularity flag\+: 4K block. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8c36a8afa09883f3b980ef199ebae5aa}{GDT\+\_\+\+FLAG\+\_\+\+GRANULARITY\+\_\+\+BYTE}}~0x000000
\begin{DoxyCompactList}\small\item\em GDT granularity flag\+: 1B block. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9c3b234b2effd35a29bf723b9f9fbde0}{GDT\+\_\+\+FLAG\+\_\+16\+\_\+\+BIT\+\_\+\+SEGMENT}}~0x000000
\begin{DoxyCompactList}\small\item\em GDT size flag\+: 16b protected mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9257f063c14b793f318ccdae39ee8f27}{GDT\+\_\+\+FLAG\+\_\+32\+\_\+\+BIT\+\_\+\+SEGMENT}}~0x400000
\begin{DoxyCompactList}\small\item\em GDT size flag\+: 32b protected mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad83b0ca80b51513562d604b6623d3034}{GDT\+\_\+\+FLAG\+\_\+64\+\_\+\+BIT\+\_\+\+SEGMENT}}~0x200000
\begin{DoxyCompactList}\small\item\em GDT size flag\+: 64b protected mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a31b7d1d427a6d91d804984e252c85044}{GDT\+\_\+\+FLAG\+\_\+\+AVL}}~0x100000
\begin{DoxyCompactList}\small\item\em GDT AVL flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\+\_\+\+FLAG\+\_\+\+SEGMENT\+\_\+\+PRESENT}}~0x008000
\begin{DoxyCompactList}\small\item\em GDT segment present flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}{GDT\+\_\+\+FLAG\+\_\+\+PL0}}~0x000000
\begin{DoxyCompactList}\small\item\em GDT privilege level flag\+: Ring 0 (kernel). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad14b9fc4e56fbeac8c4c1c3ff498a63a}{GDT\+\_\+\+FLAG\+\_\+\+PL1}}~0x002000
\begin{DoxyCompactList}\small\item\em GDT privilege level flag\+: Ring 1 (kernel-\/). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2bca87bee848acf0a201d89daa2b48f2}{GDT\+\_\+\+FLAG\+\_\+\+PL2}}~0x004000
\begin{DoxyCompactList}\small\item\em GDT privilege level flag\+: Ring 2 (kernel--). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a47eccc1263d5d986e22553e32bce4d04}{GDT\+\_\+\+FLAG\+\_\+\+PL3}}~0x006000
\begin{DoxyCompactList}\small\item\em GDT privilege level flag\+: Ring 3 (user). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3f8e70c04de7b1c3a33f1d9133d3b957}{GDT\+\_\+\+FLAG\+\_\+\+CODE\+\_\+\+TYPE}}~0x001000
\begin{DoxyCompactList}\small\item\em GDT data type flag\+: code. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad736bb7a475f6ecc8f377a026a2f181c}{GDT\+\_\+\+FLAG\+\_\+\+DATA\+\_\+\+TYPE}}~0x001000
\begin{DoxyCompactList}\small\item\em GDT data type flag\+: data. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae9ce26a5aaee07bd87e2221b455da91b}{GDT\+\_\+\+FLAG\+\_\+\+SYSTEM\+\_\+\+TYPE}}~0x000000
\begin{DoxyCompactList}\small\item\em GDT data type flag\+: system. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_af5da0196f96b610ecd477b62f0ac5305}{GDT\+\_\+\+FLAG\+\_\+\+TSS}}~0x09
\begin{DoxyCompactList}\small\item\em GDT TSS flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a622798e042fd13d6cd342a4610bd5677}{GDT\+\_\+\+TYPE\+\_\+\+EXECUTABLE}}~0x8
\begin{DoxyCompactList}\small\item\em GDT access byte flag\+: executable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad5ec8534f87ba806f223ff3558738df5}{GDT\+\_\+\+TYPE\+\_\+\+GROW\+\_\+\+UP}}~0x4
\begin{DoxyCompactList}\small\item\em GDT access byte flag\+: growth direction up. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a61244d895d21e64b65037f5bfb8eec41}{GDT\+\_\+\+TYPE\+\_\+\+GROW\+\_\+\+DOWN}}~0x0
\begin{DoxyCompactList}\small\item\em GDT access byte flag\+: growth direction down. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1d5541972939e3db6ab012dfb1e8ca6b}{GDT\+\_\+\+TYPE\+\_\+\+CONFORMING}}~0x4
\begin{DoxyCompactList}\small\item\em GDT access byte flag\+: conforming code. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4eb35c96633c8b5efafb96e12bcbe5b2}{GDT\+\_\+\+TYPE\+\_\+\+PROTECTED}}~0x0
\begin{DoxyCompactList}\small\item\em GDT access byte flag\+: protected. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a798a70f09e14eff9766a987619bb14f5}{GDT\+\_\+\+TYPE\+\_\+\+READABLE}}~0x2
\begin{DoxyCompactList}\small\item\em GDT access byte flag\+: readable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_acaec0cb5d3665b7a965454741f59830e}{GDT\+\_\+\+TYPE\+\_\+\+WRITABLE}}~0x2
\begin{DoxyCompactList}\small\item\em GDT access byte flag\+: writable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a969141801108555f5cfdbf86c8525da1}{GDT\+\_\+\+TYPE\+\_\+\+ACCESSED}}~0x1
\begin{DoxyCompactList}\small\item\em GDT access byte flag\+: accessed byte. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9a6527e55b5e135419c71b7283f5a5b2}{IDT\+\_\+\+FLAG\+\_\+\+STORAGE\+\_\+\+SEG}}~0x10
\begin{DoxyCompactList}\small\item\em IDT flag\+: storage segment. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad9fe2663969501bcffb2ce7f50de4321}{IDT\+\_\+\+FLAG\+\_\+\+PL0}}~0x00
\begin{DoxyCompactList}\small\item\em IDT flag\+: privilege level, ring 0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa324eb394bc82d8df6c28ee306b87e5a}{IDT\+\_\+\+FLAG\+\_\+\+PL1}}~0x20
\begin{DoxyCompactList}\small\item\em IDT flag\+: privilege level, ring 1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2a33a16204bac35f6d563318b3239777}{IDT\+\_\+\+FLAG\+\_\+\+PL2}}~0x40
\begin{DoxyCompactList}\small\item\em IDT flag\+: privilege level, ring 2. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2a29a1265ef69b55bfa5a5e3e664bf91}{IDT\+\_\+\+FLAG\+\_\+\+PL3}}~0x60
\begin{DoxyCompactList}\small\item\em IDT flag\+: privilege level, ring 3. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a655be59845ed69ebd5b95e3ec05a0671}{IDT\+\_\+\+FLAG\+\_\+\+PRESENT}}~0x80
\begin{DoxyCompactList}\small\item\em IDT flag\+: interrupt present. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a98743f57f10f81b4d6ebaa17f5e8c503}{IDT\+\_\+\+TYPE\+\_\+\+TASK\+\_\+\+GATE}}~0x05
\begin{DoxyCompactList}\small\item\em IDT flag\+: interrupt type task gate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a02d9fee9afa3f2e0c88f95ef47cb9141}{IDT\+\_\+\+TYPE\+\_\+\+INT\+\_\+\+GATE}}~0x0E
\begin{DoxyCompactList}\small\item\em IDT flag\+: interrupt type interrupt gate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1021029b5a224a966cb356460a4aba48}{IDT\+\_\+\+TYPE\+\_\+\+TRAP\+\_\+\+GATE}}~0x0F
\begin{DoxyCompactList}\small\item\em IDT flag\+: interrupt type trap gate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a297f2b8ecd7aef9861d7b84527ee0c4e}{GDT\+\_\+\+ENTRY\+\_\+\+COUNT}}~(13 + \mbox{\hyperlink{config_8h_add08506024a2c5399f9f9f6a797392ef}{MAX\+\_\+\+CPU\+\_\+\+COUNT}})
\begin{DoxyCompactList}\small\item\em Number of entries in the kernel\textquotesingle{}s GDT. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a488e635b70949c3a871802bc06cd32aa}{CPUID\+\_\+\+GETVENDORSTRING}}~0x00000000
\begin{DoxyCompactList}\small\item\em Request vendor string. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a16d268ca8ae1c52522b46a0b7d6ed2e1}{CPUID\+\_\+\+GETFEATURES}}~0x00000001
\begin{DoxyCompactList}\small\item\em Request capabled CPUID features. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6614cebe98e46204523fade29477d39b}{CPUID\+\_\+\+GETTLB}}~0x00000002
\begin{DoxyCompactList}\small\item\em Request TLB. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2d1a27bc2a60d04a9a938cc5f6662b02}{CPUID\+\_\+\+GETSERIAL}}~0x00000003
\begin{DoxyCompactList}\small\item\em Request serial. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab9350815e3a1a25336a295b16bc645a6}{CPUID\+\_\+\+INTELEXTENDED\+\_\+\+AVAILABLE}}~0x80000000
\begin{DoxyCompactList}\small\item\em Request extended CPUID features. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_af7dbe270eb49534d54d2a002bdba82f8}{CPUID\+\_\+\+INTELFEATURES}}~0x80000001
\begin{DoxyCompactList}\small\item\em Request Intel CPUID features. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2edf669a941205a1039c016cc21d7153}{CPUID\+\_\+\+INTELBRANDSTRING}}~0x80000002
\begin{DoxyCompactList}\small\item\em Request Intel brand string. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_afe9a5423c75ad15408829d499a987880}{CPUID\+\_\+\+INTELBRANDSTRINGMORE}}~0x80000003
\begin{DoxyCompactList}\small\item\em Request Intel brand string extended. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ada1b20f145abaa2e9312484bbe0f0721}{CPUID\+\_\+\+INTELBRANDSTRINGEND}}~0x80000004
\begin{DoxyCompactList}\small\item\em Request Intel brand string end. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aea40363130ccd9d4c7e89aa737f73928}{ECX\+\_\+\+SSE3}}~(1U $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em CPUID Streaming SIMD Extensions 3 flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a88006299e38c976b1eb1576f5f0508fe}{ECX\+\_\+\+PCLMULQDQ}}~(1U $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em CPUID PCLMULQDQ Instruction flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2f0e06cb94d0e0c3f2bab3f8c6d1863f}{ECX\+\_\+\+DTES64}}~(1U $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em CPUID 64-\/Bit Debug Store Area flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a27146cfe684acf96c9817eff2d1d1027}{ECX\+\_\+\+MONITOR}}~(1U $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em CPUID MONITOR/\+MWAIT flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a99e3f2da1d8254e07b318ac9e707af19}{ECX\+\_\+\+DS\+\_\+\+CPL}}~(1U $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em CPUID CPL Qualified Debug Store flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aed75bfda2658ce0abde52516068e8dec}{ECX\+\_\+\+VMX}}~(1U $<$$<$ 5)
\begin{DoxyCompactList}\small\item\em CPUID Virtual Machine Extensions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_afcb5019b5501e71a85eb19e50dc6937d}{ECX\+\_\+\+SMX}}~(1U $<$$<$ 6)
\begin{DoxyCompactList}\small\item\em CPUID Safer Mode Extensions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a867c000609c5cab333cfe7fdec00da2d}{ECX\+\_\+\+EST}}~(1U $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em CPUID Enhanced Speed\+Step Technology flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ade524e9bdbe9bcbc9e5891520fd90bc8}{ECX\+\_\+\+TM2}}~(1U $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em CPUID Thermal Monitor 2 flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_adead9f0882ae71eaa184683013c29c09}{ECX\+\_\+\+SSSE3}}~(1U $<$$<$ 9)
\begin{DoxyCompactList}\small\item\em CPUID Supplemental Streaming SIMD Extensions 3 flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7ce8b2a030b99c9b238d494aa758edb4}{ECX\+\_\+\+CNXT\+\_\+\+ID}}~(1U $<$$<$ 10)
\begin{DoxyCompactList}\small\item\em CPUID L1 Context ID flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac8670a3a65aa96e663591d9f277eaccd}{ECX\+\_\+\+FMA}}~(1U $<$$<$ 12)
\begin{DoxyCompactList}\small\item\em CPUID Fused Multiply Add flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a773e7f78a4a9bb86e99a27501c79f6fc}{ECX\+\_\+\+CX16}}~(1U $<$$<$ 13)
\begin{DoxyCompactList}\small\item\em CPUID CMPXCHG16B Instruction flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa907c0beedeb79202076709d4bb09cac}{ECX\+\_\+\+XTPR}}~(1U $<$$<$ 14)
\begin{DoxyCompactList}\small\item\em CPUID x\+TPR Update Control flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa87a6cf2cf7e0b63b2630873e46894db}{ECX\+\_\+\+PDCM}}~(1U $<$$<$ 15)
\begin{DoxyCompactList}\small\item\em CPUID Perf/\+Debug Capability MSR flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a947bf94a2d4a994827fd10caeb2527e3}{ECX\+\_\+\+PCID}}~(1U $<$$<$ 17)
\begin{DoxyCompactList}\small\item\em CPUID Process-\/context Identifiers flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aade9b84e1aa8231731065de50a865bb4}{ECX\+\_\+\+DCA}}~(1U $<$$<$ 18)
\begin{DoxyCompactList}\small\item\em CPUID Direct Cache Access flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a910c539f21ccd254628ade665ddfb1ab}{ECX\+\_\+\+SSE41}}~(1U $<$$<$ 19)
\begin{DoxyCompactList}\small\item\em CPUID Streaming SIMD Extensions 4.\+1 flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a10db7841963e9f64b870ea960e27cd51}{ECX\+\_\+\+SSE42}}~(1U $<$$<$ 20)
\begin{DoxyCompactList}\small\item\em CPUID Streaming SIMD Extensions 4.\+2 flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8c5ff002801115c449bf38cd4abad370}{ECX\+\_\+\+X2\+APIC}}~(1U $<$$<$ 21)
\begin{DoxyCompactList}\small\item\em CPUID Extended x\+APIC Support flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a673d46b999e2039c8eab155deba2795b}{ECX\+\_\+\+MOVBE}}~(1U $<$$<$ 22)
\begin{DoxyCompactList}\small\item\em CPUID MOVBE Instruction flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9fa42d78070f22e934f5f3008c5aa49f}{ECX\+\_\+\+POPCNT}}~(1U $<$$<$ 23)
\begin{DoxyCompactList}\small\item\em CPUID POPCNT Instruction flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_abea85010fe030520df7caa50eb1713b0}{ECX\+\_\+\+TSC}}~(1U $<$$<$ 24)
\begin{DoxyCompactList}\small\item\em CPUID Local APIC supports TSC Deadline flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a392a5490e1de75744ac9e15b2b1e2f10}{ECX\+\_\+\+AESNI}}~(1U $<$$<$ 25)
\begin{DoxyCompactList}\small\item\em CPUID AESNI Instruction flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac8bb9abac5611dd05d00482be7c9e808}{ECX\+\_\+\+XSAVE}}~(1U $<$$<$ 26)
\begin{DoxyCompactList}\small\item\em CPUID XSAVE/\+XSTOR States flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_abb62a3cd9d14bbad65660cb66fd42d81}{ECX\+\_\+\+OSXSAVE}}~(1U $<$$<$ 27)
\begin{DoxyCompactList}\small\item\em CPUID OS Enabled Extended State Management flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9dd4cf8905dae4fd3e5a8fbeec714a78}{ECX\+\_\+\+AVX}}~(1U $<$$<$ 28)
\begin{DoxyCompactList}\small\item\em CPUID AVX Instructions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a493b67200dada6ff6748e64fc59b51ea}{ECX\+\_\+\+F16C}}~(1U $<$$<$ 29)
\begin{DoxyCompactList}\small\item\em CPUID 16-\/bit Floating Point Instructions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a43ed2edda144fb065a33af72cb74708d}{ECX\+\_\+\+RDRAND}}~(1U $<$$<$ 30)
\begin{DoxyCompactList}\small\item\em CPUID RDRAND Instruction flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8b0ef1551723fe0271392495d155f9ed}{EDX\+\_\+\+FPU}}~(1U $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em CPUID Floating-\/\+Point Unit On-\/\+Chip flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae09b05a6f9ea9cd8491705aa5a24a6fa}{EDX\+\_\+\+VME}}~(1U $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em CPUID Virtual 8086 Mode Extensions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3ffb4c68958b1a27682f3e86cb8756dc}{EDX\+\_\+\+DE}}~(1U $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em CPUID Debugging Extensions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a788411e5452e502dc20fcacdf4799ccb}{EDX\+\_\+\+PSE}}~(1U $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em CPUID Page Size Extension flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab6ab73c8dc4cf7f6d6b24800d7991f3a}{EDX\+\_\+\+TSC}}~(1U $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em CPUID Time Stamp Counter flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aea31f6d48e27d721488c9237dc82a8ec}{EDX\+\_\+\+MSR}}~(1U $<$$<$ 5)
\begin{DoxyCompactList}\small\item\em CPUID Model Specific Registers flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aeef18667596f1d5f295ba641b84aea16}{EDX\+\_\+\+PAE}}~(1U $<$$<$ 6)
\begin{DoxyCompactList}\small\item\em CPUID Physical Address Extension flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab3ec694ce4542e0458eaaf2769b44537}{EDX\+\_\+\+MCE}}~(1U $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em CPUID Machine-\/\+Check Exception flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aad35b13967c9a0ab20179509fcd19ae1}{EDX\+\_\+\+CX8}}~(1U $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em CPUID CMPXCHG8 Instruction flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad8410aec38ee96c662f35fba3c5ef16b}{EDX\+\_\+\+APIC}}~(1U $<$$<$ 9)
\begin{DoxyCompactList}\small\item\em CPUID APIC On-\/\+Chip flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a540c4fc3352a42253fe3c942f118306e}{EDX\+\_\+\+SEP}}~(1U $<$$<$ 11)
\begin{DoxyCompactList}\small\item\em CPUID SYSENTER/\+SYSEXIT instructions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5b0e55fb245f2e2de587822d934d71d5}{EDX\+\_\+\+MTRR}}~(1U $<$$<$ 12)
\begin{DoxyCompactList}\small\item\em CPUID Memory Type Range Registers flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a73d42efffc1c0de0fc011d5a8c905e84}{EDX\+\_\+\+PGE}}~(1U $<$$<$ 13)
\begin{DoxyCompactList}\small\item\em CPUID Page Global Bit flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c09c3f6eefb2a1ebea5a9d504b48ae2}{EDX\+\_\+\+MCA}}~(1U $<$$<$ 14)
\begin{DoxyCompactList}\small\item\em CPUID Machine-\/\+Check Architecture flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a12c3d2ed0a9654f54765a9e7460da598}{EDX\+\_\+\+CMOV}}~(1U $<$$<$ 15)
\begin{DoxyCompactList}\small\item\em CPUID Conditional Move Instruction flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac5144147c0a6a325b093e7085f65bceb}{EDX\+\_\+\+PAT}}~(1U $<$$<$ 16)
\begin{DoxyCompactList}\small\item\em CPUID Page Attribute Table flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a95daa6db40e5e4ead4580d776415f239}{EDX\+\_\+\+PSE36}}~(1U $<$$<$ 17)
\begin{DoxyCompactList}\small\item\em CPUID 36-\/bit Page Size Extension flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2cad8344c1fde4647d3296482da57a1a}{EDX\+\_\+\+PSN}}~(1U $<$$<$ 18)
\begin{DoxyCompactList}\small\item\em CPUID Processor Serial Number flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6273a34177b8c2eb9f5c77a15d1bd42f}{EDX\+\_\+\+CLFLUSH}}~(1U $<$$<$ 19)
\begin{DoxyCompactList}\small\item\em CPUID CLFLUSH Instruction flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4a6797d78f8ff5e2faed04e3fdd49d66}{EDX\+\_\+\+DS}}~(1U $<$$<$ 21)
\begin{DoxyCompactList}\small\item\em CPUID Debug Store flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5e42f48d8327853ac9946239b5078f19}{EDX\+\_\+\+ACPI}}~(1U $<$$<$ 22)
\begin{DoxyCompactList}\small\item\em CPUID Thermal Monitor and Clock Facilities flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3a3ef54ca6bc42f3e4815c5c10b66e41}{EDX\+\_\+\+MMX}}~(1U $<$$<$ 23)
\begin{DoxyCompactList}\small\item\em CPUID MMX Technology flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}{EDX\+\_\+\+FXSR}}~(1U $<$$<$ 24)
\begin{DoxyCompactList}\small\item\em CPUID FXSAVE and FXSTOR Instructions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1556ce3fb2d89acf7980d369f7ab7d89}{EDX\+\_\+\+SSE}}~(1U $<$$<$ 25)
\begin{DoxyCompactList}\small\item\em CPUID Streaming SIMD Extensions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c4a6c8eacee56abaf7f7010ae619a4b}{EDX\+\_\+\+SSE2}}~(1U $<$$<$ 26)
\begin{DoxyCompactList}\small\item\em CPUID Streaming SIMD Extensions 2 flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_adfaf379e276c5129dda2cab7e70846ef}{EDX\+\_\+\+SS}}~(1U $<$$<$ 27)
\begin{DoxyCompactList}\small\item\em CPUID Self Snoop flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a36c3ca3dc06f341d7b115d20e0764eb2}{EDX\+\_\+\+HTT}}~(1U $<$$<$ 28)
\begin{DoxyCompactList}\small\item\em CPUID Multi-\/\+Threading flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a89de2f3104e154abe2d289115ef60826}{EDX\+\_\+\+TM}}~(1U $<$$<$ 29)
\begin{DoxyCompactList}\small\item\em CPUID Thermal Monitor flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab25d114021d91efd3861dd1edab22b00}{EDX\+\_\+\+PBE}}~(1U $<$$<$ 31)
\begin{DoxyCompactList}\small\item\em CPUID Pending Break Enable flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a818a32e2d1996dd7c79ae06d3aa4c6b6}{EDX\+\_\+\+SYSCALL}}~(1U $<$$<$ 11)
\begin{DoxyCompactList}\small\item\em CPUID SYSCALL/\+SYSRET flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac67fcad41aa64234f4334e88f4969b80}{EDX\+\_\+\+MP}}~(1U $<$$<$ 19)
\begin{DoxyCompactList}\small\item\em CPUID Multiprocessor flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6f8e81fc64a30bc76f7b477629d130cf}{EDX\+\_\+\+XD}}~(1U $<$$<$ 20)
\begin{DoxyCompactList}\small\item\em CPUID Execute Disable Bit flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a37965cbef81b0839cca627550f3e915a}{EDX\+\_\+\+MMX\+\_\+\+EX}}~(1U $<$$<$ 22)
\begin{DoxyCompactList}\small\item\em CPUID MMX etended flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}{EDX\+\_\+\+FXSR}}~(1U $<$$<$ 24)
\begin{DoxyCompactList}\small\item\em CPUID FXSAVE and FXSTOR Instructions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a86d4a58038067bae396c64c68721f180}{EDX\+\_\+\+FXSR\+\_\+\+OPT}}~(1U $<$$<$ 25)
\begin{DoxyCompactList}\small\item\em CPUID FXSAVE/\+STOR optimized flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ade94ed02d5475ab6008229944b594dd0}{EDX\+\_\+1\+GB\+\_\+\+PAGE}}~(1U $<$$<$ 26)
\begin{DoxyCompactList}\small\item\em CPUID 1 GB Pages flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0cb3f8b38750485ac9715dcfbc407b9b}{EDX\+\_\+\+RDTSCP}}~(1U $<$$<$ 27)
\begin{DoxyCompactList}\small\item\em CPUID RDTSCP and IA32\+\_\+\+TSC\+\_\+\+AUX flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6fad8a7de471fcd3e77bdecdff29985b}{EDX\+\_\+64\+\_\+\+BIT}}~(1U $<$$<$ 29)
\begin{DoxyCompactList}\small\item\em CPUID 64-\/bit Architecture flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa740ebf87f3be11e1cce78672a279e04}{EDX\+\_\+3\+DNOW\+\_\+\+EX}}~(1U $<$$<$ 30)
\begin{DoxyCompactList}\small\item\em CPUID 3D Now etended flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac88d2bc3afe53843e177f2d77e914c9f}{EDX\+\_\+3\+DNOW}}~(1U $<$$<$ 31)
\begin{DoxyCompactList}\small\item\em CPUID 3D Now flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_afd78513cdfb8208f03af6d1966a5868c}{ECX\+\_\+\+LAHF\+\_\+\+LM}}~(1U $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em CPUID LAHF Available in long mode flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a64d0f0380321c1bd8404fc6eb00d6f4b}{ECX\+\_\+\+CMP\+\_\+\+LEG}}~(1U $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em CPUID Hyperthreading not valid flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa64685097d9313701e3ea9315c883fa1}{ECX\+\_\+\+SVM}}~(1U $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em CPUID Secure Virtual Machine flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aad7afa23878cf3fb18e3a29cf4124bef}{ECX\+\_\+\+EXTAPIC}}~(1U $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em CPUID Extended API space flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_afe20e0bff9821f88121b6ecec6629659}{ECX\+\_\+\+CR8\+\_\+\+LEG}}~(1U $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em CPUID CR8 in protected mode flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae112cb26aa6e69501f90fcbb6d431aed}{ECX\+\_\+\+ABM}}~(1U $<$$<$ 5)
\begin{DoxyCompactList}\small\item\em CPUID ABM available flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae7c287071ff137da9c1152c2d47a2a31}{ECX\+\_\+\+SSE4A}}~(1U $<$$<$ 6)
\begin{DoxyCompactList}\small\item\em CPUID SSE4A flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_afe1d94d9dd25f0fee610e6d7970a7656}{ECX\+\_\+\+MISASSE}}~(1U $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em CPUID Misaligne SSE mode flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac88914d67b400d2917986302dca76f15}{ECX\+\_\+\+PREFETCH}}~(1U $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em CPUID Prefetch flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0682948e99dfc7ac16c1be343f050dfb}{ECX\+\_\+\+OSVW}}~(1U $<$$<$ 9)
\begin{DoxyCompactList}\small\item\em CPUID OS Visible workaround flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aec3f6bb666b0a59863dde12aba9d2cbb}{ECX\+\_\+\+IBS}}~(1U $<$$<$ 10)
\begin{DoxyCompactList}\small\item\em CPUID Instruction based sampling flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_affbd63acb3a4e62e3a5d3bfefafc3acd}{ECX\+\_\+\+XOP}}~(1U $<$$<$ 11)
\begin{DoxyCompactList}\small\item\em CPUID XIO intruction set flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac80f45a29445fe52f7f56ab17d0a6e05}{ECX\+\_\+\+SKINIT}}~(1U $<$$<$ 12)
\begin{DoxyCompactList}\small\item\em CPUID SKINIT instructions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a110448e0f526d5d87a62901eb08fd2e5}{ECX\+\_\+\+WDT}}~(1U $<$$<$ 13)
\begin{DoxyCompactList}\small\item\em CPUID watchdog timer flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a59166c54bc0d83ba62ff288997e98c2c}{ECX\+\_\+\+LWP}}~(1U $<$$<$ 15)
\begin{DoxyCompactList}\small\item\em CPUID Light weight profiling flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab98bea9dde0e743d99d08e6a9a1b2077}{ECX\+\_\+\+FMA4}}~(1U $<$$<$ 16)
\begin{DoxyCompactList}\small\item\em CPUID 4 operand fuxed multiply add flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a260666eada63753955ccba433dc821de}{ECX\+\_\+\+TCE}}~(1U $<$$<$ 17)
\begin{DoxyCompactList}\small\item\em CPUID Translation cache extension flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a90a14d2461c11d0e6fcbda00bb1d316f}{ECX\+\_\+\+NODEIDMSR}}~(1U $<$$<$ 19)
\begin{DoxyCompactList}\small\item\em CPUID NODE\+\_\+\+ID MSR flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_abab0367bb80c194328b334dd8f586dff}{ECX\+\_\+\+TBM}}~(1U $<$$<$ 21)
\begin{DoxyCompactList}\small\item\em CPUID Trailing bit manipulation flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa8393fbfd1b0fec5c608aea0d2fbd7a0}{ECX\+\_\+\+TOPOEX}}~(1U $<$$<$ 22)
\begin{DoxyCompactList}\small\item\em CPUID Topology extension flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae20ed5e0901e8ea672ebdcdc211b36e2}{ECX\+\_\+\+PERF\+\_\+\+CORE}}~(1U $<$$<$ 23)
\begin{DoxyCompactList}\small\item\em CPUID Core performance counter extensions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_afce5fefc432c2bca3bfef484b9b88c62}{ECX\+\_\+\+PERF\+\_\+\+NB}}~(1U $<$$<$ 24)
\begin{DoxyCompactList}\small\item\em CPUID NB performance counter extensions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a78e09f4feac654e6d81ea4bf44030ea7}{ECX\+\_\+\+DBX}}~(1U $<$$<$ 26)
\begin{DoxyCompactList}\small\item\em CPUID Data breakpoint extensions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aef2a68ea07c5eddf14ec82a0d9297aaf}{ECX\+\_\+\+PERF\+\_\+\+TSC}}~(1U $<$$<$ 27)
\begin{DoxyCompactList}\small\item\em CPUID Performance TSC flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a19196c54d382f2f222af82f2e9340837}{ECX\+\_\+\+PCX\+\_\+\+L2I}}~(1U $<$$<$ 28)
\begin{DoxyCompactList}\small\item\em CPUID L2I perf counter extensions flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0915f239ce43398abcbb4f45335e5f10}{SIG\+\_\+\+AMD\+\_\+\+EBX}}~0x68747541
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature AMD EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1794ea3e87a9cc307620f7595ba6bc98}{SIG\+\_\+\+AMD\+\_\+\+ECX}}~0x444d4163
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature AMD ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac825533e3242b18d4c5e2f5df572e07f}{SIG\+\_\+\+AMD\+\_\+\+EDX}}~0x69746e65
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature AMD EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_af46afc0c5bcd1f614898e48c2904bb35}{SIG\+\_\+\+CENTAUR\+\_\+\+EBX}}~0x746e6543
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Centaur EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4ec5ac45ae7da1bcb8612a9fa4750e15}{SIG\+\_\+\+CENTAUR\+\_\+\+ECX}}~0x736c7561
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Centaur ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac3e504fe60f2cefb944949a7e7583517}{SIG\+\_\+\+CENTAUR\+\_\+\+EDX}}~0x48727561
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Centaur EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8572734c594011bdbaa4dcea0ba32790}{SIG\+\_\+\+CYRIX\+\_\+\+EBX}}~0x69727943
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Cyrix EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a29b2f5ab3f7ce067e89629f446e9f833}{SIG\+\_\+\+CYRIX\+\_\+\+ECX}}~0x64616574
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Cyrix ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9339d91116ccc31542692db4c2687aba}{SIG\+\_\+\+CYRIX\+\_\+\+EDX}}~0x736e4978
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Cyrix EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2e244c832675fe61c0ebd8502eb092f9}{SIG\+\_\+\+INTEL\+\_\+\+EBX}}~0x756e6547
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Intel EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_adcb4d2306514e8fa402cc9ea32ed2c04}{SIG\+\_\+\+INTEL\+\_\+\+ECX}}~0x6c65746e
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Intel ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aefb4f8fa65f9ab024e41ed6d709719f7}{SIG\+\_\+\+INTEL\+\_\+\+EDX}}~0x49656e69
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Intel EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a51e4f214d063e677c63e5d5a70c0d61f}{SIG\+\_\+\+TM1\+\_\+\+EBX}}~0x6e617254
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature TM1 EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5c0810a91602a4f367054805485fc6ba}{SIG\+\_\+\+TM1\+\_\+\+ECX}}~0x55504361
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature TM1 ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a74243a8672945df4b8946bcb469586ee}{SIG\+\_\+\+TM1\+\_\+\+EDX}}~0x74656d73
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature TM1 EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4aaabe82282bce2844ee8c1d7f24072c}{SIG\+\_\+\+TM2\+\_\+\+EBX}}~0x756e6547
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature TM2 EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7704376775ad1b50a648fdd300ce3126}{SIG\+\_\+\+TM2\+\_\+\+ECX}}~0x3638784d
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature TM2 ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab578d56a39ef3c481a9406acc446d931}{SIG\+\_\+\+TM2\+\_\+\+EDX}}~0x54656e69
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature TM2 EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aaaa6b845a3c69314bd13db13116dc074}{SIG\+\_\+\+NSC\+\_\+\+EBX}}~0x646f6547
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature NSC EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aaa43d1b675582f622e3c9e52bcbbe820}{SIG\+\_\+\+NSC\+\_\+\+ECX}}~0x43534e20
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature NSC ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2d38b34c4e545bc7f6378e4e03a168a1}{SIG\+\_\+\+NSC\+\_\+\+EDX}}~0x79622065
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature NSC EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6ec08042c7ae70b152157e3542bc4fa4}{SIG\+\_\+\+NEXGEN\+\_\+\+EBX}}~0x4778654e
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Next\+Gen EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0718b25b7ac07b54a912b42eccf2f81e}{SIG\+\_\+\+NEXGEN\+\_\+\+ECX}}~0x6e657669
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Next\+Gen ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a80f3b08dfa5392d2ea195f06da17af26}{SIG\+\_\+\+NEXGEN\+\_\+\+EDX}}~0x72446e65
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Next\+Gen EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0f5ca43f20e8b90d7f56ef758a962576}{SIG\+\_\+\+RISE\+\_\+\+EBX}}~0x65736952
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Rise EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5063e8e2b189c529a98d383231661a9}{SIG\+\_\+\+RISE\+\_\+\+ECX}}~0x65736952
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Rise ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aabfb2b6f1c8a955a66771e88207f4fca}{SIG\+\_\+\+RISE\+\_\+\+EDX}}~0x65736952
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Rise EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a95e35dc6bc612ed3ca2b62d96aad4490}{SIG\+\_\+\+SIS\+\_\+\+EBX}}~0x20536953
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature SIS EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a019acd9668c47aaade8459cf02bbc53b}{SIG\+\_\+\+SIS\+\_\+\+ECX}}~0x20536953
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature SIS ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa0f0ea1cd406cb021b0072bf4557330f}{SIG\+\_\+\+SIS\+\_\+\+EDX}}~0x20536953
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature SIS EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a74f1fcab89e99dd5a0c54d9c09ce125a}{SIG\+\_\+\+UMC\+\_\+\+EBX}}~0x20434d55
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature UMC EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a58eaa0eb49655a460b320fe24ce485e3}{SIG\+\_\+\+UMC\+\_\+\+ECX}}~0x20434d55
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature UMC ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8ed1c32332f26f85bf8b69760cbca8b7}{SIG\+\_\+\+UMC\+\_\+\+EDX}}~0x20434d55
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature UMC EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad190f8f2013e4fd49c2ae7ae3cdaa0a4}{SIG\+\_\+\+VIA\+\_\+\+EBX}}~0x20414956
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature VIA EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a897153b15eb006d498bee6373def0247}{SIG\+\_\+\+VIA\+\_\+\+ECX}}~0x20414956
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature VIA ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a336c84c1330f7b9658715d9c43a0903b}{SIG\+\_\+\+VIA\+\_\+\+EDX}}~0x20414956
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature VIA EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a23e64d4fab9d3a16407af2df225c94b4}{SIG\+\_\+\+VORTEX\+\_\+\+EBX}}~0x74726f56
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Vortex EBX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a53e2ac92ff19b3635afa1d68ca1c02ed}{SIG\+\_\+\+VORTEX\+\_\+\+ECX}}~0x436f5320
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Vortex ECX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac97b4b5e076a64b228edf12bcf8d9d2d}{SIG\+\_\+\+VORTEX\+\_\+\+EDX}}~0x36387865
\begin{DoxyCompactList}\small\item\em CPUID Vendor signature Vortex EDX. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}{CPU\+\_\+\+ASSERT}}(COND,  MSG,  ERROR)
\begin{DoxyCompactList}\small\item\em Assert macro used by the CPU to ensure correctness of execution. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\+\_\+\+STR}}(BUFF,  IDX,  STR)
\begin{DoxyCompactList}\small\item\em Concatenates two string starting from a given index. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{structcpu__idt__entry}{cpu\+\_\+idt\+\_\+entry}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2dd16f12d2d6f7a316ebf32b33d6fdf}{cpu\+\_\+idt\+\_\+entry\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Defines the cpu\+\_\+idt\+\_\+entry\+\_\+t type as a shortcut for struct \mbox{\hyperlink{structcpu__idt__entry}{cpu\+\_\+idt\+\_\+entry}}. \end{DoxyCompactList}\item 
typedef struct \mbox{\hyperlink{structcpu__tss__entry}{cpu\+\_\+tss\+\_\+entry}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_aafb7832b0df405ea5f84be132221805b}{cpu\+\_\+tss\+\_\+entry\+\_\+t}}
\begin{DoxyCompactList}\small\item\em CPU TSS abstraction structure. This is the representation the kernel has of an intel\textquotesingle{}s TSS entry. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a43b34e010346446043e35b7836be7aaa}{interrupt\+\_\+handler\+\_\+0}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 0. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aaa0d1c3fa5553012fa513c3323e1b887}{interrupt\+\_\+handler\+\_\+1}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 1. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab594ae9e5df33e8ce977ecc38aaa2687}{interrupt\+\_\+handler\+\_\+2}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 2. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7fc1aecf219b20a4dd71135e50ff6d81}{interrupt\+\_\+handler\+\_\+3}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 3. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae92a794cb2ac32a5ca5259173ab6eb5d}{interrupt\+\_\+handler\+\_\+4}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 4. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a22e84a29454fadb3699bf97806917c1b}{interrupt\+\_\+handler\+\_\+5}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 5. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a61843bbac596cf22db3953b216a1dfa4}{interrupt\+\_\+handler\+\_\+6}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 6. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a83d43513ad0f83f21bda3fca881b9af9}{interrupt\+\_\+handler\+\_\+7}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 7. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7ed9dffc66f69905e6dd94d84ebdbd30}{interrupt\+\_\+handler\+\_\+8}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 8. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab0d38da581a58307c9dd81cea4de70de}{interrupt\+\_\+handler\+\_\+9}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 9. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab8168b58edea58df6bb402936705e67f}{interrupt\+\_\+handler\+\_\+10}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 10. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4ee7baba233e4aff1c4a96dad6e68cd9}{interrupt\+\_\+handler\+\_\+11}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 11. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afe2632e7657960a7548d574432d5baee}{interrupt\+\_\+handler\+\_\+12}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 12. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7615969931a2800e19627f6c97090c31}{interrupt\+\_\+handler\+\_\+13}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 13. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a118ac4236854fbe879353c12817d5582}{interrupt\+\_\+handler\+\_\+14}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 14. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_adf7c6ec9e458e494a7bbe5454157a451}{interrupt\+\_\+handler\+\_\+15}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 15. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a546360384b8b6f9ee11fa3f04db48728}{interrupt\+\_\+handler\+\_\+16}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 16. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a91a9d111654bdddfbebdb8678588770a}{interrupt\+\_\+handler\+\_\+17}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 17. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afb3b70c635c323f214bb3e9cf72a5d4f}{interrupt\+\_\+handler\+\_\+18}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 18. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad15538d51b0c4301e5b8cbe83c823df8}{interrupt\+\_\+handler\+\_\+19}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 19. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab69188cf232400c32abe9a387fa5a729}{interrupt\+\_\+handler\+\_\+20}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 20. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a160985e1f446db0de039ba3cf206a6f1}{interrupt\+\_\+handler\+\_\+21}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 21. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8cc949332175f392dc94547044e5719d}{interrupt\+\_\+handler\+\_\+22}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 22. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3942237004f6a315de322d69fa139481}{interrupt\+\_\+handler\+\_\+23}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 23. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a591b6b2716e4bbc9bb79dddb070f4cdb}{interrupt\+\_\+handler\+\_\+24}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 24. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3f30bd1727ea1c5d455a552cf234db7d}{interrupt\+\_\+handler\+\_\+25}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 25. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a77d335b9042655a02afab23acd97b6a4}{interrupt\+\_\+handler\+\_\+26}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 26. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afa055d5a92fb22b6a5e95735a230e349}{interrupt\+\_\+handler\+\_\+27}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 27. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a712d037de97f7481f241f7cd4b128a0a}{interrupt\+\_\+handler\+\_\+28}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 28. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afd1ca083a8e1d4faccc928777ad69726}{interrupt\+\_\+handler\+\_\+29}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 29. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a58e78cce854c364297ba843b0ee65f05}{interrupt\+\_\+handler\+\_\+30}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 30. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_abc8f9ed4111dc7febfd33b2263b2ebf3}{interrupt\+\_\+handler\+\_\+31}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 31. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8c34fb2ca26413d93e9bcfb288d858f7}{interrupt\+\_\+handler\+\_\+32}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 32. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3d0ceb38061ba22cef80fc1be0d5ad42}{interrupt\+\_\+handler\+\_\+33}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 33. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0353aaf01938e4fea3c7665f5ee0358f}{interrupt\+\_\+handler\+\_\+34}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 34. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0758c9e7eaf1700afb5e98c63c3ca486}{interrupt\+\_\+handler\+\_\+35}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 35. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5970ac4efac6943036ebda4e061099c}{interrupt\+\_\+handler\+\_\+36}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 36. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8a191c69a85706384bba5af54ec4db65}{interrupt\+\_\+handler\+\_\+37}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 37. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a21b652e001fcbf3ea8adef0c41e9f1f6}{interrupt\+\_\+handler\+\_\+38}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 38. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab4de5e0231f4b30791702f6a28364f22}{interrupt\+\_\+handler\+\_\+39}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 39. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1b680de1e0155773ef5804c841adcd20}{interrupt\+\_\+handler\+\_\+40}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 40. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aaa16ecbddd21174ebfb2e3c7275dce47}{interrupt\+\_\+handler\+\_\+41}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 41. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a634af1029b7c20e032a9a132f85df1b3}{interrupt\+\_\+handler\+\_\+42}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 42. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a887539f52d303d757d89a541d951b7b7}{interrupt\+\_\+handler\+\_\+43}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 43. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae82c89ac0416233f89cedeafc69ef58d}{interrupt\+\_\+handler\+\_\+44}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 44. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a10b0ddffea254b075edf66b2cfa847da}{interrupt\+\_\+handler\+\_\+45}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 45. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a617a01f7e8a3ab6c79a7125798c7cfb9}{interrupt\+\_\+handler\+\_\+46}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 46. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8c80d599088667a39f1cbb8dc9fd6fee}{interrupt\+\_\+handler\+\_\+47}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 47. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa30a38394a1c35b05e2ae7041d153c23}{interrupt\+\_\+handler\+\_\+48}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 48. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9d40e7527e44e5ed7ea8dbe7f80b2dc7}{interrupt\+\_\+handler\+\_\+49}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 49. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0207e50ba4fcd827440d29ef22f5d3b5}{interrupt\+\_\+handler\+\_\+50}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 50. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac13f17f69824223dd03af18c193b28e7}{interrupt\+\_\+handler\+\_\+51}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 51. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7e0c89be7f1be3d3506303db9390c451}{interrupt\+\_\+handler\+\_\+52}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 52. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a38bc9ca51a51c8c67f8892932d832c1f}{interrupt\+\_\+handler\+\_\+53}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 53. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a99c50e4c9604faf72747a79669f3dfd9}{interrupt\+\_\+handler\+\_\+54}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 54. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a28c87ead6a169e35862443802a2855a8}{interrupt\+\_\+handler\+\_\+55}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 55. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afda559c1a90dc12c873028c0a2417eb7}{interrupt\+\_\+handler\+\_\+56}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 56. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a70ed87ebdb1418431386809de935fcfb}{interrupt\+\_\+handler\+\_\+57}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 57. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1326304073b4cd37ebe27254b67dfd42}{interrupt\+\_\+handler\+\_\+58}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 58. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac1992b56ac22afe2eb07a142abde9872}{interrupt\+\_\+handler\+\_\+59}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 59. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a890210fa78243d642cc105feda82ba69}{interrupt\+\_\+handler\+\_\+60}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 60. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a13397e5bac48585efdeb9e496eaf4c80}{interrupt\+\_\+handler\+\_\+61}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 61. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1aab93ec8cf396028d7f7a124cb2919e}{interrupt\+\_\+handler\+\_\+62}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 62. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a798dc204538b6398095a9102f42fda81}{interrupt\+\_\+handler\+\_\+63}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 63. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae41f97308aae96455afd6a7462660d17}{interrupt\+\_\+handler\+\_\+64}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 64. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a885f07fd3961b44108b8b2cdc8ae2bf5}{interrupt\+\_\+handler\+\_\+65}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 65. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a538845f3792c177c694049c0b54129f1}{interrupt\+\_\+handler\+\_\+66}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 66. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4238d54456d67401ef6d39c3b8d85b41}{interrupt\+\_\+handler\+\_\+67}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 67. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a53084fa59eff21d88980d1f9b26e22e3}{interrupt\+\_\+handler\+\_\+68}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 68. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5af5622b73f6c2fd90ea7d01d66aeaac}{interrupt\+\_\+handler\+\_\+69}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 69. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7d9a0027bb610328de0d5f0a93ec55e8}{interrupt\+\_\+handler\+\_\+70}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 70. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a402efad0670a1ffc4c021432e46817dd}{interrupt\+\_\+handler\+\_\+71}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 71. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_af18438b45cafdf14c667ac870946dd0b}{interrupt\+\_\+handler\+\_\+72}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 72. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a141f7e9eb0f23e7063c726ee5c7c626f}{interrupt\+\_\+handler\+\_\+73}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 73. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1d554c2278e3e578f8e6a58e9fc53be8}{interrupt\+\_\+handler\+\_\+74}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 74. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa8a0564751d18f6642e3e45f60f512c9}{interrupt\+\_\+handler\+\_\+75}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 75. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6b7362bc00c89f0ce788c3c6c7d50d3d}{interrupt\+\_\+handler\+\_\+76}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 76. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afbd866b040d8d71e6c89a2475840b969}{interrupt\+\_\+handler\+\_\+77}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 77. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a74f4f7a5fcee27dd1cebc061fe666216}{interrupt\+\_\+handler\+\_\+78}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 78. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a49e83bb69076b5c561bc082f703cc193}{interrupt\+\_\+handler\+\_\+79}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 79. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_adcf5896b9b05c8c38245048b498ac59b}{interrupt\+\_\+handler\+\_\+80}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 80. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3eb0a2fea5857024adeeb9a683960ac8}{interrupt\+\_\+handler\+\_\+81}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 81. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a32326dd7fdca122dbe6ee50189563f6a}{interrupt\+\_\+handler\+\_\+82}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 82. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afce2b6141809aa4fcc58172ddafd9086}{interrupt\+\_\+handler\+\_\+83}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 83. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9c95276039af36cbef353bbfd40413b5}{interrupt\+\_\+handler\+\_\+84}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 84. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aff46870c650c9863bb1c4eb266dbbc7a}{interrupt\+\_\+handler\+\_\+85}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 85. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a56fd87617557a6a8bfb0f97921b2f41d}{interrupt\+\_\+handler\+\_\+86}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 86. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab626af2edec92ef4cc7c772e0ec08bc0}{interrupt\+\_\+handler\+\_\+87}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 87. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a33bcf7336bce8686bd0918676b2b946f}{interrupt\+\_\+handler\+\_\+88}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 88. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6b992a177073c5da8a89444a1716cdc7}{interrupt\+\_\+handler\+\_\+89}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 89. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_af63c70691bbfc03102bb41191960ade1}{interrupt\+\_\+handler\+\_\+90}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 90. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_acba8dd6af4bbe024db28afa3cabe1836}{interrupt\+\_\+handler\+\_\+91}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 91. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_af59b08ea13d0ea4702efcba877429db5}{interrupt\+\_\+handler\+\_\+92}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 92. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae548bad74c08a961c4694ae5dacdc5b7}{interrupt\+\_\+handler\+\_\+93}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 93. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0025afd429def88bd42a7c4605c02eb4}{interrupt\+\_\+handler\+\_\+94}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 94. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a930c5e387634f7dea14b18dcfc6eb5fb}{interrupt\+\_\+handler\+\_\+95}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 95. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae1ca305a53e971e9e8a7ef59979e84b6}{interrupt\+\_\+handler\+\_\+96}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 96. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae262409b09f954a85ac8428c7fb4783a}{interrupt\+\_\+handler\+\_\+97}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 97. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1b89c7c13956c3e93b15413ba280931d}{interrupt\+\_\+handler\+\_\+98}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 98. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a54764052672f9fc07d5c0ddd095ebd2c}{interrupt\+\_\+handler\+\_\+99}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 99. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a88e485960464d705ad88646e0c88ff99}{interrupt\+\_\+handler\+\_\+100}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 100. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a56a65d7157dddd843e1d3bb329858603}{interrupt\+\_\+handler\+\_\+101}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 101. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_add63b604a7ffe3ac4302a9d7d7907405}{interrupt\+\_\+handler\+\_\+102}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 102. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a14be49483f026dfd65ae669b0cb283fb}{interrupt\+\_\+handler\+\_\+103}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 103. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_abd48952631cf12486cce26f01f5e0ad1}{interrupt\+\_\+handler\+\_\+104}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 104. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9a7adf436ebeaeb7aa6eb110636a8cf7}{interrupt\+\_\+handler\+\_\+105}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 105. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a79716b66c72580e0df2ccd17ac3ff946}{interrupt\+\_\+handler\+\_\+106}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 106. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae3ac41b420b09188ac7a970176e7b8ff}{interrupt\+\_\+handler\+\_\+107}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 107. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4f5b7ee18cd3fc98fdf77474c76a6f4f}{interrupt\+\_\+handler\+\_\+108}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 108. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_accddc016e231752e85e82d6dc12881f9}{interrupt\+\_\+handler\+\_\+109}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 109. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3cac60929edf97ab0e9081ff684c40bb}{interrupt\+\_\+handler\+\_\+110}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 110. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae420820c2b0179510cc164e867354b4c}{interrupt\+\_\+handler\+\_\+111}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 111. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afb942a588f94752b76088c4610db1c6b}{interrupt\+\_\+handler\+\_\+112}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 112. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a244dd8c81140b4483c0ea498f825b386}{interrupt\+\_\+handler\+\_\+113}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 113. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_af78ec9ac4f9636fe78c3fbebe993d5f4}{interrupt\+\_\+handler\+\_\+114}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 114. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a91497b8b4a2ff83106b034a6bb8dc577}{interrupt\+\_\+handler\+\_\+115}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 115. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c8ae1a172ca5b3e4d87de29d8067701}{interrupt\+\_\+handler\+\_\+116}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 116. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a127270aeea8c3eca32ff726e9afd03f4}{interrupt\+\_\+handler\+\_\+117}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 117. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6380a2f8956d6d8835b42a46d0ba185b}{interrupt\+\_\+handler\+\_\+118}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 118. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a101e4fc7b42bc8be24e12743e054352e}{interrupt\+\_\+handler\+\_\+119}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 119. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0984b3542cd6b1ee513ec3f5347a144a}{interrupt\+\_\+handler\+\_\+120}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 120. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6cac07c3d9ef267d94e21f5e16426160}{interrupt\+\_\+handler\+\_\+121}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 121. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4ee3c57fde545dd60be376cd81272ee2}{interrupt\+\_\+handler\+\_\+122}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 122. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aef6cb88864890df9e1be1f4058445ebf}{interrupt\+\_\+handler\+\_\+123}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 123. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a11992c1b55f03d5bf819c4021de7dc7e}{interrupt\+\_\+handler\+\_\+124}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 124. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae03292365c7f2f2e3dab16180afaa402}{interrupt\+\_\+handler\+\_\+125}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 125. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7429fc7985ba2194151ba82960346639}{interrupt\+\_\+handler\+\_\+126}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 126. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aeb7cc6c85bdec7ce718c4679de817162}{interrupt\+\_\+handler\+\_\+127}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 127. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5c85070ae2c380c12fb3dbc0d5a5af86}{interrupt\+\_\+handler\+\_\+128}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 128. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6669c62c134f93614311a32892d0a4e1}{interrupt\+\_\+handler\+\_\+129}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 129. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2b82d7bbf264c8b0fafcb4c8cbfd49f1}{interrupt\+\_\+handler\+\_\+130}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 130. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a83cb766aca09e935d61f42a5181a7696}{interrupt\+\_\+handler\+\_\+131}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 131. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae97e1bcce320e8c9913111f96cde83bb}{interrupt\+\_\+handler\+\_\+132}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 132. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1ae4b675d93fd4835c14e960d9da1d02}{interrupt\+\_\+handler\+\_\+133}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 133. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aaf75eb6e2b8f27f630f2bf4cc1d08a1b}{interrupt\+\_\+handler\+\_\+134}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 134. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aaf3d1e78704c011e99e1bb4e0854b4d9}{interrupt\+\_\+handler\+\_\+135}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 135. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1d3ad3d7ce54acc1de4d6bcdf7047815}{interrupt\+\_\+handler\+\_\+136}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 136. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a227e97d0771157cc53f50b5fbc5295c2}{interrupt\+\_\+handler\+\_\+137}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 137. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a73a20dc2d4f9ac75d9af4283e6a17d0a}{interrupt\+\_\+handler\+\_\+138}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 138. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3ba37ac21826201404792c1d43ebd5d4}{interrupt\+\_\+handler\+\_\+139}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 139. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3c1fa3df5285bb54ed1f24784b36b44b}{interrupt\+\_\+handler\+\_\+140}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 140. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a19c75fab36f9f24f02944c50cf6156f8}{interrupt\+\_\+handler\+\_\+141}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 141. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a33ca6ec0f9dcbdeb0db34fc02d044685}{interrupt\+\_\+handler\+\_\+142}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 142. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afb781595dc7aff2a6d6450bfb750cd16}{interrupt\+\_\+handler\+\_\+143}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 143. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab31579ec6e66dd3b5545e68d4c9171fb}{interrupt\+\_\+handler\+\_\+144}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 144. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6142ece789361de03c27695caba4b2d1}{interrupt\+\_\+handler\+\_\+145}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 145. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5c8db557dcee47f98cf6786cffce22e6}{interrupt\+\_\+handler\+\_\+146}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 146. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad40efad2abfa50858bfa2ee6d3e96e6e}{interrupt\+\_\+handler\+\_\+147}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 147. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3c24d74892cafbf5b465bdb3f0373c4f}{interrupt\+\_\+handler\+\_\+148}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 148. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a77a44b06203598e9ecf5e72cc162392f}{interrupt\+\_\+handler\+\_\+149}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 149. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c7e7b96967fb27bfe0f1528c7ad45b7}{interrupt\+\_\+handler\+\_\+150}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 150. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a488c8aec15656a97a268a4cf125f5034}{interrupt\+\_\+handler\+\_\+151}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 151. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_af9b1ea2f00b79973338430c716021c6b}{interrupt\+\_\+handler\+\_\+152}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 152. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1493538a2551f3e08f0ae526b74e792e}{interrupt\+\_\+handler\+\_\+153}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 153. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad6a379ce589f9f6db2574c9f2ade8b52}{interrupt\+\_\+handler\+\_\+154}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 154. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9a39d31be1721ce4c7152dde15602ba4}{interrupt\+\_\+handler\+\_\+155}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 155. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3f0c01091ca30640b47a0870ebd05510}{interrupt\+\_\+handler\+\_\+156}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 156. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0aa966a31a30c0588ca12f237aaab892}{interrupt\+\_\+handler\+\_\+157}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 157. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a85f5f8f8c910daad79a0b03c11f45bed}{interrupt\+\_\+handler\+\_\+158}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 158. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a04386a13838930ab3aa1b2aab33fbaa2}{interrupt\+\_\+handler\+\_\+159}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 159. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1820146399026a09a9ca2cb7dfbf9339}{interrupt\+\_\+handler\+\_\+160}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 160. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa886ce8b912082ce5be667c30924785c}{interrupt\+\_\+handler\+\_\+161}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 161. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a197a683e5f2e78a441ae3a7f2a24382b}{interrupt\+\_\+handler\+\_\+162}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 162. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aeca3d30a414afb924cef41942b515ee9}{interrupt\+\_\+handler\+\_\+163}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 163. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7fe9ae2e79ac92db3e03bd74d7aa28a4}{interrupt\+\_\+handler\+\_\+164}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 164. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac4ce857806158eafc70c0e639c4f3c72}{interrupt\+\_\+handler\+\_\+165}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 165. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9e8cbffd73fd76e52f82d70ba06a2b85}{interrupt\+\_\+handler\+\_\+166}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 166. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a69d10221ad3c492d3af0d36416209549}{interrupt\+\_\+handler\+\_\+167}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 167. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4f86a9c922f63f84a49fcede49fe689f}{interrupt\+\_\+handler\+\_\+168}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 168. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae1846d7eb28cae01010f8ddbd97ec2e6}{interrupt\+\_\+handler\+\_\+169}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 169. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a74c513eb18c6180f143ec36002b9b635}{interrupt\+\_\+handler\+\_\+170}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 170. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c6d401758d12fad82efecd525886324}{interrupt\+\_\+handler\+\_\+171}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 171. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7588d5b1a9414a22e9a8fb8e396af8cb}{interrupt\+\_\+handler\+\_\+172}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 172. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_abfc4a4b56d937d477564b293a5915102}{interrupt\+\_\+handler\+\_\+173}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 173. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab72bf6c7c94a9b9b01e72867e1115b3e}{interrupt\+\_\+handler\+\_\+174}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 174. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7d4402d47d74b50b01c945a1a951b4df}{interrupt\+\_\+handler\+\_\+175}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 175. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6999a5d13e42f66d89e767c0ca581710}{interrupt\+\_\+handler\+\_\+176}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 176. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afd8d641c3b222fdd8608c2e2608603ad}{interrupt\+\_\+handler\+\_\+177}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 177. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_af833faafd0f472ddaf285f88b850a8d4}{interrupt\+\_\+handler\+\_\+178}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 178. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a425ffdba3ebe0bc378f0a587996fd708}{interrupt\+\_\+handler\+\_\+179}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 179. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a98d16774a930dc8d5b509459a05b6da6}{interrupt\+\_\+handler\+\_\+180}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 180. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae73e0dff221e6270d3f7a4455ce543df}{interrupt\+\_\+handler\+\_\+181}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 181. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a32613fce9677d195087b644ec6360324}{interrupt\+\_\+handler\+\_\+182}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 182. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac602e6b39fb0c37a0289f06b0098a998}{interrupt\+\_\+handler\+\_\+183}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 183. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aca5bfbe93b81ba978df7f7c730bb35fd}{interrupt\+\_\+handler\+\_\+184}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 184. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6271315feacb566ed26f25b1ad2909a7}{interrupt\+\_\+handler\+\_\+185}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 185. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a89b7ab603732e6a1898cf0ec97a12d50}{interrupt\+\_\+handler\+\_\+186}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 186. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8f61ca6000e35c1ac5fe4df261f3273e}{interrupt\+\_\+handler\+\_\+187}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 187. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a58b5d39b2af7d5af9b6f8f64019781d3}{interrupt\+\_\+handler\+\_\+188}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 188. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a150f07d61d9c59a8966841706802b0cc}{interrupt\+\_\+handler\+\_\+189}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 189. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a700db4a403868b0951423897e37622ed}{interrupt\+\_\+handler\+\_\+190}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 190. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4c66da75b1d76445ff18b0003d2d2ed7}{interrupt\+\_\+handler\+\_\+191}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 191. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6b7fccb5b6b333ad46e9c50d46c14add}{interrupt\+\_\+handler\+\_\+192}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 192. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a138cad816150f498e5ec5ef93db32a1b}{interrupt\+\_\+handler\+\_\+193}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 193. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ada47c2dbb249c03477255bcaccac0362}{interrupt\+\_\+handler\+\_\+194}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 194. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad3f8c5be90ef5c896e1c360669c79d2d}{interrupt\+\_\+handler\+\_\+195}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 195. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afad6dd9a3803c2555b6b490385510cc5}{interrupt\+\_\+handler\+\_\+196}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 196. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_acfcd3af5676783e71663b3aa59af4892}{interrupt\+\_\+handler\+\_\+197}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 197. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5bf33e53a2f7f7b8de8e6bcd5f667cc9}{interrupt\+\_\+handler\+\_\+198}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 198. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9cc8db29f63fbcad5326050b09a7e74c}{interrupt\+\_\+handler\+\_\+199}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 199. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6ece695cc07f474c90a7d5401bb309db}{interrupt\+\_\+handler\+\_\+200}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 200. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac041889f483aec608b7ae215d5002938}{interrupt\+\_\+handler\+\_\+201}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 201. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a21585780d619f874ee881b0cbb17ff2b}{interrupt\+\_\+handler\+\_\+202}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 202. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a810f32ceb1b18a16f078b1cc37361bf4}{interrupt\+\_\+handler\+\_\+203}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 203. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6f83548f2abce37c2451f902165a1243}{interrupt\+\_\+handler\+\_\+204}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 204. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_adfc06624fba2a1ae5fc4c106cf598a3f}{interrupt\+\_\+handler\+\_\+205}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 205. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9b5d2c743a5fd1870de5f89f0d5c4031}{interrupt\+\_\+handler\+\_\+206}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 206. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a150516e8b862e93f54322f40abaa3b29}{interrupt\+\_\+handler\+\_\+207}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 207. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac101a9a0da6a8f0f84427d1a51dfc0cc}{interrupt\+\_\+handler\+\_\+208}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 208. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0ec5304a951fdc48b4c72b2cec02c68c}{interrupt\+\_\+handler\+\_\+209}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 209. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa62df4e65fe30d88478de9633f77aa5d}{interrupt\+\_\+handler\+\_\+210}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 210. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8605b9353a43f3b411dbc4704ebde02f}{interrupt\+\_\+handler\+\_\+211}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 211. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4e18060bcc27cf1f16f225f180a6113c}{interrupt\+\_\+handler\+\_\+212}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 212. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5b50a00eed57169706a5d4c634eae42}{interrupt\+\_\+handler\+\_\+213}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 213. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac4561e31b31d9ff9b7348801929c4fdf}{interrupt\+\_\+handler\+\_\+214}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 214. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_af9aa66f4a41c3cf3ae98635651cc5edc}{interrupt\+\_\+handler\+\_\+215}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 215. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8ca591c46c839bc2e2f042af1e1973fb}{interrupt\+\_\+handler\+\_\+216}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 216. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a513c6517a02647418e830075a08eb3b5}{interrupt\+\_\+handler\+\_\+217}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 217. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2f5afd7b2a3a585c6053a1002006364}{interrupt\+\_\+handler\+\_\+218}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 218. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a391226fe7bc7fa2219fba035bba82de0}{interrupt\+\_\+handler\+\_\+219}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 219. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_af6b814c11dc6f19892bd007340f91bd0}{interrupt\+\_\+handler\+\_\+220}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 220. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2a3f612510a1fa4cc4a9a31894859b7e}{interrupt\+\_\+handler\+\_\+221}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 221. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2ba757876cfb39d91fb3037341b977c8}{interrupt\+\_\+handler\+\_\+222}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 222. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab61daac4591a5026f584fa78cd1453c4}{interrupt\+\_\+handler\+\_\+223}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 223. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_adbc7c50cd0498ad6de28a27b7bb099c6}{interrupt\+\_\+handler\+\_\+224}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 224. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0dd3e2062f4b8b85a4ce961f033a1ebf}{interrupt\+\_\+handler\+\_\+225}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 225. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afa8b0795e54034cf4f7c9c5170fd505c}{interrupt\+\_\+handler\+\_\+226}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 226. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6fafcb90e98887d525e29d7ec21ea5ae}{interrupt\+\_\+handler\+\_\+227}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 227. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a93c0fcc15631be05835ef60f7770ce7a}{interrupt\+\_\+handler\+\_\+228}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 228. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a21ea2fd625fc283992f498aab3bb78d4}{interrupt\+\_\+handler\+\_\+229}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 229. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a01e8bb15da606639ff65aa41d912a930}{interrupt\+\_\+handler\+\_\+230}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 230. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8892e28de924cdb1c78c971e83f49a43}{interrupt\+\_\+handler\+\_\+231}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 231. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a75dc40d361ddc04abd7031dfb67d3371}{interrupt\+\_\+handler\+\_\+232}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 232. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad496927792407e5ef5ee6c197dc458c0}{interrupt\+\_\+handler\+\_\+233}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 233. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5cdc72ff40b48d1381d6e82c4b13856e}{interrupt\+\_\+handler\+\_\+234}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 234. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa34e77e577779b03b0da952555254fa8}{interrupt\+\_\+handler\+\_\+235}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 235. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1df399afad2426c3b30c3749f151ddeb}{interrupt\+\_\+handler\+\_\+236}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 236. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a42a5ae57aee1ca0866528660197d4c9f}{interrupt\+\_\+handler\+\_\+237}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 237. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab1dcdced8429b138200be6c90151cc90}{interrupt\+\_\+handler\+\_\+238}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 238. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a32d88e80bddd137a4b7cb039f481fe86}{interrupt\+\_\+handler\+\_\+239}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 239. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a083dd99be84fb14101a58cccf567e8e1}{interrupt\+\_\+handler\+\_\+240}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 240. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa297295c73d01c17ca97dc89b0b9aae1}{interrupt\+\_\+handler\+\_\+241}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 241. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a947981bf95806af3d8262af907ad62a3}{interrupt\+\_\+handler\+\_\+242}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 242. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab65dbda05055e503ed9dfae1c962f724}{interrupt\+\_\+handler\+\_\+243}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 243. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a30ff452b6d95caae5dc5da5d891bd04d}{interrupt\+\_\+handler\+\_\+244}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 244. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a81cd209ae824a82fb5b7f180baf04663}{interrupt\+\_\+handler\+\_\+245}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 245. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a948c77bfe1682c633001535729bb174b}{interrupt\+\_\+handler\+\_\+246}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 246. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a22d36ae8ee39bbe0ffb266532d341cba}{interrupt\+\_\+handler\+\_\+247}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 247. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a363876f2c4e7962280103ea65edc96af}{interrupt\+\_\+handler\+\_\+248}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 248. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_af2ee4a13b2712041be9d7fc72d6c7164}{interrupt\+\_\+handler\+\_\+249}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 249. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aed4556ac19a97c9ac6f998d94b8ec022}{interrupt\+\_\+handler\+\_\+250}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 250. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1c76c12dcd990f3d32f9969362ca1816}{interrupt\+\_\+handler\+\_\+251}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 251. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac4160a87217ff9069d23c17fed0b7dba}{interrupt\+\_\+handler\+\_\+252}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 252. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a940eaf5e85d24b6ea16b5012fe2147f9}{interrupt\+\_\+handler\+\_\+253}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 253. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_afecbc92bc1a6790fa951424891c096ee}{interrupt\+\_\+handler\+\_\+254}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 254. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a26c5ffa7b651e49257c0b36afb686cfa}{interrupt\+\_\+handler\+\_\+255}} (void)
\begin{DoxyCompactList}\small\item\em Assembly interrupt handler for line 255. Saves the context and calls the generic interrupt handler. \end{DoxyCompactList}\item 
static void \mbox{\hyperlink{x86__64_2src_2cpu_8c_aca3341859b2c17973ecd308e4b1d35c6}{\+\_\+cpu\+\_\+setup\+\_\+gdt}} (void)
\begin{DoxyCompactList}\small\item\em Setups the kernel\textquotesingle{}s GDT in memory and loads it in the GDT register. \end{DoxyCompactList}\item 
static void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a38cc43d6a7cffc71e7987df450c3bb42}{\+\_\+cpu\+\_\+setup\+\_\+idt}} (void)
\begin{DoxyCompactList}\small\item\em Setups the generic kernel\textquotesingle{}s IDT in memory and loads it in the IDT register. \end{DoxyCompactList}\item 
static void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3dbb07b804717c2bb1628c56821582eb}{\+\_\+cpu\+\_\+setup\+\_\+tss}} (void)
\begin{DoxyCompactList}\small\item\em Setups the main CPU TSS for the kernel. \end{DoxyCompactList}\item 
static void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\+\_\+format\+\_\+gdt\+\_\+entry}} (\mbox{\hyperlink{stdint_8h_aaa5d1cd013383c889537491c3cfd9aad}{uint64\+\_\+t}} $\ast$entry, const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}} base, const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}} limit, const \mbox{\hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}} type, const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}} flags)
\begin{DoxyCompactList}\small\item\em Formats a GDT entry. \end{DoxyCompactList}\item 
static void \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae812dfaa2eaa693a8de27b746b1c887a}{\+\_\+format\+\_\+idt\+\_\+entry}} (\mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2dd16f12d2d6f7a316ebf32b33d6fdf}{cpu\+\_\+idt\+\_\+entry\+\_\+t}} $\ast$entry, const uintptr\+\_\+t handler, const \mbox{\hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}} type, const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}} flags)
\begin{DoxyCompactList}\small\item\em Formats an IDT entry. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a560ad8614ae03841a10b489f4370bc51}{cpu\+\_\+init}} (void)
\begin{DoxyCompactList}\small\item\em Initializes the CPU. \end{DoxyCompactList}\item 
\mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0}{OS\+\_\+\+RETURN\+\_\+E}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa751f1c664d608c1d380a37096ebc075}{cpu\+\_\+raise\+\_\+interrupt}} (const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}} interrupt\+\_\+line)
\begin{DoxyCompactList}\small\item\em Raises CPU interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{x86__64_2src_2cpu_8c_a226d3ffd0bd73a0b2f318f3408fdd652}{validate\+\_\+architecture}} (void)
\begin{DoxyCompactList}\small\item\em Checks the architecture\textquotesingle{}s feature and requirements for UTK. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stdint_8h_aef44329758059c91c76d334e8fc09700}{int8\+\_\+t}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7c236c006a94ee861ae115ea0d7eee8a}{\+\_\+\+KERNEL\+\_\+\+STACKS\+\_\+\+BASE}}
\begin{DoxyCompactList}\small\item\em Kernel stacks base symbol. \end{DoxyCompactList}\item 
static \mbox{\hyperlink{stdint_8h_aaa5d1cd013383c889537491c3cfd9aad}{uint64\+\_\+t}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\+\_\+gdt}} \mbox{[}\mbox{\hyperlink{x86__64_2src_2cpu_8c_a297f2b8ecd7aef9861d7b84527ee0c4e}{GDT\+\_\+\+ENTRY\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em CPU GDT space in memory. \end{DoxyCompactList}\item 
static \mbox{\hyperlink{structgdt__ptr__t}{gdt\+\_\+ptr\+\_\+t}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}{cpu\+\_\+gdt\+\_\+ptr}}
\begin{DoxyCompactList}\small\item\em Kernel GDT structure. \end{DoxyCompactList}\item 
static \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2dd16f12d2d6f7a316ebf32b33d6fdf}{cpu\+\_\+idt\+\_\+entry\+\_\+t}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_af0898d1c910efe8d3f938c5ea07462f5}{cpu\+\_\+idt}} \mbox{[}\mbox{\hyperlink{x86__64_2includes_2cpu__interrupt_8h_ac5ba6506506314600fc35d49780e0072}{IDT\+\_\+\+ENTRY\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em CPU IDT space in memory. \end{DoxyCompactList}\item 
static \mbox{\hyperlink{structidt__ptr__t}{idt\+\_\+ptr\+\_\+t}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}{cpu\+\_\+idt\+\_\+ptr}}
\begin{DoxyCompactList}\small\item\em Kernel IDT structure. \end{DoxyCompactList}\item 
static \mbox{\hyperlink{structcpu__tss__entry__t}{cpu\+\_\+tss\+\_\+entry\+\_\+t}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}{cpu\+\_\+tss}} \mbox{[}\mbox{\hyperlink{config_8h_add08506024a2c5399f9f9f6a797392ef}{MAX\+\_\+\+CPU\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em CPU TSS structures. \end{DoxyCompactList}\item 
static uintptr\+\_\+t \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab12f2d49fa89243d2f1b7313ae34eb9a}{cpu\+\_\+int\+\_\+handlers}} \mbox{[}\mbox{\hyperlink{x86__64_2includes_2cpu__interrupt_8h_ac5ba6506506314600fc35d49780e0072}{IDT\+\_\+\+ENTRY\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Stores the CPU interrupt handlers entry point. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}\label{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}} 
\index{cpu.c@{cpu.c}!CONCAT\_STR@{CONCAT\_STR}}
\index{CONCAT\_STR@{CONCAT\_STR}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CONCAT\_STR}{CONCAT\_STR}}
{\footnotesize\ttfamily \#define CONCAT\+\_\+\+STR(\begin{DoxyParamCaption}\item[{}]{BUFF,  }\item[{}]{IDX,  }\item[{}]{STR }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \{                        \(\backslash\)}
\DoxyCodeLine{        strcpy(BUFF + IDX, STR);                            \(\backslash\)}
\DoxyCodeLine{        IDX += \mbox{\hyperlink{string_8h_a219836f542ce53545052bed5353820ca}{strlen}}(STR);                                 \(\backslash\)}
\DoxyCodeLine{\}}

\end{DoxyCode}


Concatenates two string starting from a given index. 

Concatenates two string starting from a given index. The macro will copy the string contained in the STR to BUFF starting with an offset of IDX. IDX is updated to be equal to the position of the last chacacter copied to the buffer.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em BUFF} & The buffer used to receive the string. \\
\hline
\mbox{\texttt{ in,out}}  & {\em IDX} & The offset in BUFF to start copying the string to. \\
\hline
\mbox{\texttt{ in}}  & {\em STR} & The string to concatenate to BUFF. \\
\hline
\end{DoxyParams}


Definition at line 625 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}\label{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}} 
\index{cpu.c@{cpu.c}!CPU\_ASSERT@{CPU\_ASSERT}}
\index{CPU\_ASSERT@{CPU\_ASSERT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPU\_ASSERT}{CPU\_ASSERT}}
{\footnotesize\ttfamily \#define CPU\+\_\+\+ASSERT(\begin{DoxyParamCaption}\item[{}]{COND,  }\item[{}]{MSG,  }\item[{}]{ERROR }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \{                      \(\backslash\)}
\DoxyCodeLine{    if((COND) == \mbox{\hyperlink{stdint_8h_aa93f0eb578d23995850d61f7d61c55c1}{FALSE}})                                     \(\backslash\)}
\DoxyCodeLine{    \{                                                       \(\backslash\)}
\DoxyCodeLine{        PANIC(ERROR, \textcolor{stringliteral}{"{}CPU"{}}, MSG, \mbox{\hyperlink{stdint_8h_aa8cecfc5c5c054d2875c03e77b7be15d}{TRUE}});                     \(\backslash\)}
\DoxyCodeLine{    \}                                                       \(\backslash\)}
\DoxyCodeLine{\}}

\end{DoxyCode}


Assert macro used by the CPU to ensure correctness of execution. 

Assert macro used by the CPU to ensure correctness of execution. Due to the critical nature of the CPU, any error generates a kernel panic.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em COND} & The condition that should be true. \\
\hline
\mbox{\texttt{ in}}  & {\em MSG} & The message to display in case of kernel panic. \\
\hline
\mbox{\texttt{ in}}  & {\em ERROR} & The error code to use in case of kernel panic. \\
\hline
\end{DoxyParams}


Definition at line 606 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a16d268ca8ae1c52522b46a0b7d6ed2e1}\label{x86__64_2src_2cpu_8c_a16d268ca8ae1c52522b46a0b7d6ed2e1}} 
\index{cpu.c@{cpu.c}!CPUID\_GETFEATURES@{CPUID\_GETFEATURES}}
\index{CPUID\_GETFEATURES@{CPUID\_GETFEATURES}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPUID\_GETFEATURES}{CPUID\_GETFEATURES}}
{\footnotesize\ttfamily \#define CPUID\+\_\+\+GETFEATURES~0x00000001}



Request capabled CPUID features. 



Definition at line 199 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2d1a27bc2a60d04a9a938cc5f6662b02}\label{x86__64_2src_2cpu_8c_a2d1a27bc2a60d04a9a938cc5f6662b02}} 
\index{cpu.c@{cpu.c}!CPUID\_GETSERIAL@{CPUID\_GETSERIAL}}
\index{CPUID\_GETSERIAL@{CPUID\_GETSERIAL}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPUID\_GETSERIAL}{CPUID\_GETSERIAL}}
{\footnotesize\ttfamily \#define CPUID\+\_\+\+GETSERIAL~0x00000003}



Request serial. 



Definition at line 203 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6614cebe98e46204523fade29477d39b}\label{x86__64_2src_2cpu_8c_a6614cebe98e46204523fade29477d39b}} 
\index{cpu.c@{cpu.c}!CPUID\_GETTLB@{CPUID\_GETTLB}}
\index{CPUID\_GETTLB@{CPUID\_GETTLB}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPUID\_GETTLB}{CPUID\_GETTLB}}
{\footnotesize\ttfamily \#define CPUID\+\_\+\+GETTLB~0x00000002}



Request TLB. 



Definition at line 201 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a488e635b70949c3a871802bc06cd32aa}\label{x86__64_2src_2cpu_8c_a488e635b70949c3a871802bc06cd32aa}} 
\index{cpu.c@{cpu.c}!CPUID\_GETVENDORSTRING@{CPUID\_GETVENDORSTRING}}
\index{CPUID\_GETVENDORSTRING@{CPUID\_GETVENDORSTRING}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPUID\_GETVENDORSTRING}{CPUID\_GETVENDORSTRING}}
{\footnotesize\ttfamily \#define CPUID\+\_\+\+GETVENDORSTRING~0x00000000}



Request vendor string. 



Definition at line 197 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2edf669a941205a1039c016cc21d7153}\label{x86__64_2src_2cpu_8c_a2edf669a941205a1039c016cc21d7153}} 
\index{cpu.c@{cpu.c}!CPUID\_INTELBRANDSTRING@{CPUID\_INTELBRANDSTRING}}
\index{CPUID\_INTELBRANDSTRING@{CPUID\_INTELBRANDSTRING}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPUID\_INTELBRANDSTRING}{CPUID\_INTELBRANDSTRING}}
{\footnotesize\ttfamily \#define CPUID\+\_\+\+INTELBRANDSTRING~0x80000002}



Request Intel brand string. 



Definition at line 209 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ada1b20f145abaa2e9312484bbe0f0721}\label{x86__64_2src_2cpu_8c_ada1b20f145abaa2e9312484bbe0f0721}} 
\index{cpu.c@{cpu.c}!CPUID\_INTELBRANDSTRINGEND@{CPUID\_INTELBRANDSTRINGEND}}
\index{CPUID\_INTELBRANDSTRINGEND@{CPUID\_INTELBRANDSTRINGEND}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPUID\_INTELBRANDSTRINGEND}{CPUID\_INTELBRANDSTRINGEND}}
{\footnotesize\ttfamily \#define CPUID\+\_\+\+INTELBRANDSTRINGEND~0x80000004}



Request Intel brand string end. 



Definition at line 213 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afe9a5423c75ad15408829d499a987880}\label{x86__64_2src_2cpu_8c_afe9a5423c75ad15408829d499a987880}} 
\index{cpu.c@{cpu.c}!CPUID\_INTELBRANDSTRINGMORE@{CPUID\_INTELBRANDSTRINGMORE}}
\index{CPUID\_INTELBRANDSTRINGMORE@{CPUID\_INTELBRANDSTRINGMORE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPUID\_INTELBRANDSTRINGMORE}{CPUID\_INTELBRANDSTRINGMORE}}
{\footnotesize\ttfamily \#define CPUID\+\_\+\+INTELBRANDSTRINGMORE~0x80000003}



Request Intel brand string extended. 



Definition at line 211 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab9350815e3a1a25336a295b16bc645a6}\label{x86__64_2src_2cpu_8c_ab9350815e3a1a25336a295b16bc645a6}} 
\index{cpu.c@{cpu.c}!CPUID\_INTELEXTENDED\_AVAILABLE@{CPUID\_INTELEXTENDED\_AVAILABLE}}
\index{CPUID\_INTELEXTENDED\_AVAILABLE@{CPUID\_INTELEXTENDED\_AVAILABLE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPUID\_INTELEXTENDED\_AVAILABLE}{CPUID\_INTELEXTENDED\_AVAILABLE}}
{\footnotesize\ttfamily \#define CPUID\+\_\+\+INTELEXTENDED\+\_\+\+AVAILABLE~0x80000000}



Request extended CPUID features. 



Definition at line 205 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af7dbe270eb49534d54d2a002bdba82f8}\label{x86__64_2src_2cpu_8c_af7dbe270eb49534d54d2a002bdba82f8}} 
\index{cpu.c@{cpu.c}!CPUID\_INTELFEATURES@{CPUID\_INTELFEATURES}}
\index{CPUID\_INTELFEATURES@{CPUID\_INTELFEATURES}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{CPUID\_INTELFEATURES}{CPUID\_INTELFEATURES}}
{\footnotesize\ttfamily \#define CPUID\+\_\+\+INTELFEATURES~0x80000001}



Request Intel CPUID features. 



Definition at line 207 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae112cb26aa6e69501f90fcbb6d431aed}\label{x86__64_2src_2cpu_8c_ae112cb26aa6e69501f90fcbb6d431aed}} 
\index{cpu.c@{cpu.c}!ECX\_ABM@{ECX\_ABM}}
\index{ECX\_ABM@{ECX\_ABM}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_ABM}{ECX\_ABM}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+ABM~(1U $<$$<$ 5)}



CPUID ABM available flag. 



Definition at line 372 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a392a5490e1de75744ac9e15b2b1e2f10}\label{x86__64_2src_2cpu_8c_a392a5490e1de75744ac9e15b2b1e2f10}} 
\index{cpu.c@{cpu.c}!ECX\_AESNI@{ECX\_AESNI}}
\index{ECX\_AESNI@{ECX\_AESNI}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_AESNI}{ECX\_AESNI}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+AESNI~(1U $<$$<$ 25)}



CPUID AESNI Instruction flag. 



Definition at line 266 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9dd4cf8905dae4fd3e5a8fbeec714a78}\label{x86__64_2src_2cpu_8c_a9dd4cf8905dae4fd3e5a8fbeec714a78}} 
\index{cpu.c@{cpu.c}!ECX\_AVX@{ECX\_AVX}}
\index{ECX\_AVX@{ECX\_AVX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_AVX}{ECX\_AVX}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+AVX~(1U $<$$<$ 28)}



CPUID AVX Instructions flag. 



Definition at line 272 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a64d0f0380321c1bd8404fc6eb00d6f4b}\label{x86__64_2src_2cpu_8c_a64d0f0380321c1bd8404fc6eb00d6f4b}} 
\index{cpu.c@{cpu.c}!ECX\_CMP\_LEG@{ECX\_CMP\_LEG}}
\index{ECX\_CMP\_LEG@{ECX\_CMP\_LEG}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_CMP\_LEG}{ECX\_CMP\_LEG}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+CMP\+\_\+\+LEG~(1U $<$$<$ 1)}



CPUID Hyperthreading not valid flag. 



Definition at line 364 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7ce8b2a030b99c9b238d494aa758edb4}\label{x86__64_2src_2cpu_8c_a7ce8b2a030b99c9b238d494aa758edb4}} 
\index{cpu.c@{cpu.c}!ECX\_CNXT\_ID@{ECX\_CNXT\_ID}}
\index{ECX\_CNXT\_ID@{ECX\_CNXT\_ID}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_CNXT\_ID}{ECX\_CNXT\_ID}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+CNXT\+\_\+\+ID~(1U $<$$<$ 10)}



CPUID L1 Context ID flag. 



Definition at line 240 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afe20e0bff9821f88121b6ecec6629659}\label{x86__64_2src_2cpu_8c_afe20e0bff9821f88121b6ecec6629659}} 
\index{cpu.c@{cpu.c}!ECX\_CR8\_LEG@{ECX\_CR8\_LEG}}
\index{ECX\_CR8\_LEG@{ECX\_CR8\_LEG}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_CR8\_LEG}{ECX\_CR8\_LEG}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+CR8\+\_\+\+LEG~(1U $<$$<$ 4)}



CPUID CR8 in protected mode flag. 



Definition at line 370 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a773e7f78a4a9bb86e99a27501c79f6fc}\label{x86__64_2src_2cpu_8c_a773e7f78a4a9bb86e99a27501c79f6fc}} 
\index{cpu.c@{cpu.c}!ECX\_CX16@{ECX\_CX16}}
\index{ECX\_CX16@{ECX\_CX16}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_CX16}{ECX\_CX16}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+CX16~(1U $<$$<$ 13)}



CPUID CMPXCHG16B Instruction flag. 



Definition at line 244 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a78e09f4feac654e6d81ea4bf44030ea7}\label{x86__64_2src_2cpu_8c_a78e09f4feac654e6d81ea4bf44030ea7}} 
\index{cpu.c@{cpu.c}!ECX\_DBX@{ECX\_DBX}}
\index{ECX\_DBX@{ECX\_DBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_DBX}{ECX\_DBX}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+DBX~(1U $<$$<$ 26)}



CPUID Data breakpoint extensions flag. 



Definition at line 406 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aade9b84e1aa8231731065de50a865bb4}\label{x86__64_2src_2cpu_8c_aade9b84e1aa8231731065de50a865bb4}} 
\index{cpu.c@{cpu.c}!ECX\_DCA@{ECX\_DCA}}
\index{ECX\_DCA@{ECX\_DCA}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_DCA}{ECX\_DCA}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+DCA~(1U $<$$<$ 18)}



CPUID Direct Cache Access flag. 



Definition at line 252 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a99e3f2da1d8254e07b318ac9e707af19}\label{x86__64_2src_2cpu_8c_a99e3f2da1d8254e07b318ac9e707af19}} 
\index{cpu.c@{cpu.c}!ECX\_DS\_CPL@{ECX\_DS\_CPL}}
\index{ECX\_DS\_CPL@{ECX\_DS\_CPL}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_DS\_CPL}{ECX\_DS\_CPL}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+DS\+\_\+\+CPL~(1U $<$$<$ 4)}



CPUID CPL Qualified Debug Store flag. 



Definition at line 228 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2f0e06cb94d0e0c3f2bab3f8c6d1863f}\label{x86__64_2src_2cpu_8c_a2f0e06cb94d0e0c3f2bab3f8c6d1863f}} 
\index{cpu.c@{cpu.c}!ECX\_DTES64@{ECX\_DTES64}}
\index{ECX\_DTES64@{ECX\_DTES64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_DTES64}{ECX\_DTES64}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+DTES64~(1U $<$$<$ 2)}



CPUID 64-\/Bit Debug Store Area flag. 



Definition at line 224 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a867c000609c5cab333cfe7fdec00da2d}\label{x86__64_2src_2cpu_8c_a867c000609c5cab333cfe7fdec00da2d}} 
\index{cpu.c@{cpu.c}!ECX\_EST@{ECX\_EST}}
\index{ECX\_EST@{ECX\_EST}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_EST}{ECX\_EST}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+EST~(1U $<$$<$ 7)}



CPUID Enhanced Speed\+Step Technology flag. 



Definition at line 234 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aad7afa23878cf3fb18e3a29cf4124bef}\label{x86__64_2src_2cpu_8c_aad7afa23878cf3fb18e3a29cf4124bef}} 
\index{cpu.c@{cpu.c}!ECX\_EXTAPIC@{ECX\_EXTAPIC}}
\index{ECX\_EXTAPIC@{ECX\_EXTAPIC}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_EXTAPIC}{ECX\_EXTAPIC}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+EXTAPIC~(1U $<$$<$ 3)}



CPUID Extended API space flag. 



Definition at line 368 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a493b67200dada6ff6748e64fc59b51ea}\label{x86__64_2src_2cpu_8c_a493b67200dada6ff6748e64fc59b51ea}} 
\index{cpu.c@{cpu.c}!ECX\_F16C@{ECX\_F16C}}
\index{ECX\_F16C@{ECX\_F16C}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_F16C}{ECX\_F16C}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+F16C~(1U $<$$<$ 29)}



CPUID 16-\/bit Floating Point Instructions flag. 



Definition at line 274 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac8670a3a65aa96e663591d9f277eaccd}\label{x86__64_2src_2cpu_8c_ac8670a3a65aa96e663591d9f277eaccd}} 
\index{cpu.c@{cpu.c}!ECX\_FMA@{ECX\_FMA}}
\index{ECX\_FMA@{ECX\_FMA}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_FMA}{ECX\_FMA}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+FMA~(1U $<$$<$ 12)}



CPUID Fused Multiply Add flag. 



Definition at line 242 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab98bea9dde0e743d99d08e6a9a1b2077}\label{x86__64_2src_2cpu_8c_ab98bea9dde0e743d99d08e6a9a1b2077}} 
\index{cpu.c@{cpu.c}!ECX\_FMA4@{ECX\_FMA4}}
\index{ECX\_FMA4@{ECX\_FMA4}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_FMA4}{ECX\_FMA4}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+FMA4~(1U $<$$<$ 16)}



CPUID 4 operand fuxed multiply add flag. 



Definition at line 392 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aec3f6bb666b0a59863dde12aba9d2cbb}\label{x86__64_2src_2cpu_8c_aec3f6bb666b0a59863dde12aba9d2cbb}} 
\index{cpu.c@{cpu.c}!ECX\_IBS@{ECX\_IBS}}
\index{ECX\_IBS@{ECX\_IBS}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_IBS}{ECX\_IBS}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+IBS~(1U $<$$<$ 10)}



CPUID Instruction based sampling flag. 



Definition at line 382 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afd78513cdfb8208f03af6d1966a5868c}\label{x86__64_2src_2cpu_8c_afd78513cdfb8208f03af6d1966a5868c}} 
\index{cpu.c@{cpu.c}!ECX\_LAHF\_LM@{ECX\_LAHF\_LM}}
\index{ECX\_LAHF\_LM@{ECX\_LAHF\_LM}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_LAHF\_LM}{ECX\_LAHF\_LM}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+LAHF\+\_\+\+LM~(1U $<$$<$ 0)}



CPUID LAHF Available in long mode flag. 



Definition at line 362 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a59166c54bc0d83ba62ff288997e98c2c}\label{x86__64_2src_2cpu_8c_a59166c54bc0d83ba62ff288997e98c2c}} 
\index{cpu.c@{cpu.c}!ECX\_LWP@{ECX\_LWP}}
\index{ECX\_LWP@{ECX\_LWP}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_LWP}{ECX\_LWP}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+LWP~(1U $<$$<$ 15)}



CPUID Light weight profiling flag. 



Definition at line 390 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afe1d94d9dd25f0fee610e6d7970a7656}\label{x86__64_2src_2cpu_8c_afe1d94d9dd25f0fee610e6d7970a7656}} 
\index{cpu.c@{cpu.c}!ECX\_MISASSE@{ECX\_MISASSE}}
\index{ECX\_MISASSE@{ECX\_MISASSE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_MISASSE}{ECX\_MISASSE}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+MISASSE~(1U $<$$<$ 7)}



CPUID Misaligne SSE mode flag. 



Definition at line 376 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a27146cfe684acf96c9817eff2d1d1027}\label{x86__64_2src_2cpu_8c_a27146cfe684acf96c9817eff2d1d1027}} 
\index{cpu.c@{cpu.c}!ECX\_MONITOR@{ECX\_MONITOR}}
\index{ECX\_MONITOR@{ECX\_MONITOR}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_MONITOR}{ECX\_MONITOR}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+MONITOR~(1U $<$$<$ 3)}



CPUID MONITOR/\+MWAIT flag. 



Definition at line 226 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a673d46b999e2039c8eab155deba2795b}\label{x86__64_2src_2cpu_8c_a673d46b999e2039c8eab155deba2795b}} 
\index{cpu.c@{cpu.c}!ECX\_MOVBE@{ECX\_MOVBE}}
\index{ECX\_MOVBE@{ECX\_MOVBE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_MOVBE}{ECX\_MOVBE}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+MOVBE~(1U $<$$<$ 22)}



CPUID MOVBE Instruction flag. 



Definition at line 260 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a90a14d2461c11d0e6fcbda00bb1d316f}\label{x86__64_2src_2cpu_8c_a90a14d2461c11d0e6fcbda00bb1d316f}} 
\index{cpu.c@{cpu.c}!ECX\_NODEIDMSR@{ECX\_NODEIDMSR}}
\index{ECX\_NODEIDMSR@{ECX\_NODEIDMSR}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_NODEIDMSR}{ECX\_NODEIDMSR}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+NODEIDMSR~(1U $<$$<$ 19)}



CPUID NODE\+\_\+\+ID MSR flag. 



Definition at line 396 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0682948e99dfc7ac16c1be343f050dfb}\label{x86__64_2src_2cpu_8c_a0682948e99dfc7ac16c1be343f050dfb}} 
\index{cpu.c@{cpu.c}!ECX\_OSVW@{ECX\_OSVW}}
\index{ECX\_OSVW@{ECX\_OSVW}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_OSVW}{ECX\_OSVW}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+OSVW~(1U $<$$<$ 9)}



CPUID OS Visible workaround flag. 



Definition at line 380 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_abb62a3cd9d14bbad65660cb66fd42d81}\label{x86__64_2src_2cpu_8c_abb62a3cd9d14bbad65660cb66fd42d81}} 
\index{cpu.c@{cpu.c}!ECX\_OSXSAVE@{ECX\_OSXSAVE}}
\index{ECX\_OSXSAVE@{ECX\_OSXSAVE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_OSXSAVE}{ECX\_OSXSAVE}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+OSXSAVE~(1U $<$$<$ 27)}



CPUID OS Enabled Extended State Management flag. 



Definition at line 270 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a947bf94a2d4a994827fd10caeb2527e3}\label{x86__64_2src_2cpu_8c_a947bf94a2d4a994827fd10caeb2527e3}} 
\index{cpu.c@{cpu.c}!ECX\_PCID@{ECX\_PCID}}
\index{ECX\_PCID@{ECX\_PCID}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_PCID}{ECX\_PCID}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+PCID~(1U $<$$<$ 17)}



CPUID Process-\/context Identifiers flag. 



Definition at line 250 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a88006299e38c976b1eb1576f5f0508fe}\label{x86__64_2src_2cpu_8c_a88006299e38c976b1eb1576f5f0508fe}} 
\index{cpu.c@{cpu.c}!ECX\_PCLMULQDQ@{ECX\_PCLMULQDQ}}
\index{ECX\_PCLMULQDQ@{ECX\_PCLMULQDQ}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_PCLMULQDQ}{ECX\_PCLMULQDQ}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+PCLMULQDQ~(1U $<$$<$ 1)}



CPUID PCLMULQDQ Instruction flag. 



Definition at line 222 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a19196c54d382f2f222af82f2e9340837}\label{x86__64_2src_2cpu_8c_a19196c54d382f2f222af82f2e9340837}} 
\index{cpu.c@{cpu.c}!ECX\_PCX\_L2I@{ECX\_PCX\_L2I}}
\index{ECX\_PCX\_L2I@{ECX\_PCX\_L2I}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_PCX\_L2I}{ECX\_PCX\_L2I}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+PCX\+\_\+\+L2I~(1U $<$$<$ 28)}



CPUID L2I perf counter extensions flag. 



Definition at line 410 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa87a6cf2cf7e0b63b2630873e46894db}\label{x86__64_2src_2cpu_8c_aa87a6cf2cf7e0b63b2630873e46894db}} 
\index{cpu.c@{cpu.c}!ECX\_PDCM@{ECX\_PDCM}}
\index{ECX\_PDCM@{ECX\_PDCM}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_PDCM}{ECX\_PDCM}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+PDCM~(1U $<$$<$ 15)}



CPUID Perf/\+Debug Capability MSR flag. 



Definition at line 248 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae20ed5e0901e8ea672ebdcdc211b36e2}\label{x86__64_2src_2cpu_8c_ae20ed5e0901e8ea672ebdcdc211b36e2}} 
\index{cpu.c@{cpu.c}!ECX\_PERF\_CORE@{ECX\_PERF\_CORE}}
\index{ECX\_PERF\_CORE@{ECX\_PERF\_CORE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_PERF\_CORE}{ECX\_PERF\_CORE}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+PERF\+\_\+\+CORE~(1U $<$$<$ 23)}



CPUID Core performance counter extensions flag. 



Definition at line 402 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afce5fefc432c2bca3bfef484b9b88c62}\label{x86__64_2src_2cpu_8c_afce5fefc432c2bca3bfef484b9b88c62}} 
\index{cpu.c@{cpu.c}!ECX\_PERF\_NB@{ECX\_PERF\_NB}}
\index{ECX\_PERF\_NB@{ECX\_PERF\_NB}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_PERF\_NB}{ECX\_PERF\_NB}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+PERF\+\_\+\+NB~(1U $<$$<$ 24)}



CPUID NB performance counter extensions flag. 



Definition at line 404 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aef2a68ea07c5eddf14ec82a0d9297aaf}\label{x86__64_2src_2cpu_8c_aef2a68ea07c5eddf14ec82a0d9297aaf}} 
\index{cpu.c@{cpu.c}!ECX\_PERF\_TSC@{ECX\_PERF\_TSC}}
\index{ECX\_PERF\_TSC@{ECX\_PERF\_TSC}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_PERF\_TSC}{ECX\_PERF\_TSC}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+PERF\+\_\+\+TSC~(1U $<$$<$ 27)}



CPUID Performance TSC flag. 



Definition at line 408 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9fa42d78070f22e934f5f3008c5aa49f}\label{x86__64_2src_2cpu_8c_a9fa42d78070f22e934f5f3008c5aa49f}} 
\index{cpu.c@{cpu.c}!ECX\_POPCNT@{ECX\_POPCNT}}
\index{ECX\_POPCNT@{ECX\_POPCNT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_POPCNT}{ECX\_POPCNT}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+POPCNT~(1U $<$$<$ 23)}



CPUID POPCNT Instruction flag. 



Definition at line 262 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac88914d67b400d2917986302dca76f15}\label{x86__64_2src_2cpu_8c_ac88914d67b400d2917986302dca76f15}} 
\index{cpu.c@{cpu.c}!ECX\_PREFETCH@{ECX\_PREFETCH}}
\index{ECX\_PREFETCH@{ECX\_PREFETCH}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_PREFETCH}{ECX\_PREFETCH}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+PREFETCH~(1U $<$$<$ 8)}



CPUID Prefetch flag. 



Definition at line 378 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a43ed2edda144fb065a33af72cb74708d}\label{x86__64_2src_2cpu_8c_a43ed2edda144fb065a33af72cb74708d}} 
\index{cpu.c@{cpu.c}!ECX\_RDRAND@{ECX\_RDRAND}}
\index{ECX\_RDRAND@{ECX\_RDRAND}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_RDRAND}{ECX\_RDRAND}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+RDRAND~(1U $<$$<$ 30)}



CPUID RDRAND Instruction flag. 



Definition at line 276 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac80f45a29445fe52f7f56ab17d0a6e05}\label{x86__64_2src_2cpu_8c_ac80f45a29445fe52f7f56ab17d0a6e05}} 
\index{cpu.c@{cpu.c}!ECX\_SKINIT@{ECX\_SKINIT}}
\index{ECX\_SKINIT@{ECX\_SKINIT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_SKINIT}{ECX\_SKINIT}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+SKINIT~(1U $<$$<$ 12)}



CPUID SKINIT instructions flag. 



Definition at line 386 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afcb5019b5501e71a85eb19e50dc6937d}\label{x86__64_2src_2cpu_8c_afcb5019b5501e71a85eb19e50dc6937d}} 
\index{cpu.c@{cpu.c}!ECX\_SMX@{ECX\_SMX}}
\index{ECX\_SMX@{ECX\_SMX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_SMX}{ECX\_SMX}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+SMX~(1U $<$$<$ 6)}



CPUID Safer Mode Extensions flag. 



Definition at line 232 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aea40363130ccd9d4c7e89aa737f73928}\label{x86__64_2src_2cpu_8c_aea40363130ccd9d4c7e89aa737f73928}} 
\index{cpu.c@{cpu.c}!ECX\_SSE3@{ECX\_SSE3}}
\index{ECX\_SSE3@{ECX\_SSE3}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_SSE3}{ECX\_SSE3}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+SSE3~(1U $<$$<$ 0)}



CPUID Streaming SIMD Extensions 3 flag. 



Definition at line 220 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a910c539f21ccd254628ade665ddfb1ab}\label{x86__64_2src_2cpu_8c_a910c539f21ccd254628ade665ddfb1ab}} 
\index{cpu.c@{cpu.c}!ECX\_SSE41@{ECX\_SSE41}}
\index{ECX\_SSE41@{ECX\_SSE41}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_SSE41}{ECX\_SSE41}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+SSE41~(1U $<$$<$ 19)}



CPUID Streaming SIMD Extensions 4.\+1 flag. 



Definition at line 254 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a10db7841963e9f64b870ea960e27cd51}\label{x86__64_2src_2cpu_8c_a10db7841963e9f64b870ea960e27cd51}} 
\index{cpu.c@{cpu.c}!ECX\_SSE42@{ECX\_SSE42}}
\index{ECX\_SSE42@{ECX\_SSE42}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_SSE42}{ECX\_SSE42}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+SSE42~(1U $<$$<$ 20)}



CPUID Streaming SIMD Extensions 4.\+2 flag. 



Definition at line 256 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae7c287071ff137da9c1152c2d47a2a31}\label{x86__64_2src_2cpu_8c_ae7c287071ff137da9c1152c2d47a2a31}} 
\index{cpu.c@{cpu.c}!ECX\_SSE4A@{ECX\_SSE4A}}
\index{ECX\_SSE4A@{ECX\_SSE4A}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_SSE4A}{ECX\_SSE4A}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+SSE4A~(1U $<$$<$ 6)}



CPUID SSE4A flag. 



Definition at line 374 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_adead9f0882ae71eaa184683013c29c09}\label{x86__64_2src_2cpu_8c_adead9f0882ae71eaa184683013c29c09}} 
\index{cpu.c@{cpu.c}!ECX\_SSSE3@{ECX\_SSSE3}}
\index{ECX\_SSSE3@{ECX\_SSSE3}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_SSSE3}{ECX\_SSSE3}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+SSSE3~(1U $<$$<$ 9)}



CPUID Supplemental Streaming SIMD Extensions 3 flag. 



Definition at line 238 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa64685097d9313701e3ea9315c883fa1}\label{x86__64_2src_2cpu_8c_aa64685097d9313701e3ea9315c883fa1}} 
\index{cpu.c@{cpu.c}!ECX\_SVM@{ECX\_SVM}}
\index{ECX\_SVM@{ECX\_SVM}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_SVM}{ECX\_SVM}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+SVM~(1U $<$$<$ 2)}



CPUID Secure Virtual Machine flag. 



Definition at line 366 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_abab0367bb80c194328b334dd8f586dff}\label{x86__64_2src_2cpu_8c_abab0367bb80c194328b334dd8f586dff}} 
\index{cpu.c@{cpu.c}!ECX\_TBM@{ECX\_TBM}}
\index{ECX\_TBM@{ECX\_TBM}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_TBM}{ECX\_TBM}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+TBM~(1U $<$$<$ 21)}



CPUID Trailing bit manipulation flag. 



Definition at line 398 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a260666eada63753955ccba433dc821de}\label{x86__64_2src_2cpu_8c_a260666eada63753955ccba433dc821de}} 
\index{cpu.c@{cpu.c}!ECX\_TCE@{ECX\_TCE}}
\index{ECX\_TCE@{ECX\_TCE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_TCE}{ECX\_TCE}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+TCE~(1U $<$$<$ 17)}



CPUID Translation cache extension flag. 



Definition at line 394 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ade524e9bdbe9bcbc9e5891520fd90bc8}\label{x86__64_2src_2cpu_8c_ade524e9bdbe9bcbc9e5891520fd90bc8}} 
\index{cpu.c@{cpu.c}!ECX\_TM2@{ECX\_TM2}}
\index{ECX\_TM2@{ECX\_TM2}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_TM2}{ECX\_TM2}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+TM2~(1U $<$$<$ 8)}



CPUID Thermal Monitor 2 flag. 



Definition at line 236 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa8393fbfd1b0fec5c608aea0d2fbd7a0}\label{x86__64_2src_2cpu_8c_aa8393fbfd1b0fec5c608aea0d2fbd7a0}} 
\index{cpu.c@{cpu.c}!ECX\_TOPOEX@{ECX\_TOPOEX}}
\index{ECX\_TOPOEX@{ECX\_TOPOEX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_TOPOEX}{ECX\_TOPOEX}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+TOPOEX~(1U $<$$<$ 22)}



CPUID Topology extension flag. 



Definition at line 400 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_abea85010fe030520df7caa50eb1713b0}\label{x86__64_2src_2cpu_8c_abea85010fe030520df7caa50eb1713b0}} 
\index{cpu.c@{cpu.c}!ECX\_TSC@{ECX\_TSC}}
\index{ECX\_TSC@{ECX\_TSC}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_TSC}{ECX\_TSC}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+TSC~(1U $<$$<$ 24)}



CPUID Local APIC supports TSC Deadline flag. 



Definition at line 264 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aed75bfda2658ce0abde52516068e8dec}\label{x86__64_2src_2cpu_8c_aed75bfda2658ce0abde52516068e8dec}} 
\index{cpu.c@{cpu.c}!ECX\_VMX@{ECX\_VMX}}
\index{ECX\_VMX@{ECX\_VMX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_VMX}{ECX\_VMX}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+VMX~(1U $<$$<$ 5)}



CPUID Virtual Machine Extensions flag. 



Definition at line 230 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a110448e0f526d5d87a62901eb08fd2e5}\label{x86__64_2src_2cpu_8c_a110448e0f526d5d87a62901eb08fd2e5}} 
\index{cpu.c@{cpu.c}!ECX\_WDT@{ECX\_WDT}}
\index{ECX\_WDT@{ECX\_WDT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_WDT}{ECX\_WDT}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+WDT~(1U $<$$<$ 13)}



CPUID watchdog timer flag. 



Definition at line 388 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8c5ff002801115c449bf38cd4abad370}\label{x86__64_2src_2cpu_8c_a8c5ff002801115c449bf38cd4abad370}} 
\index{cpu.c@{cpu.c}!ECX\_X2APIC@{ECX\_X2APIC}}
\index{ECX\_X2APIC@{ECX\_X2APIC}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_X2APIC}{ECX\_X2APIC}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+X2\+APIC~(1U $<$$<$ 21)}



CPUID Extended x\+APIC Support flag. 



Definition at line 258 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_affbd63acb3a4e62e3a5d3bfefafc3acd}\label{x86__64_2src_2cpu_8c_affbd63acb3a4e62e3a5d3bfefafc3acd}} 
\index{cpu.c@{cpu.c}!ECX\_XOP@{ECX\_XOP}}
\index{ECX\_XOP@{ECX\_XOP}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_XOP}{ECX\_XOP}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+XOP~(1U $<$$<$ 11)}



CPUID XIO intruction set flag. 



Definition at line 384 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac8bb9abac5611dd05d00482be7c9e808}\label{x86__64_2src_2cpu_8c_ac8bb9abac5611dd05d00482be7c9e808}} 
\index{cpu.c@{cpu.c}!ECX\_XSAVE@{ECX\_XSAVE}}
\index{ECX\_XSAVE@{ECX\_XSAVE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_XSAVE}{ECX\_XSAVE}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+XSAVE~(1U $<$$<$ 26)}



CPUID XSAVE/\+XSTOR States flag. 



Definition at line 268 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa907c0beedeb79202076709d4bb09cac}\label{x86__64_2src_2cpu_8c_aa907c0beedeb79202076709d4bb09cac}} 
\index{cpu.c@{cpu.c}!ECX\_XTPR@{ECX\_XTPR}}
\index{ECX\_XTPR@{ECX\_XTPR}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{ECX\_XTPR}{ECX\_XTPR}}
{\footnotesize\ttfamily \#define ECX\+\_\+\+XTPR~(1U $<$$<$ 14)}



CPUID x\+TPR Update Control flag. 



Definition at line 246 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ade94ed02d5475ab6008229944b594dd0}\label{x86__64_2src_2cpu_8c_ade94ed02d5475ab6008229944b594dd0}} 
\index{cpu.c@{cpu.c}!EDX\_1GB\_PAGE@{EDX\_1GB\_PAGE}}
\index{EDX\_1GB\_PAGE@{EDX\_1GB\_PAGE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_1GB\_PAGE}{EDX\_1GB\_PAGE}}
{\footnotesize\ttfamily \#define EDX\+\_\+1\+GB\+\_\+\+PAGE~(1U $<$$<$ 26)}



CPUID 1 GB Pages flag. 



Definition at line 352 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac88d2bc3afe53843e177f2d77e914c9f}\label{x86__64_2src_2cpu_8c_ac88d2bc3afe53843e177f2d77e914c9f}} 
\index{cpu.c@{cpu.c}!EDX\_3DNOW@{EDX\_3DNOW}}
\index{EDX\_3DNOW@{EDX\_3DNOW}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_3DNOW}{EDX\_3DNOW}}
{\footnotesize\ttfamily \#define EDX\+\_\+3\+DNOW~(1U $<$$<$ 31)}



CPUID 3D Now flag. 



Definition at line 360 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa740ebf87f3be11e1cce78672a279e04}\label{x86__64_2src_2cpu_8c_aa740ebf87f3be11e1cce78672a279e04}} 
\index{cpu.c@{cpu.c}!EDX\_3DNOW\_EX@{EDX\_3DNOW\_EX}}
\index{EDX\_3DNOW\_EX@{EDX\_3DNOW\_EX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_3DNOW\_EX}{EDX\_3DNOW\_EX}}
{\footnotesize\ttfamily \#define EDX\+\_\+3\+DNOW\+\_\+\+EX~(1U $<$$<$ 30)}



CPUID 3D Now etended flag. 



Definition at line 358 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6fad8a7de471fcd3e77bdecdff29985b}\label{x86__64_2src_2cpu_8c_a6fad8a7de471fcd3e77bdecdff29985b}} 
\index{cpu.c@{cpu.c}!EDX\_64\_BIT@{EDX\_64\_BIT}}
\index{EDX\_64\_BIT@{EDX\_64\_BIT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_64\_BIT}{EDX\_64\_BIT}}
{\footnotesize\ttfamily \#define EDX\+\_\+64\+\_\+\+BIT~(1U $<$$<$ 29)}



CPUID 64-\/bit Architecture flag. 



Definition at line 356 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a5e42f48d8327853ac9946239b5078f19}\label{x86__64_2src_2cpu_8c_a5e42f48d8327853ac9946239b5078f19}} 
\index{cpu.c@{cpu.c}!EDX\_ACPI@{EDX\_ACPI}}
\index{EDX\_ACPI@{EDX\_ACPI}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_ACPI}{EDX\_ACPI}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+ACPI~(1U $<$$<$ 22)}



CPUID Thermal Monitor and Clock Facilities flag. 



Definition at line 318 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad8410aec38ee96c662f35fba3c5ef16b}\label{x86__64_2src_2cpu_8c_ad8410aec38ee96c662f35fba3c5ef16b}} 
\index{cpu.c@{cpu.c}!EDX\_APIC@{EDX\_APIC}}
\index{EDX\_APIC@{EDX\_APIC}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_APIC}{EDX\_APIC}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+APIC~(1U $<$$<$ 9)}



CPUID APIC On-\/\+Chip flag. 



Definition at line 296 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6273a34177b8c2eb9f5c77a15d1bd42f}\label{x86__64_2src_2cpu_8c_a6273a34177b8c2eb9f5c77a15d1bd42f}} 
\index{cpu.c@{cpu.c}!EDX\_CLFLUSH@{EDX\_CLFLUSH}}
\index{EDX\_CLFLUSH@{EDX\_CLFLUSH}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_CLFLUSH}{EDX\_CLFLUSH}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+CLFLUSH~(1U $<$$<$ 19)}



CPUID CLFLUSH Instruction flag. 



Definition at line 314 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a12c3d2ed0a9654f54765a9e7460da598}\label{x86__64_2src_2cpu_8c_a12c3d2ed0a9654f54765a9e7460da598}} 
\index{cpu.c@{cpu.c}!EDX\_CMOV@{EDX\_CMOV}}
\index{EDX\_CMOV@{EDX\_CMOV}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_CMOV}{EDX\_CMOV}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+CMOV~(1U $<$$<$ 15)}



CPUID Conditional Move Instruction flag. 



Definition at line 306 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aad35b13967c9a0ab20179509fcd19ae1}\label{x86__64_2src_2cpu_8c_aad35b13967c9a0ab20179509fcd19ae1}} 
\index{cpu.c@{cpu.c}!EDX\_CX8@{EDX\_CX8}}
\index{EDX\_CX8@{EDX\_CX8}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_CX8}{EDX\_CX8}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+CX8~(1U $<$$<$ 8)}



CPUID CMPXCHG8 Instruction flag. 



Definition at line 294 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3ffb4c68958b1a27682f3e86cb8756dc}\label{x86__64_2src_2cpu_8c_a3ffb4c68958b1a27682f3e86cb8756dc}} 
\index{cpu.c@{cpu.c}!EDX\_DE@{EDX\_DE}}
\index{EDX\_DE@{EDX\_DE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_DE}{EDX\_DE}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+DE~(1U $<$$<$ 2)}



CPUID Debugging Extensions flag. 



Definition at line 282 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4a6797d78f8ff5e2faed04e3fdd49d66}\label{x86__64_2src_2cpu_8c_a4a6797d78f8ff5e2faed04e3fdd49d66}} 
\index{cpu.c@{cpu.c}!EDX\_DS@{EDX\_DS}}
\index{EDX\_DS@{EDX\_DS}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_DS}{EDX\_DS}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+DS~(1U $<$$<$ 21)}



CPUID Debug Store flag. 



Definition at line 316 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8b0ef1551723fe0271392495d155f9ed}\label{x86__64_2src_2cpu_8c_a8b0ef1551723fe0271392495d155f9ed}} 
\index{cpu.c@{cpu.c}!EDX\_FPU@{EDX\_FPU}}
\index{EDX\_FPU@{EDX\_FPU}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_FPU}{EDX\_FPU}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+FPU~(1U $<$$<$ 0)}



CPUID Floating-\/\+Point Unit On-\/\+Chip flag. 



Definition at line 278 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}\label{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}} 
\index{cpu.c@{cpu.c}!EDX\_FXSR@{EDX\_FXSR}}
\index{EDX\_FXSR@{EDX\_FXSR}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_FXSR}{EDX\_FXSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+FXSR~(1U $<$$<$ 24)}



CPUID FXSAVE and FXSTOR Instructions flag. 

CPUID FXSAVE/\+STOR available flag. 

Definition at line 348 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}\label{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}} 
\index{cpu.c@{cpu.c}!EDX\_FXSR@{EDX\_FXSR}}
\index{EDX\_FXSR@{EDX\_FXSR}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_FXSR}{EDX\_FXSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+FXSR~(1U $<$$<$ 24)}



CPUID FXSAVE and FXSTOR Instructions flag. 

CPUID FXSAVE/\+STOR available flag. 

Definition at line 348 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a86d4a58038067bae396c64c68721f180}\label{x86__64_2src_2cpu_8c_a86d4a58038067bae396c64c68721f180}} 
\index{cpu.c@{cpu.c}!EDX\_FXSR\_OPT@{EDX\_FXSR\_OPT}}
\index{EDX\_FXSR\_OPT@{EDX\_FXSR\_OPT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_FXSR\_OPT}{EDX\_FXSR\_OPT}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+FXSR\+\_\+\+OPT~(1U $<$$<$ 25)}



CPUID FXSAVE/\+STOR optimized flag. 



Definition at line 350 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a36c3ca3dc06f341d7b115d20e0764eb2}\label{x86__64_2src_2cpu_8c_a36c3ca3dc06f341d7b115d20e0764eb2}} 
\index{cpu.c@{cpu.c}!EDX\_HTT@{EDX\_HTT}}
\index{EDX\_HTT@{EDX\_HTT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_HTT}{EDX\_HTT}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+HTT~(1U $<$$<$ 28)}



CPUID Multi-\/\+Threading flag. 



Definition at line 330 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2c09c3f6eefb2a1ebea5a9d504b48ae2}\label{x86__64_2src_2cpu_8c_a2c09c3f6eefb2a1ebea5a9d504b48ae2}} 
\index{cpu.c@{cpu.c}!EDX\_MCA@{EDX\_MCA}}
\index{EDX\_MCA@{EDX\_MCA}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_MCA}{EDX\_MCA}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+MCA~(1U $<$$<$ 14)}



CPUID Machine-\/\+Check Architecture flag. 



Definition at line 304 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab3ec694ce4542e0458eaaf2769b44537}\label{x86__64_2src_2cpu_8c_ab3ec694ce4542e0458eaaf2769b44537}} 
\index{cpu.c@{cpu.c}!EDX\_MCE@{EDX\_MCE}}
\index{EDX\_MCE@{EDX\_MCE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_MCE}{EDX\_MCE}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+MCE~(1U $<$$<$ 7)}



CPUID Machine-\/\+Check Exception flag. 



Definition at line 292 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3a3ef54ca6bc42f3e4815c5c10b66e41}\label{x86__64_2src_2cpu_8c_a3a3ef54ca6bc42f3e4815c5c10b66e41}} 
\index{cpu.c@{cpu.c}!EDX\_MMX@{EDX\_MMX}}
\index{EDX\_MMX@{EDX\_MMX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_MMX}{EDX\_MMX}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+MMX~(1U $<$$<$ 23)}



CPUID MMX Technology flag. 



Definition at line 320 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a37965cbef81b0839cca627550f3e915a}\label{x86__64_2src_2cpu_8c_a37965cbef81b0839cca627550f3e915a}} 
\index{cpu.c@{cpu.c}!EDX\_MMX\_EX@{EDX\_MMX\_EX}}
\index{EDX\_MMX\_EX@{EDX\_MMX\_EX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_MMX\_EX}{EDX\_MMX\_EX}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+MMX\+\_\+\+EX~(1U $<$$<$ 22)}



CPUID MMX etended flag. 



Definition at line 346 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac67fcad41aa64234f4334e88f4969b80}\label{x86__64_2src_2cpu_8c_ac67fcad41aa64234f4334e88f4969b80}} 
\index{cpu.c@{cpu.c}!EDX\_MP@{EDX\_MP}}
\index{EDX\_MP@{EDX\_MP}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_MP}{EDX\_MP}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+MP~(1U $<$$<$ 19)}



CPUID Multiprocessor flag. 



Definition at line 342 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aea31f6d48e27d721488c9237dc82a8ec}\label{x86__64_2src_2cpu_8c_aea31f6d48e27d721488c9237dc82a8ec}} 
\index{cpu.c@{cpu.c}!EDX\_MSR@{EDX\_MSR}}
\index{EDX\_MSR@{EDX\_MSR}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_MSR}{EDX\_MSR}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+MSR~(1U $<$$<$ 5)}



CPUID Model Specific Registers flag. 



Definition at line 288 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a5b0e55fb245f2e2de587822d934d71d5}\label{x86__64_2src_2cpu_8c_a5b0e55fb245f2e2de587822d934d71d5}} 
\index{cpu.c@{cpu.c}!EDX\_MTRR@{EDX\_MTRR}}
\index{EDX\_MTRR@{EDX\_MTRR}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_MTRR}{EDX\_MTRR}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+MTRR~(1U $<$$<$ 12)}



CPUID Memory Type Range Registers flag. 



Definition at line 300 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aeef18667596f1d5f295ba641b84aea16}\label{x86__64_2src_2cpu_8c_aeef18667596f1d5f295ba641b84aea16}} 
\index{cpu.c@{cpu.c}!EDX\_PAE@{EDX\_PAE}}
\index{EDX\_PAE@{EDX\_PAE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_PAE}{EDX\_PAE}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+PAE~(1U $<$$<$ 6)}



CPUID Physical Address Extension flag. 



Definition at line 290 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac5144147c0a6a325b093e7085f65bceb}\label{x86__64_2src_2cpu_8c_ac5144147c0a6a325b093e7085f65bceb}} 
\index{cpu.c@{cpu.c}!EDX\_PAT@{EDX\_PAT}}
\index{EDX\_PAT@{EDX\_PAT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_PAT}{EDX\_PAT}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+PAT~(1U $<$$<$ 16)}



CPUID Page Attribute Table flag. 



Definition at line 308 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab25d114021d91efd3861dd1edab22b00}\label{x86__64_2src_2cpu_8c_ab25d114021d91efd3861dd1edab22b00}} 
\index{cpu.c@{cpu.c}!EDX\_PBE@{EDX\_PBE}}
\index{EDX\_PBE@{EDX\_PBE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_PBE}{EDX\_PBE}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+PBE~(1U $<$$<$ 31)}



CPUID Pending Break Enable flag. 



Definition at line 334 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a73d42efffc1c0de0fc011d5a8c905e84}\label{x86__64_2src_2cpu_8c_a73d42efffc1c0de0fc011d5a8c905e84}} 
\index{cpu.c@{cpu.c}!EDX\_PGE@{EDX\_PGE}}
\index{EDX\_PGE@{EDX\_PGE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_PGE}{EDX\_PGE}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+PGE~(1U $<$$<$ 13)}



CPUID Page Global Bit flag. 



Definition at line 302 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a788411e5452e502dc20fcacdf4799ccb}\label{x86__64_2src_2cpu_8c_a788411e5452e502dc20fcacdf4799ccb}} 
\index{cpu.c@{cpu.c}!EDX\_PSE@{EDX\_PSE}}
\index{EDX\_PSE@{EDX\_PSE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_PSE}{EDX\_PSE}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+PSE~(1U $<$$<$ 3)}



CPUID Page Size Extension flag. 



Definition at line 284 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a95daa6db40e5e4ead4580d776415f239}\label{x86__64_2src_2cpu_8c_a95daa6db40e5e4ead4580d776415f239}} 
\index{cpu.c@{cpu.c}!EDX\_PSE36@{EDX\_PSE36}}
\index{EDX\_PSE36@{EDX\_PSE36}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_PSE36}{EDX\_PSE36}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+PSE36~(1U $<$$<$ 17)}



CPUID 36-\/bit Page Size Extension flag. 



Definition at line 310 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2cad8344c1fde4647d3296482da57a1a}\label{x86__64_2src_2cpu_8c_a2cad8344c1fde4647d3296482da57a1a}} 
\index{cpu.c@{cpu.c}!EDX\_PSN@{EDX\_PSN}}
\index{EDX\_PSN@{EDX\_PSN}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_PSN}{EDX\_PSN}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+PSN~(1U $<$$<$ 18)}



CPUID Processor Serial Number flag. 



Definition at line 312 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0cb3f8b38750485ac9715dcfbc407b9b}\label{x86__64_2src_2cpu_8c_a0cb3f8b38750485ac9715dcfbc407b9b}} 
\index{cpu.c@{cpu.c}!EDX\_RDTSCP@{EDX\_RDTSCP}}
\index{EDX\_RDTSCP@{EDX\_RDTSCP}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_RDTSCP}{EDX\_RDTSCP}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+RDTSCP~(1U $<$$<$ 27)}



CPUID RDTSCP and IA32\+\_\+\+TSC\+\_\+\+AUX flag. 



Definition at line 354 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a540c4fc3352a42253fe3c942f118306e}\label{x86__64_2src_2cpu_8c_a540c4fc3352a42253fe3c942f118306e}} 
\index{cpu.c@{cpu.c}!EDX\_SEP@{EDX\_SEP}}
\index{EDX\_SEP@{EDX\_SEP}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_SEP}{EDX\_SEP}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+SEP~(1U $<$$<$ 11)}



CPUID SYSENTER/\+SYSEXIT instructions flag. 



Definition at line 298 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_adfaf379e276c5129dda2cab7e70846ef}\label{x86__64_2src_2cpu_8c_adfaf379e276c5129dda2cab7e70846ef}} 
\index{cpu.c@{cpu.c}!EDX\_SS@{EDX\_SS}}
\index{EDX\_SS@{EDX\_SS}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_SS}{EDX\_SS}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+SS~(1U $<$$<$ 27)}



CPUID Self Snoop flag. 



Definition at line 328 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1556ce3fb2d89acf7980d369f7ab7d89}\label{x86__64_2src_2cpu_8c_a1556ce3fb2d89acf7980d369f7ab7d89}} 
\index{cpu.c@{cpu.c}!EDX\_SSE@{EDX\_SSE}}
\index{EDX\_SSE@{EDX\_SSE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_SSE}{EDX\_SSE}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+SSE~(1U $<$$<$ 25)}



CPUID Streaming SIMD Extensions flag. 



Definition at line 324 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2c4a6c8eacee56abaf7f7010ae619a4b}\label{x86__64_2src_2cpu_8c_a2c4a6c8eacee56abaf7f7010ae619a4b}} 
\index{cpu.c@{cpu.c}!EDX\_SSE2@{EDX\_SSE2}}
\index{EDX\_SSE2@{EDX\_SSE2}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_SSE2}{EDX\_SSE2}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+SSE2~(1U $<$$<$ 26)}



CPUID Streaming SIMD Extensions 2 flag. 



Definition at line 326 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a818a32e2d1996dd7c79ae06d3aa4c6b6}\label{x86__64_2src_2cpu_8c_a818a32e2d1996dd7c79ae06d3aa4c6b6}} 
\index{cpu.c@{cpu.c}!EDX\_SYSCALL@{EDX\_SYSCALL}}
\index{EDX\_SYSCALL@{EDX\_SYSCALL}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_SYSCALL}{EDX\_SYSCALL}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+SYSCALL~(1U $<$$<$ 11)}



CPUID SYSCALL/\+SYSRET flag. 



Definition at line 340 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a89de2f3104e154abe2d289115ef60826}\label{x86__64_2src_2cpu_8c_a89de2f3104e154abe2d289115ef60826}} 
\index{cpu.c@{cpu.c}!EDX\_TM@{EDX\_TM}}
\index{EDX\_TM@{EDX\_TM}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_TM}{EDX\_TM}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+TM~(1U $<$$<$ 29)}



CPUID Thermal Monitor flag. 



Definition at line 332 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab6ab73c8dc4cf7f6d6b24800d7991f3a}\label{x86__64_2src_2cpu_8c_ab6ab73c8dc4cf7f6d6b24800d7991f3a}} 
\index{cpu.c@{cpu.c}!EDX\_TSC@{EDX\_TSC}}
\index{EDX\_TSC@{EDX\_TSC}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_TSC}{EDX\_TSC}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+TSC~(1U $<$$<$ 4)}



CPUID Time Stamp Counter flag. 



Definition at line 286 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae09b05a6f9ea9cd8491705aa5a24a6fa}\label{x86__64_2src_2cpu_8c_ae09b05a6f9ea9cd8491705aa5a24a6fa}} 
\index{cpu.c@{cpu.c}!EDX\_VME@{EDX\_VME}}
\index{EDX\_VME@{EDX\_VME}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_VME}{EDX\_VME}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+VME~(1U $<$$<$ 1)}



CPUID Virtual 8086 Mode Extensions flag. 



Definition at line 280 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6f8e81fc64a30bc76f7b477629d130cf}\label{x86__64_2src_2cpu_8c_a6f8e81fc64a30bc76f7b477629d130cf}} 
\index{cpu.c@{cpu.c}!EDX\_XD@{EDX\_XD}}
\index{EDX\_XD@{EDX\_XD}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{EDX\_XD}{EDX\_XD}}
{\footnotesize\ttfamily \#define EDX\+\_\+\+XD~(1U $<$$<$ 20)}



CPUID Execute Disable Bit flag. 



Definition at line 344 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a297f2b8ecd7aef9861d7b84527ee0c4e}\label{x86__64_2src_2cpu_8c_a297f2b8ecd7aef9861d7b84527ee0c4e}} 
\index{cpu.c@{cpu.c}!GDT\_ENTRY\_COUNT@{GDT\_ENTRY\_COUNT}}
\index{GDT\_ENTRY\_COUNT@{GDT\_ENTRY\_COUNT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_ENTRY\_COUNT}{GDT\_ENTRY\_COUNT}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+ENTRY\+\_\+\+COUNT~(13 + \mbox{\hyperlink{config_8h_add08506024a2c5399f9f9f6a797392ef}{MAX\+\_\+\+CPU\+\_\+\+COUNT}})}



Number of entries in the kernel\textquotesingle{}s GDT. 



Definition at line 194 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9c3b234b2effd35a29bf723b9f9fbde0}\label{x86__64_2src_2cpu_8c_a9c3b234b2effd35a29bf723b9f9fbde0}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_16\_BIT\_SEGMENT@{GDT\_FLAG\_16\_BIT\_SEGMENT}}
\index{GDT\_FLAG\_16\_BIT\_SEGMENT@{GDT\_FLAG\_16\_BIT\_SEGMENT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_16\_BIT\_SEGMENT}{GDT\_FLAG\_16\_BIT\_SEGMENT}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+16\+\_\+\+BIT\+\_\+\+SEGMENT~0x000000}



GDT size flag\+: 16b protected mode. 



Definition at line 125 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9257f063c14b793f318ccdae39ee8f27}\label{x86__64_2src_2cpu_8c_a9257f063c14b793f318ccdae39ee8f27}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_32\_BIT\_SEGMENT@{GDT\_FLAG\_32\_BIT\_SEGMENT}}
\index{GDT\_FLAG\_32\_BIT\_SEGMENT@{GDT\_FLAG\_32\_BIT\_SEGMENT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_32\_BIT\_SEGMENT}{GDT\_FLAG\_32\_BIT\_SEGMENT}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+32\+\_\+\+BIT\+\_\+\+SEGMENT~0x400000}



GDT size flag\+: 32b protected mode. 



Definition at line 127 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad83b0ca80b51513562d604b6623d3034}\label{x86__64_2src_2cpu_8c_ad83b0ca80b51513562d604b6623d3034}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_64\_BIT\_SEGMENT@{GDT\_FLAG\_64\_BIT\_SEGMENT}}
\index{GDT\_FLAG\_64\_BIT\_SEGMENT@{GDT\_FLAG\_64\_BIT\_SEGMENT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_64\_BIT\_SEGMENT}{GDT\_FLAG\_64\_BIT\_SEGMENT}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+64\+\_\+\+BIT\+\_\+\+SEGMENT~0x200000}



GDT size flag\+: 64b protected mode. 



Definition at line 129 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a31b7d1d427a6d91d804984e252c85044}\label{x86__64_2src_2cpu_8c_a31b7d1d427a6d91d804984e252c85044}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_AVL@{GDT\_FLAG\_AVL}}
\index{GDT\_FLAG\_AVL@{GDT\_FLAG\_AVL}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_AVL}{GDT\_FLAG\_AVL}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+AVL~0x100000}



GDT AVL flag. 



Definition at line 131 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3f8e70c04de7b1c3a33f1d9133d3b957}\label{x86__64_2src_2cpu_8c_a3f8e70c04de7b1c3a33f1d9133d3b957}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_CODE\_TYPE@{GDT\_FLAG\_CODE\_TYPE}}
\index{GDT\_FLAG\_CODE\_TYPE@{GDT\_FLAG\_CODE\_TYPE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_CODE\_TYPE}{GDT\_FLAG\_CODE\_TYPE}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+CODE\+\_\+\+TYPE~0x001000}



GDT data type flag\+: code. 



Definition at line 143 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad736bb7a475f6ecc8f377a026a2f181c}\label{x86__64_2src_2cpu_8c_ad736bb7a475f6ecc8f377a026a2f181c}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_DATA\_TYPE@{GDT\_FLAG\_DATA\_TYPE}}
\index{GDT\_FLAG\_DATA\_TYPE@{GDT\_FLAG\_DATA\_TYPE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_DATA\_TYPE}{GDT\_FLAG\_DATA\_TYPE}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+DATA\+\_\+\+TYPE~0x001000}



GDT data type flag\+: data. 



Definition at line 145 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}\label{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_GRANULARITY\_4K@{GDT\_FLAG\_GRANULARITY\_4K}}
\index{GDT\_FLAG\_GRANULARITY\_4K@{GDT\_FLAG\_GRANULARITY\_4K}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_GRANULARITY\_4K}{GDT\_FLAG\_GRANULARITY\_4K}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+GRANULARITY\+\_\+4K~0x800000}



GDT granularity flag\+: 4K block. 



Definition at line 121 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8c36a8afa09883f3b980ef199ebae5aa}\label{x86__64_2src_2cpu_8c_a8c36a8afa09883f3b980ef199ebae5aa}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_GRANULARITY\_BYTE@{GDT\_FLAG\_GRANULARITY\_BYTE}}
\index{GDT\_FLAG\_GRANULARITY\_BYTE@{GDT\_FLAG\_GRANULARITY\_BYTE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_GRANULARITY\_BYTE}{GDT\_FLAG\_GRANULARITY\_BYTE}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+GRANULARITY\+\_\+\+BYTE~0x000000}



GDT granularity flag\+: 1B block. 



Definition at line 123 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}\label{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_PL0@{GDT\_FLAG\_PL0}}
\index{GDT\_FLAG\_PL0@{GDT\_FLAG\_PL0}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_PL0}{GDT\_FLAG\_PL0}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+PL0~0x000000}



GDT privilege level flag\+: Ring 0 (kernel). 



Definition at line 135 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad14b9fc4e56fbeac8c4c1c3ff498a63a}\label{x86__64_2src_2cpu_8c_ad14b9fc4e56fbeac8c4c1c3ff498a63a}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_PL1@{GDT\_FLAG\_PL1}}
\index{GDT\_FLAG\_PL1@{GDT\_FLAG\_PL1}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_PL1}{GDT\_FLAG\_PL1}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+PL1~0x002000}



GDT privilege level flag\+: Ring 1 (kernel-\/). 



Definition at line 137 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2bca87bee848acf0a201d89daa2b48f2}\label{x86__64_2src_2cpu_8c_a2bca87bee848acf0a201d89daa2b48f2}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_PL2@{GDT\_FLAG\_PL2}}
\index{GDT\_FLAG\_PL2@{GDT\_FLAG\_PL2}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_PL2}{GDT\_FLAG\_PL2}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+PL2~0x004000}



GDT privilege level flag\+: Ring 2 (kernel--). 



Definition at line 139 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a47eccc1263d5d986e22553e32bce4d04}\label{x86__64_2src_2cpu_8c_a47eccc1263d5d986e22553e32bce4d04}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_PL3@{GDT\_FLAG\_PL3}}
\index{GDT\_FLAG\_PL3@{GDT\_FLAG\_PL3}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_PL3}{GDT\_FLAG\_PL3}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+PL3~0x006000}



GDT privilege level flag\+: Ring 3 (user). 



Definition at line 141 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}\label{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_SEGMENT\_PRESENT@{GDT\_FLAG\_SEGMENT\_PRESENT}}
\index{GDT\_FLAG\_SEGMENT\_PRESENT@{GDT\_FLAG\_SEGMENT\_PRESENT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_SEGMENT\_PRESENT}{GDT\_FLAG\_SEGMENT\_PRESENT}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+SEGMENT\+\_\+\+PRESENT~0x008000}



GDT segment present flag. 



Definition at line 133 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae9ce26a5aaee07bd87e2221b455da91b}\label{x86__64_2src_2cpu_8c_ae9ce26a5aaee07bd87e2221b455da91b}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_SYSTEM\_TYPE@{GDT\_FLAG\_SYSTEM\_TYPE}}
\index{GDT\_FLAG\_SYSTEM\_TYPE@{GDT\_FLAG\_SYSTEM\_TYPE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_SYSTEM\_TYPE}{GDT\_FLAG\_SYSTEM\_TYPE}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+SYSTEM\+\_\+\+TYPE~0x000000}



GDT data type flag\+: system. 



Definition at line 147 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af5da0196f96b610ecd477b62f0ac5305}\label{x86__64_2src_2cpu_8c_af5da0196f96b610ecd477b62f0ac5305}} 
\index{cpu.c@{cpu.c}!GDT\_FLAG\_TSS@{GDT\_FLAG\_TSS}}
\index{GDT\_FLAG\_TSS@{GDT\_FLAG\_TSS}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_FLAG\_TSS}{GDT\_FLAG\_TSS}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+FLAG\+\_\+\+TSS~0x09}



GDT TSS flag. 



Definition at line 149 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a969141801108555f5cfdbf86c8525da1}\label{x86__64_2src_2cpu_8c_a969141801108555f5cfdbf86c8525da1}} 
\index{cpu.c@{cpu.c}!GDT\_TYPE\_ACCESSED@{GDT\_TYPE\_ACCESSED}}
\index{GDT\_TYPE\_ACCESSED@{GDT\_TYPE\_ACCESSED}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_TYPE\_ACCESSED}{GDT\_TYPE\_ACCESSED}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+TYPE\+\_\+\+ACCESSED~0x1}



GDT access byte flag\+: accessed byte. 



Definition at line 166 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1d5541972939e3db6ab012dfb1e8ca6b}\label{x86__64_2src_2cpu_8c_a1d5541972939e3db6ab012dfb1e8ca6b}} 
\index{cpu.c@{cpu.c}!GDT\_TYPE\_CONFORMING@{GDT\_TYPE\_CONFORMING}}
\index{GDT\_TYPE\_CONFORMING@{GDT\_TYPE\_CONFORMING}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_TYPE\_CONFORMING}{GDT\_TYPE\_CONFORMING}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+TYPE\+\_\+\+CONFORMING~0x4}



GDT access byte flag\+: conforming code. 



Definition at line 158 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a622798e042fd13d6cd342a4610bd5677}\label{x86__64_2src_2cpu_8c_a622798e042fd13d6cd342a4610bd5677}} 
\index{cpu.c@{cpu.c}!GDT\_TYPE\_EXECUTABLE@{GDT\_TYPE\_EXECUTABLE}}
\index{GDT\_TYPE\_EXECUTABLE@{GDT\_TYPE\_EXECUTABLE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_TYPE\_EXECUTABLE}{GDT\_TYPE\_EXECUTABLE}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+TYPE\+\_\+\+EXECUTABLE~0x8}



GDT access byte flag\+: executable. 



Definition at line 152 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a61244d895d21e64b65037f5bfb8eec41}\label{x86__64_2src_2cpu_8c_a61244d895d21e64b65037f5bfb8eec41}} 
\index{cpu.c@{cpu.c}!GDT\_TYPE\_GROW\_DOWN@{GDT\_TYPE\_GROW\_DOWN}}
\index{GDT\_TYPE\_GROW\_DOWN@{GDT\_TYPE\_GROW\_DOWN}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_TYPE\_GROW\_DOWN}{GDT\_TYPE\_GROW\_DOWN}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+TYPE\+\_\+\+GROW\+\_\+\+DOWN~0x0}



GDT access byte flag\+: growth direction down. 



Definition at line 156 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad5ec8534f87ba806f223ff3558738df5}\label{x86__64_2src_2cpu_8c_ad5ec8534f87ba806f223ff3558738df5}} 
\index{cpu.c@{cpu.c}!GDT\_TYPE\_GROW\_UP@{GDT\_TYPE\_GROW\_UP}}
\index{GDT\_TYPE\_GROW\_UP@{GDT\_TYPE\_GROW\_UP}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_TYPE\_GROW\_UP}{GDT\_TYPE\_GROW\_UP}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+TYPE\+\_\+\+GROW\+\_\+\+UP~0x4}



GDT access byte flag\+: growth direction up. 



Definition at line 154 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4eb35c96633c8b5efafb96e12bcbe5b2}\label{x86__64_2src_2cpu_8c_a4eb35c96633c8b5efafb96e12bcbe5b2}} 
\index{cpu.c@{cpu.c}!GDT\_TYPE\_PROTECTED@{GDT\_TYPE\_PROTECTED}}
\index{GDT\_TYPE\_PROTECTED@{GDT\_TYPE\_PROTECTED}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_TYPE\_PROTECTED}{GDT\_TYPE\_PROTECTED}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+TYPE\+\_\+\+PROTECTED~0x0}



GDT access byte flag\+: protected. 



Definition at line 160 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a798a70f09e14eff9766a987619bb14f5}\label{x86__64_2src_2cpu_8c_a798a70f09e14eff9766a987619bb14f5}} 
\index{cpu.c@{cpu.c}!GDT\_TYPE\_READABLE@{GDT\_TYPE\_READABLE}}
\index{GDT\_TYPE\_READABLE@{GDT\_TYPE\_READABLE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_TYPE\_READABLE}{GDT\_TYPE\_READABLE}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+TYPE\+\_\+\+READABLE~0x2}



GDT access byte flag\+: readable. 



Definition at line 162 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_acaec0cb5d3665b7a965454741f59830e}\label{x86__64_2src_2cpu_8c_acaec0cb5d3665b7a965454741f59830e}} 
\index{cpu.c@{cpu.c}!GDT\_TYPE\_WRITABLE@{GDT\_TYPE\_WRITABLE}}
\index{GDT\_TYPE\_WRITABLE@{GDT\_TYPE\_WRITABLE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{GDT\_TYPE\_WRITABLE}{GDT\_TYPE\_WRITABLE}}
{\footnotesize\ttfamily \#define GDT\+\_\+\+TYPE\+\_\+\+WRITABLE~0x2}



GDT access byte flag\+: writable. 



Definition at line 164 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad9fe2663969501bcffb2ce7f50de4321}\label{x86__64_2src_2cpu_8c_ad9fe2663969501bcffb2ce7f50de4321}} 
\index{cpu.c@{cpu.c}!IDT\_FLAG\_PL0@{IDT\_FLAG\_PL0}}
\index{IDT\_FLAG\_PL0@{IDT\_FLAG\_PL0}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{IDT\_FLAG\_PL0}{IDT\_FLAG\_PL0}}
{\footnotesize\ttfamily \#define IDT\+\_\+\+FLAG\+\_\+\+PL0~0x00}



IDT flag\+: privilege level, ring 0. 



Definition at line 176 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa324eb394bc82d8df6c28ee306b87e5a}\label{x86__64_2src_2cpu_8c_aa324eb394bc82d8df6c28ee306b87e5a}} 
\index{cpu.c@{cpu.c}!IDT\_FLAG\_PL1@{IDT\_FLAG\_PL1}}
\index{IDT\_FLAG\_PL1@{IDT\_FLAG\_PL1}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{IDT\_FLAG\_PL1}{IDT\_FLAG\_PL1}}
{\footnotesize\ttfamily \#define IDT\+\_\+\+FLAG\+\_\+\+PL1~0x20}



IDT flag\+: privilege level, ring 1. 



Definition at line 178 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2a33a16204bac35f6d563318b3239777}\label{x86__64_2src_2cpu_8c_a2a33a16204bac35f6d563318b3239777}} 
\index{cpu.c@{cpu.c}!IDT\_FLAG\_PL2@{IDT\_FLAG\_PL2}}
\index{IDT\_FLAG\_PL2@{IDT\_FLAG\_PL2}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{IDT\_FLAG\_PL2}{IDT\_FLAG\_PL2}}
{\footnotesize\ttfamily \#define IDT\+\_\+\+FLAG\+\_\+\+PL2~0x40}



IDT flag\+: privilege level, ring 2. 



Definition at line 180 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2a29a1265ef69b55bfa5a5e3e664bf91}\label{x86__64_2src_2cpu_8c_a2a29a1265ef69b55bfa5a5e3e664bf91}} 
\index{cpu.c@{cpu.c}!IDT\_FLAG\_PL3@{IDT\_FLAG\_PL3}}
\index{IDT\_FLAG\_PL3@{IDT\_FLAG\_PL3}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{IDT\_FLAG\_PL3}{IDT\_FLAG\_PL3}}
{\footnotesize\ttfamily \#define IDT\+\_\+\+FLAG\+\_\+\+PL3~0x60}



IDT flag\+: privilege level, ring 3. 



Definition at line 182 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a655be59845ed69ebd5b95e3ec05a0671}\label{x86__64_2src_2cpu_8c_a655be59845ed69ebd5b95e3ec05a0671}} 
\index{cpu.c@{cpu.c}!IDT\_FLAG\_PRESENT@{IDT\_FLAG\_PRESENT}}
\index{IDT\_FLAG\_PRESENT@{IDT\_FLAG\_PRESENT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{IDT\_FLAG\_PRESENT}{IDT\_FLAG\_PRESENT}}
{\footnotesize\ttfamily \#define IDT\+\_\+\+FLAG\+\_\+\+PRESENT~0x80}



IDT flag\+: interrupt present. 



Definition at line 184 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9a6527e55b5e135419c71b7283f5a5b2}\label{x86__64_2src_2cpu_8c_a9a6527e55b5e135419c71b7283f5a5b2}} 
\index{cpu.c@{cpu.c}!IDT\_FLAG\_STORAGE\_SEG@{IDT\_FLAG\_STORAGE\_SEG}}
\index{IDT\_FLAG\_STORAGE\_SEG@{IDT\_FLAG\_STORAGE\_SEG}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{IDT\_FLAG\_STORAGE\_SEG}{IDT\_FLAG\_STORAGE\_SEG}}
{\footnotesize\ttfamily \#define IDT\+\_\+\+FLAG\+\_\+\+STORAGE\+\_\+\+SEG~0x10}



IDT flag\+: storage segment. 



Definition at line 174 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a02d9fee9afa3f2e0c88f95ef47cb9141}\label{x86__64_2src_2cpu_8c_a02d9fee9afa3f2e0c88f95ef47cb9141}} 
\index{cpu.c@{cpu.c}!IDT\_TYPE\_INT\_GATE@{IDT\_TYPE\_INT\_GATE}}
\index{IDT\_TYPE\_INT\_GATE@{IDT\_TYPE\_INT\_GATE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{IDT\_TYPE\_INT\_GATE}{IDT\_TYPE\_INT\_GATE}}
{\footnotesize\ttfamily \#define IDT\+\_\+\+TYPE\+\_\+\+INT\+\_\+\+GATE~0x0E}



IDT flag\+: interrupt type interrupt gate. 



Definition at line 189 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a98743f57f10f81b4d6ebaa17f5e8c503}\label{x86__64_2src_2cpu_8c_a98743f57f10f81b4d6ebaa17f5e8c503}} 
\index{cpu.c@{cpu.c}!IDT\_TYPE\_TASK\_GATE@{IDT\_TYPE\_TASK\_GATE}}
\index{IDT\_TYPE\_TASK\_GATE@{IDT\_TYPE\_TASK\_GATE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{IDT\_TYPE\_TASK\_GATE}{IDT\_TYPE\_TASK\_GATE}}
{\footnotesize\ttfamily \#define IDT\+\_\+\+TYPE\+\_\+\+TASK\+\_\+\+GATE~0x05}



IDT flag\+: interrupt type task gate. 



Definition at line 187 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1021029b5a224a966cb356460a4aba48}\label{x86__64_2src_2cpu_8c_a1021029b5a224a966cb356460a4aba48}} 
\index{cpu.c@{cpu.c}!IDT\_TYPE\_TRAP\_GATE@{IDT\_TYPE\_TRAP\_GATE}}
\index{IDT\_TYPE\_TRAP\_GATE@{IDT\_TYPE\_TRAP\_GATE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{IDT\_TYPE\_TRAP\_GATE}{IDT\_TYPE\_TRAP\_GATE}}
{\footnotesize\ttfamily \#define IDT\+\_\+\+TYPE\+\_\+\+TRAP\+\_\+\+GATE~0x0F}



IDT flag\+: interrupt type trap gate. 



Definition at line 191 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0b79c1b48e35895acf4d6e89b55a1aca}\label{x86__64_2src_2cpu_8c_a0b79c1b48e35895acf4d6e89b55a1aca}} 
\index{cpu.c@{cpu.c}!KERNEL\_CODE\_SEGMENT\_BASE\_16@{KERNEL\_CODE\_SEGMENT\_BASE\_16}}
\index{KERNEL\_CODE\_SEGMENT\_BASE\_16@{KERNEL\_CODE\_SEGMENT\_BASE\_16}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_CODE\_SEGMENT\_BASE\_16}{KERNEL\_CODE\_SEGMENT\_BASE\_16}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+16~0x00000000}



Kernel\textquotesingle{}s 16 bits code segment base address. 



Definition at line 90 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_accf4d67d49a508cfba39b61e96eb7092}\label{x86__64_2src_2cpu_8c_accf4d67d49a508cfba39b61e96eb7092}} 
\index{cpu.c@{cpu.c}!KERNEL\_CODE\_SEGMENT\_BASE\_32@{KERNEL\_CODE\_SEGMENT\_BASE\_32}}
\index{KERNEL\_CODE\_SEGMENT\_BASE\_32@{KERNEL\_CODE\_SEGMENT\_BASE\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_CODE\_SEGMENT\_BASE\_32}{KERNEL\_CODE\_SEGMENT\_BASE\_32}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+32~0x00000000}



Kernel\textquotesingle{}s 32 bits code segment base address. 



Definition at line 81 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a33c8f877757f0484dfa9ef339ca9936f}\label{x86__64_2src_2cpu_8c_a33c8f877757f0484dfa9ef339ca9936f}} 
\index{cpu.c@{cpu.c}!KERNEL\_CODE\_SEGMENT\_BASE\_64@{KERNEL\_CODE\_SEGMENT\_BASE\_64}}
\index{KERNEL\_CODE\_SEGMENT\_BASE\_64@{KERNEL\_CODE\_SEGMENT\_BASE\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_CODE\_SEGMENT\_BASE\_64}{KERNEL\_CODE\_SEGMENT\_BASE\_64}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+64~0x00000000}



Kernel\textquotesingle{}s 64 bits code segment base address. 



Definition at line 72 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac6a56aca6a34dc774c4cb01c77d3129c}\label{x86__64_2src_2cpu_8c_ac6a56aca6a34dc774c4cb01c77d3129c}} 
\index{cpu.c@{cpu.c}!KERNEL\_CODE\_SEGMENT\_LIMIT\_16@{KERNEL\_CODE\_SEGMENT\_LIMIT\_16}}
\index{KERNEL\_CODE\_SEGMENT\_LIMIT\_16@{KERNEL\_CODE\_SEGMENT\_LIMIT\_16}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_CODE\_SEGMENT\_LIMIT\_16}{KERNEL\_CODE\_SEGMENT\_LIMIT\_16}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+16~0x000\+FFFFF}



Kernel\textquotesingle{}s 16 bits code segment limit address. 



Definition at line 92 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0e68e1eb6e51e390ebb2bf16a748f2c8}\label{x86__64_2src_2cpu_8c_a0e68e1eb6e51e390ebb2bf16a748f2c8}} 
\index{cpu.c@{cpu.c}!KERNEL\_CODE\_SEGMENT\_LIMIT\_32@{KERNEL\_CODE\_SEGMENT\_LIMIT\_32}}
\index{KERNEL\_CODE\_SEGMENT\_LIMIT\_32@{KERNEL\_CODE\_SEGMENT\_LIMIT\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_CODE\_SEGMENT\_LIMIT\_32}{KERNEL\_CODE\_SEGMENT\_LIMIT\_32}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+32~0x000\+FFFFF}



Kernel\textquotesingle{}s 32 bits code segment limit address. 



Definition at line 83 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab4dc74bf35c878d5e69c18aa5183fbcc}\label{x86__64_2src_2cpu_8c_ab4dc74bf35c878d5e69c18aa5183fbcc}} 
\index{cpu.c@{cpu.c}!KERNEL\_CODE\_SEGMENT\_LIMIT\_64@{KERNEL\_CODE\_SEGMENT\_LIMIT\_64}}
\index{KERNEL\_CODE\_SEGMENT\_LIMIT\_64@{KERNEL\_CODE\_SEGMENT\_LIMIT\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_CODE\_SEGMENT\_LIMIT\_64}{KERNEL\_CODE\_SEGMENT\_LIMIT\_64}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+64~0x000\+FFFFF}



Kernel\textquotesingle{}s 64 bits code segment limit address. 



Definition at line 74 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a209cb123696486d6801da5e90e443320}\label{x86__64_2src_2cpu_8c_a209cb123696486d6801da5e90e443320}} 
\index{cpu.c@{cpu.c}!KERNEL\_CS\_16@{KERNEL\_CS\_16}}
\index{KERNEL\_CS\_16@{KERNEL\_CS\_16}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_CS\_16}{KERNEL\_CS\_16}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+CS\+\_\+16~0x18}



Kernel\textquotesingle{}s 16 bits ode segment descriptor. 



Definition at line 46 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a68b944b9740fbc254c6bbb1cc38eaea4}\label{x86__64_2src_2cpu_8c_a68b944b9740fbc254c6bbb1cc38eaea4}} 
\index{cpu.c@{cpu.c}!KERNEL\_CS\_32@{KERNEL\_CS\_32}}
\index{KERNEL\_CS\_32@{KERNEL\_CS\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_CS\_32}{KERNEL\_CS\_32}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+CS\+\_\+32~0x08}



Kernel\textquotesingle{}s 32 bits code segment descriptor. 



Definition at line 42 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8a407838cebfc779289f3290e4190c49}\label{x86__64_2src_2cpu_8c_a8a407838cebfc779289f3290e4190c49}} 
\index{cpu.c@{cpu.c}!KERNEL\_CS\_64@{KERNEL\_CS\_64}}
\index{KERNEL\_CS\_64@{KERNEL\_CS\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_CS\_64}{KERNEL\_CS\_64}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+CS\+\_\+64~0x28}



Kernel\textquotesingle{}s 64 bits ode segment descriptor. 



Definition at line 50 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a50c283fcfdc7e322496d33d5bcb6465d}\label{x86__64_2src_2cpu_8c_a50c283fcfdc7e322496d33d5bcb6465d}} 
\index{cpu.c@{cpu.c}!KERNEL\_DATA\_SEGMENT\_BASE\_16@{KERNEL\_DATA\_SEGMENT\_BASE\_16}}
\index{KERNEL\_DATA\_SEGMENT\_BASE\_16@{KERNEL\_DATA\_SEGMENT\_BASE\_16}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_DATA\_SEGMENT\_BASE\_16}{KERNEL\_DATA\_SEGMENT\_BASE\_16}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+16~0x00000000}



Kernel\textquotesingle{}s 16 bits data segment base address. 



Definition at line 94 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a211745ca19b0386bf3ea9866fadeb5fe}\label{x86__64_2src_2cpu_8c_a211745ca19b0386bf3ea9866fadeb5fe}} 
\index{cpu.c@{cpu.c}!KERNEL\_DATA\_SEGMENT\_BASE\_32@{KERNEL\_DATA\_SEGMENT\_BASE\_32}}
\index{KERNEL\_DATA\_SEGMENT\_BASE\_32@{KERNEL\_DATA\_SEGMENT\_BASE\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_DATA\_SEGMENT\_BASE\_32}{KERNEL\_DATA\_SEGMENT\_BASE\_32}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+32~0x00000000}



Kernel\textquotesingle{}s 32 bits data segment base address. 



Definition at line 85 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4beab36327207a8bdbf49bc0ebd8b356}\label{x86__64_2src_2cpu_8c_a4beab36327207a8bdbf49bc0ebd8b356}} 
\index{cpu.c@{cpu.c}!KERNEL\_DATA\_SEGMENT\_BASE\_64@{KERNEL\_DATA\_SEGMENT\_BASE\_64}}
\index{KERNEL\_DATA\_SEGMENT\_BASE\_64@{KERNEL\_DATA\_SEGMENT\_BASE\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_DATA\_SEGMENT\_BASE\_64}{KERNEL\_DATA\_SEGMENT\_BASE\_64}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+64~0x00000000}



Kernel\textquotesingle{}s 64 bits data segment base address. 



Definition at line 76 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae2d5346348777e6e576f92b553ffd9d1}\label{x86__64_2src_2cpu_8c_ae2d5346348777e6e576f92b553ffd9d1}} 
\index{cpu.c@{cpu.c}!KERNEL\_DATA\_SEGMENT\_LIMIT\_16@{KERNEL\_DATA\_SEGMENT\_LIMIT\_16}}
\index{KERNEL\_DATA\_SEGMENT\_LIMIT\_16@{KERNEL\_DATA\_SEGMENT\_LIMIT\_16}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_DATA\_SEGMENT\_LIMIT\_16}{KERNEL\_DATA\_SEGMENT\_LIMIT\_16}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+16~0x000\+FFFFF}



Kernel\textquotesingle{}s 16 bits data segment limit address. 



Definition at line 96 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a37509abdad6e6066fe2328ff37592f43}\label{x86__64_2src_2cpu_8c_a37509abdad6e6066fe2328ff37592f43}} 
\index{cpu.c@{cpu.c}!KERNEL\_DATA\_SEGMENT\_LIMIT\_32@{KERNEL\_DATA\_SEGMENT\_LIMIT\_32}}
\index{KERNEL\_DATA\_SEGMENT\_LIMIT\_32@{KERNEL\_DATA\_SEGMENT\_LIMIT\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_DATA\_SEGMENT\_LIMIT\_32}{KERNEL\_DATA\_SEGMENT\_LIMIT\_32}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+32~0x000\+FFFFF}



Kernel\textquotesingle{}s 32 bits data segment limit address. 



Definition at line 87 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae68d2d2e61e0ead405b92fe5aa7ec504}\label{x86__64_2src_2cpu_8c_ae68d2d2e61e0ead405b92fe5aa7ec504}} 
\index{cpu.c@{cpu.c}!KERNEL\_DATA\_SEGMENT\_LIMIT\_64@{KERNEL\_DATA\_SEGMENT\_LIMIT\_64}}
\index{KERNEL\_DATA\_SEGMENT\_LIMIT\_64@{KERNEL\_DATA\_SEGMENT\_LIMIT\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_DATA\_SEGMENT\_LIMIT\_64}{KERNEL\_DATA\_SEGMENT\_LIMIT\_64}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+64~0x000\+FFFFF}



Kernel\textquotesingle{}s 64 bits data segment limit address. 



Definition at line 78 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a717f6ed3322d701e32ccd8d00fde54ac}\label{x86__64_2src_2cpu_8c_a717f6ed3322d701e32ccd8d00fde54ac}} 
\index{cpu.c@{cpu.c}!KERNEL\_DS\_16@{KERNEL\_DS\_16}}
\index{KERNEL\_DS\_16@{KERNEL\_DS\_16}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_DS\_16}{KERNEL\_DS\_16}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+DS\+\_\+16~0x20}



Kernel\textquotesingle{}s 16 bits data segment descriptor. 



Definition at line 48 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a12dea599046847b91e11e40e5756ac7f}\label{x86__64_2src_2cpu_8c_a12dea599046847b91e11e40e5756ac7f}} 
\index{cpu.c@{cpu.c}!KERNEL\_DS\_32@{KERNEL\_DS\_32}}
\index{KERNEL\_DS\_32@{KERNEL\_DS\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_DS\_32}{KERNEL\_DS\_32}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+DS\+\_\+32~0x10}



Kernel\textquotesingle{}s 32 bits data segment descriptor. 



Definition at line 44 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9747fca6d155e34fa94adb9af98096d8}\label{x86__64_2src_2cpu_8c_a9747fca6d155e34fa94adb9af98096d8}} 
\index{cpu.c@{cpu.c}!KERNEL\_DS\_64@{KERNEL\_DS\_64}}
\index{KERNEL\_DS\_64@{KERNEL\_DS\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{KERNEL\_DS\_64}{KERNEL\_DS\_64}}
{\footnotesize\ttfamily \#define KERNEL\+\_\+\+DS\+\_\+64~0x30}



Kernel\textquotesingle{}s 64 bits data segment descriptor. 



Definition at line 52 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a14ded244c47bbba850a8a4be6d16c7e3}\label{x86__64_2src_2cpu_8c_a14ded244c47bbba850a8a4be6d16c7e3}} 
\index{cpu.c@{cpu.c}!MODULE\_NAME@{MODULE\_NAME}}
\index{MODULE\_NAME@{MODULE\_NAME}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{MODULE\_NAME}{MODULE\_NAME}}
{\footnotesize\ttfamily \#define MODULE\+\_\+\+NAME~\char`\"{}CPU\+\_\+\+X64\char`\"{}}



Current module name. 



Definition at line 39 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0915f239ce43398abcbb4f45335e5f10}\label{x86__64_2src_2cpu_8c_a0915f239ce43398abcbb4f45335e5f10}} 
\index{cpu.c@{cpu.c}!SIG\_AMD\_EBX@{SIG\_AMD\_EBX}}
\index{SIG\_AMD\_EBX@{SIG\_AMD\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_AMD\_EBX}{SIG\_AMD\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+AMD\+\_\+\+EBX~0x68747541}



CPUID Vendor signature AMD EBX. 



Definition at line 417 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1794ea3e87a9cc307620f7595ba6bc98}\label{x86__64_2src_2cpu_8c_a1794ea3e87a9cc307620f7595ba6bc98}} 
\index{cpu.c@{cpu.c}!SIG\_AMD\_ECX@{SIG\_AMD\_ECX}}
\index{SIG\_AMD\_ECX@{SIG\_AMD\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_AMD\_ECX}{SIG\_AMD\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+AMD\+\_\+\+ECX~0x444d4163}



CPUID Vendor signature AMD ECX. 



Definition at line 419 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac825533e3242b18d4c5e2f5df572e07f}\label{x86__64_2src_2cpu_8c_ac825533e3242b18d4c5e2f5df572e07f}} 
\index{cpu.c@{cpu.c}!SIG\_AMD\_EDX@{SIG\_AMD\_EDX}}
\index{SIG\_AMD\_EDX@{SIG\_AMD\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_AMD\_EDX}{SIG\_AMD\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+AMD\+\_\+\+EDX~0x69746e65}



CPUID Vendor signature AMD EDX. 



Definition at line 421 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af46afc0c5bcd1f614898e48c2904bb35}\label{x86__64_2src_2cpu_8c_af46afc0c5bcd1f614898e48c2904bb35}} 
\index{cpu.c@{cpu.c}!SIG\_CENTAUR\_EBX@{SIG\_CENTAUR\_EBX}}
\index{SIG\_CENTAUR\_EBX@{SIG\_CENTAUR\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_CENTAUR\_EBX}{SIG\_CENTAUR\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+CENTAUR\+\_\+\+EBX~0x746e6543}



CPUID Vendor signature Centaur EBX. 



Definition at line 424 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4ec5ac45ae7da1bcb8612a9fa4750e15}\label{x86__64_2src_2cpu_8c_a4ec5ac45ae7da1bcb8612a9fa4750e15}} 
\index{cpu.c@{cpu.c}!SIG\_CENTAUR\_ECX@{SIG\_CENTAUR\_ECX}}
\index{SIG\_CENTAUR\_ECX@{SIG\_CENTAUR\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_CENTAUR\_ECX}{SIG\_CENTAUR\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+CENTAUR\+\_\+\+ECX~0x736c7561}



CPUID Vendor signature Centaur ECX. 



Definition at line 426 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac3e504fe60f2cefb944949a7e7583517}\label{x86__64_2src_2cpu_8c_ac3e504fe60f2cefb944949a7e7583517}} 
\index{cpu.c@{cpu.c}!SIG\_CENTAUR\_EDX@{SIG\_CENTAUR\_EDX}}
\index{SIG\_CENTAUR\_EDX@{SIG\_CENTAUR\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_CENTAUR\_EDX}{SIG\_CENTAUR\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+CENTAUR\+\_\+\+EDX~0x48727561}



CPUID Vendor signature Centaur EDX. 



Definition at line 428 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8572734c594011bdbaa4dcea0ba32790}\label{x86__64_2src_2cpu_8c_a8572734c594011bdbaa4dcea0ba32790}} 
\index{cpu.c@{cpu.c}!SIG\_CYRIX\_EBX@{SIG\_CYRIX\_EBX}}
\index{SIG\_CYRIX\_EBX@{SIG\_CYRIX\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_CYRIX\_EBX}{SIG\_CYRIX\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+CYRIX\+\_\+\+EBX~0x69727943}



CPUID Vendor signature Cyrix EBX. 



Definition at line 431 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a29b2f5ab3f7ce067e89629f446e9f833}\label{x86__64_2src_2cpu_8c_a29b2f5ab3f7ce067e89629f446e9f833}} 
\index{cpu.c@{cpu.c}!SIG\_CYRIX\_ECX@{SIG\_CYRIX\_ECX}}
\index{SIG\_CYRIX\_ECX@{SIG\_CYRIX\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_CYRIX\_ECX}{SIG\_CYRIX\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+CYRIX\+\_\+\+ECX~0x64616574}



CPUID Vendor signature Cyrix ECX. 



Definition at line 433 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9339d91116ccc31542692db4c2687aba}\label{x86__64_2src_2cpu_8c_a9339d91116ccc31542692db4c2687aba}} 
\index{cpu.c@{cpu.c}!SIG\_CYRIX\_EDX@{SIG\_CYRIX\_EDX}}
\index{SIG\_CYRIX\_EDX@{SIG\_CYRIX\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_CYRIX\_EDX}{SIG\_CYRIX\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+CYRIX\+\_\+\+EDX~0x736e4978}



CPUID Vendor signature Cyrix EDX. 



Definition at line 435 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2e244c832675fe61c0ebd8502eb092f9}\label{x86__64_2src_2cpu_8c_a2e244c832675fe61c0ebd8502eb092f9}} 
\index{cpu.c@{cpu.c}!SIG\_INTEL\_EBX@{SIG\_INTEL\_EBX}}
\index{SIG\_INTEL\_EBX@{SIG\_INTEL\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_INTEL\_EBX}{SIG\_INTEL\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+INTEL\+\_\+\+EBX~0x756e6547}



CPUID Vendor signature Intel EBX. 



Definition at line 438 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_adcb4d2306514e8fa402cc9ea32ed2c04}\label{x86__64_2src_2cpu_8c_adcb4d2306514e8fa402cc9ea32ed2c04}} 
\index{cpu.c@{cpu.c}!SIG\_INTEL\_ECX@{SIG\_INTEL\_ECX}}
\index{SIG\_INTEL\_ECX@{SIG\_INTEL\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_INTEL\_ECX}{SIG\_INTEL\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+INTEL\+\_\+\+ECX~0x6c65746e}



CPUID Vendor signature Intel ECX. 



Definition at line 440 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aefb4f8fa65f9ab024e41ed6d709719f7}\label{x86__64_2src_2cpu_8c_aefb4f8fa65f9ab024e41ed6d709719f7}} 
\index{cpu.c@{cpu.c}!SIG\_INTEL\_EDX@{SIG\_INTEL\_EDX}}
\index{SIG\_INTEL\_EDX@{SIG\_INTEL\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_INTEL\_EDX}{SIG\_INTEL\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+INTEL\+\_\+\+EDX~0x49656e69}



CPUID Vendor signature Intel EDX. 



Definition at line 442 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6ec08042c7ae70b152157e3542bc4fa4}\label{x86__64_2src_2cpu_8c_a6ec08042c7ae70b152157e3542bc4fa4}} 
\index{cpu.c@{cpu.c}!SIG\_NEXGEN\_EBX@{SIG\_NEXGEN\_EBX}}
\index{SIG\_NEXGEN\_EBX@{SIG\_NEXGEN\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_NEXGEN\_EBX}{SIG\_NEXGEN\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+NEXGEN\+\_\+\+EBX~0x4778654e}



CPUID Vendor signature Next\+Gen EBX. 



Definition at line 466 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0718b25b7ac07b54a912b42eccf2f81e}\label{x86__64_2src_2cpu_8c_a0718b25b7ac07b54a912b42eccf2f81e}} 
\index{cpu.c@{cpu.c}!SIG\_NEXGEN\_ECX@{SIG\_NEXGEN\_ECX}}
\index{SIG\_NEXGEN\_ECX@{SIG\_NEXGEN\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_NEXGEN\_ECX}{SIG\_NEXGEN\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+NEXGEN\+\_\+\+ECX~0x6e657669}



CPUID Vendor signature Next\+Gen ECX. 



Definition at line 468 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a80f3b08dfa5392d2ea195f06da17af26}\label{x86__64_2src_2cpu_8c_a80f3b08dfa5392d2ea195f06da17af26}} 
\index{cpu.c@{cpu.c}!SIG\_NEXGEN\_EDX@{SIG\_NEXGEN\_EDX}}
\index{SIG\_NEXGEN\_EDX@{SIG\_NEXGEN\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_NEXGEN\_EDX}{SIG\_NEXGEN\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+NEXGEN\+\_\+\+EDX~0x72446e65}



CPUID Vendor signature Next\+Gen EDX. 



Definition at line 470 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aaaa6b845a3c69314bd13db13116dc074}\label{x86__64_2src_2cpu_8c_aaaa6b845a3c69314bd13db13116dc074}} 
\index{cpu.c@{cpu.c}!SIG\_NSC\_EBX@{SIG\_NSC\_EBX}}
\index{SIG\_NSC\_EBX@{SIG\_NSC\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_NSC\_EBX}{SIG\_NSC\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+NSC\+\_\+\+EBX~0x646f6547}



CPUID Vendor signature NSC EBX. 



Definition at line 459 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aaa43d1b675582f622e3c9e52bcbbe820}\label{x86__64_2src_2cpu_8c_aaa43d1b675582f622e3c9e52bcbbe820}} 
\index{cpu.c@{cpu.c}!SIG\_NSC\_ECX@{SIG\_NSC\_ECX}}
\index{SIG\_NSC\_ECX@{SIG\_NSC\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_NSC\_ECX}{SIG\_NSC\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+NSC\+\_\+\+ECX~0x43534e20}



CPUID Vendor signature NSC ECX. 



Definition at line 461 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2d38b34c4e545bc7f6378e4e03a168a1}\label{x86__64_2src_2cpu_8c_a2d38b34c4e545bc7f6378e4e03a168a1}} 
\index{cpu.c@{cpu.c}!SIG\_NSC\_EDX@{SIG\_NSC\_EDX}}
\index{SIG\_NSC\_EDX@{SIG\_NSC\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_NSC\_EDX}{SIG\_NSC\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+NSC\+\_\+\+EDX~0x79622065}



CPUID Vendor signature NSC EDX. 



Definition at line 463 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0f5ca43f20e8b90d7f56ef758a962576}\label{x86__64_2src_2cpu_8c_a0f5ca43f20e8b90d7f56ef758a962576}} 
\index{cpu.c@{cpu.c}!SIG\_RISE\_EBX@{SIG\_RISE\_EBX}}
\index{SIG\_RISE\_EBX@{SIG\_RISE\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_RISE\_EBX}{SIG\_RISE\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+RISE\+\_\+\+EBX~0x65736952}



CPUID Vendor signature Rise EBX. 



Definition at line 473 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab5063e8e2b189c529a98d383231661a9}\label{x86__64_2src_2cpu_8c_ab5063e8e2b189c529a98d383231661a9}} 
\index{cpu.c@{cpu.c}!SIG\_RISE\_ECX@{SIG\_RISE\_ECX}}
\index{SIG\_RISE\_ECX@{SIG\_RISE\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_RISE\_ECX}{SIG\_RISE\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+RISE\+\_\+\+ECX~0x65736952}



CPUID Vendor signature Rise ECX. 



Definition at line 475 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aabfb2b6f1c8a955a66771e88207f4fca}\label{x86__64_2src_2cpu_8c_aabfb2b6f1c8a955a66771e88207f4fca}} 
\index{cpu.c@{cpu.c}!SIG\_RISE\_EDX@{SIG\_RISE\_EDX}}
\index{SIG\_RISE\_EDX@{SIG\_RISE\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_RISE\_EDX}{SIG\_RISE\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+RISE\+\_\+\+EDX~0x65736952}



CPUID Vendor signature Rise EDX. 



Definition at line 477 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a95e35dc6bc612ed3ca2b62d96aad4490}\label{x86__64_2src_2cpu_8c_a95e35dc6bc612ed3ca2b62d96aad4490}} 
\index{cpu.c@{cpu.c}!SIG\_SIS\_EBX@{SIG\_SIS\_EBX}}
\index{SIG\_SIS\_EBX@{SIG\_SIS\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_SIS\_EBX}{SIG\_SIS\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+SIS\+\_\+\+EBX~0x20536953}



CPUID Vendor signature SIS EBX. 



Definition at line 480 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a019acd9668c47aaade8459cf02bbc53b}\label{x86__64_2src_2cpu_8c_a019acd9668c47aaade8459cf02bbc53b}} 
\index{cpu.c@{cpu.c}!SIG\_SIS\_ECX@{SIG\_SIS\_ECX}}
\index{SIG\_SIS\_ECX@{SIG\_SIS\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_SIS\_ECX}{SIG\_SIS\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+SIS\+\_\+\+ECX~0x20536953}



CPUID Vendor signature SIS ECX. 



Definition at line 482 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa0f0ea1cd406cb021b0072bf4557330f}\label{x86__64_2src_2cpu_8c_aa0f0ea1cd406cb021b0072bf4557330f}} 
\index{cpu.c@{cpu.c}!SIG\_SIS\_EDX@{SIG\_SIS\_EDX}}
\index{SIG\_SIS\_EDX@{SIG\_SIS\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_SIS\_EDX}{SIG\_SIS\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+SIS\+\_\+\+EDX~0x20536953}



CPUID Vendor signature SIS EDX. 



Definition at line 484 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a51e4f214d063e677c63e5d5a70c0d61f}\label{x86__64_2src_2cpu_8c_a51e4f214d063e677c63e5d5a70c0d61f}} 
\index{cpu.c@{cpu.c}!SIG\_TM1\_EBX@{SIG\_TM1\_EBX}}
\index{SIG\_TM1\_EBX@{SIG\_TM1\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_TM1\_EBX}{SIG\_TM1\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+TM1\+\_\+\+EBX~0x6e617254}



CPUID Vendor signature TM1 EBX. 



Definition at line 445 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a5c0810a91602a4f367054805485fc6ba}\label{x86__64_2src_2cpu_8c_a5c0810a91602a4f367054805485fc6ba}} 
\index{cpu.c@{cpu.c}!SIG\_TM1\_ECX@{SIG\_TM1\_ECX}}
\index{SIG\_TM1\_ECX@{SIG\_TM1\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_TM1\_ECX}{SIG\_TM1\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+TM1\+\_\+\+ECX~0x55504361}



CPUID Vendor signature TM1 ECX. 



Definition at line 447 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a74243a8672945df4b8946bcb469586ee}\label{x86__64_2src_2cpu_8c_a74243a8672945df4b8946bcb469586ee}} 
\index{cpu.c@{cpu.c}!SIG\_TM1\_EDX@{SIG\_TM1\_EDX}}
\index{SIG\_TM1\_EDX@{SIG\_TM1\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_TM1\_EDX}{SIG\_TM1\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+TM1\+\_\+\+EDX~0x74656d73}



CPUID Vendor signature TM1 EDX. 



Definition at line 449 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4aaabe82282bce2844ee8c1d7f24072c}\label{x86__64_2src_2cpu_8c_a4aaabe82282bce2844ee8c1d7f24072c}} 
\index{cpu.c@{cpu.c}!SIG\_TM2\_EBX@{SIG\_TM2\_EBX}}
\index{SIG\_TM2\_EBX@{SIG\_TM2\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_TM2\_EBX}{SIG\_TM2\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+TM2\+\_\+\+EBX~0x756e6547}



CPUID Vendor signature TM2 EBX. 



Definition at line 452 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7704376775ad1b50a648fdd300ce3126}\label{x86__64_2src_2cpu_8c_a7704376775ad1b50a648fdd300ce3126}} 
\index{cpu.c@{cpu.c}!SIG\_TM2\_ECX@{SIG\_TM2\_ECX}}
\index{SIG\_TM2\_ECX@{SIG\_TM2\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_TM2\_ECX}{SIG\_TM2\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+TM2\+\_\+\+ECX~0x3638784d}



CPUID Vendor signature TM2 ECX. 



Definition at line 454 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab578d56a39ef3c481a9406acc446d931}\label{x86__64_2src_2cpu_8c_ab578d56a39ef3c481a9406acc446d931}} 
\index{cpu.c@{cpu.c}!SIG\_TM2\_EDX@{SIG\_TM2\_EDX}}
\index{SIG\_TM2\_EDX@{SIG\_TM2\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_TM2\_EDX}{SIG\_TM2\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+TM2\+\_\+\+EDX~0x54656e69}



CPUID Vendor signature TM2 EDX. 



Definition at line 456 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a74f1fcab89e99dd5a0c54d9c09ce125a}\label{x86__64_2src_2cpu_8c_a74f1fcab89e99dd5a0c54d9c09ce125a}} 
\index{cpu.c@{cpu.c}!SIG\_UMC\_EBX@{SIG\_UMC\_EBX}}
\index{SIG\_UMC\_EBX@{SIG\_UMC\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_UMC\_EBX}{SIG\_UMC\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+UMC\+\_\+\+EBX~0x20434d55}



CPUID Vendor signature UMC EBX. 



Definition at line 487 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a58eaa0eb49655a460b320fe24ce485e3}\label{x86__64_2src_2cpu_8c_a58eaa0eb49655a460b320fe24ce485e3}} 
\index{cpu.c@{cpu.c}!SIG\_UMC\_ECX@{SIG\_UMC\_ECX}}
\index{SIG\_UMC\_ECX@{SIG\_UMC\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_UMC\_ECX}{SIG\_UMC\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+UMC\+\_\+\+ECX~0x20434d55}



CPUID Vendor signature UMC ECX. 



Definition at line 489 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8ed1c32332f26f85bf8b69760cbca8b7}\label{x86__64_2src_2cpu_8c_a8ed1c32332f26f85bf8b69760cbca8b7}} 
\index{cpu.c@{cpu.c}!SIG\_UMC\_EDX@{SIG\_UMC\_EDX}}
\index{SIG\_UMC\_EDX@{SIG\_UMC\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_UMC\_EDX}{SIG\_UMC\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+UMC\+\_\+\+EDX~0x20434d55}



CPUID Vendor signature UMC EDX. 



Definition at line 491 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad190f8f2013e4fd49c2ae7ae3cdaa0a4}\label{x86__64_2src_2cpu_8c_ad190f8f2013e4fd49c2ae7ae3cdaa0a4}} 
\index{cpu.c@{cpu.c}!SIG\_VIA\_EBX@{SIG\_VIA\_EBX}}
\index{SIG\_VIA\_EBX@{SIG\_VIA\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_VIA\_EBX}{SIG\_VIA\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+VIA\+\_\+\+EBX~0x20414956}



CPUID Vendor signature VIA EBX. 



Definition at line 494 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a897153b15eb006d498bee6373def0247}\label{x86__64_2src_2cpu_8c_a897153b15eb006d498bee6373def0247}} 
\index{cpu.c@{cpu.c}!SIG\_VIA\_ECX@{SIG\_VIA\_ECX}}
\index{SIG\_VIA\_ECX@{SIG\_VIA\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_VIA\_ECX}{SIG\_VIA\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+VIA\+\_\+\+ECX~0x20414956}



CPUID Vendor signature VIA ECX. 



Definition at line 496 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a336c84c1330f7b9658715d9c43a0903b}\label{x86__64_2src_2cpu_8c_a336c84c1330f7b9658715d9c43a0903b}} 
\index{cpu.c@{cpu.c}!SIG\_VIA\_EDX@{SIG\_VIA\_EDX}}
\index{SIG\_VIA\_EDX@{SIG\_VIA\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_VIA\_EDX}{SIG\_VIA\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+VIA\+\_\+\+EDX~0x20414956}



CPUID Vendor signature VIA EDX. 



Definition at line 498 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a23e64d4fab9d3a16407af2df225c94b4}\label{x86__64_2src_2cpu_8c_a23e64d4fab9d3a16407af2df225c94b4}} 
\index{cpu.c@{cpu.c}!SIG\_VORTEX\_EBX@{SIG\_VORTEX\_EBX}}
\index{SIG\_VORTEX\_EBX@{SIG\_VORTEX\_EBX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_VORTEX\_EBX}{SIG\_VORTEX\_EBX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+VORTEX\+\_\+\+EBX~0x74726f56}



CPUID Vendor signature Vortex EBX. 



Definition at line 501 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a53e2ac92ff19b3635afa1d68ca1c02ed}\label{x86__64_2src_2cpu_8c_a53e2ac92ff19b3635afa1d68ca1c02ed}} 
\index{cpu.c@{cpu.c}!SIG\_VORTEX\_ECX@{SIG\_VORTEX\_ECX}}
\index{SIG\_VORTEX\_ECX@{SIG\_VORTEX\_ECX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_VORTEX\_ECX}{SIG\_VORTEX\_ECX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+VORTEX\+\_\+\+ECX~0x436f5320}



CPUID Vendor signature Vortex ECX. 



Definition at line 503 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac97b4b5e076a64b228edf12bcf8d9d2d}\label{x86__64_2src_2cpu_8c_ac97b4b5e076a64b228edf12bcf8d9d2d}} 
\index{cpu.c@{cpu.c}!SIG\_VORTEX\_EDX@{SIG\_VORTEX\_EDX}}
\index{SIG\_VORTEX\_EDX@{SIG\_VORTEX\_EDX}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{SIG\_VORTEX\_EDX}{SIG\_VORTEX\_EDX}}
{\footnotesize\ttfamily \#define SIG\+\_\+\+VORTEX\+\_\+\+EDX~0x36387865}



CPUID Vendor signature Vortex EDX. 



Definition at line 505 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae7f19ed5fcad605215f5a3929ab873ee}\label{x86__64_2src_2cpu_8c_ae7f19ed5fcad605215f5a3929ab873ee}} 
\index{cpu.c@{cpu.c}!THREAD\_KERNEL\_CS@{THREAD\_KERNEL\_CS}}
\index{THREAD\_KERNEL\_CS@{THREAD\_KERNEL\_CS}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{THREAD\_KERNEL\_CS}{THREAD\_KERNEL\_CS}}
{\footnotesize\ttfamily \#define THREAD\+\_\+\+KERNEL\+\_\+\+CS~\mbox{\hyperlink{x86__64_2src_2cpu_8c_a8a407838cebfc779289f3290e4190c49}{KERNEL\+\_\+\+CS\+\_\+64}}}



Select the thread code segment. 



Definition at line 67 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4d87bedbd58f80c045e57bbd4ea398c4}\label{x86__64_2src_2cpu_8c_a4d87bedbd58f80c045e57bbd4ea398c4}} 
\index{cpu.c@{cpu.c}!THREAD\_KERNEL\_DS@{THREAD\_KERNEL\_DS}}
\index{THREAD\_KERNEL\_DS@{THREAD\_KERNEL\_DS}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{THREAD\_KERNEL\_DS}{THREAD\_KERNEL\_DS}}
{\footnotesize\ttfamily \#define THREAD\+\_\+\+KERNEL\+\_\+\+DS~\mbox{\hyperlink{x86__64_2src_2cpu_8c_a9747fca6d155e34fa94adb9af98096d8}{KERNEL\+\_\+\+DS\+\_\+64}}}



Select the thread code segment. 



Definition at line 69 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0c72cb3a158f524fa3efaad5c8d1ce3f}\label{x86__64_2src_2cpu_8c_a0c72cb3a158f524fa3efaad5c8d1ce3f}} 
\index{cpu.c@{cpu.c}!TSS\_SEGMENT@{TSS\_SEGMENT}}
\index{TSS\_SEGMENT@{TSS\_SEGMENT}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{TSS\_SEGMENT}{TSS\_SEGMENT}}
{\footnotesize\ttfamily \#define TSS\+\_\+\+SEGMENT~0x60}



Kernel\textquotesingle{}s TSS segment descriptor. 



Definition at line 64 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_abd60a67f165edd9c9c4ec3848d026014}\label{x86__64_2src_2cpu_8c_abd60a67f165edd9c9c4ec3848d026014}} 
\index{cpu.c@{cpu.c}!USER\_CODE\_SEGMENT\_BASE\_32@{USER\_CODE\_SEGMENT\_BASE\_32}}
\index{USER\_CODE\_SEGMENT\_BASE\_32@{USER\_CODE\_SEGMENT\_BASE\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_CODE\_SEGMENT\_BASE\_32}{USER\_CODE\_SEGMENT\_BASE\_32}}
{\footnotesize\ttfamily \#define USER\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+32~0x00000000}



User\textquotesingle{}s 32 bits code segment base address. 



Definition at line 108 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a5b4c12380649088166329469a3c1660b}\label{x86__64_2src_2cpu_8c_a5b4c12380649088166329469a3c1660b}} 
\index{cpu.c@{cpu.c}!USER\_CODE\_SEGMENT\_BASE\_64@{USER\_CODE\_SEGMENT\_BASE\_64}}
\index{USER\_CODE\_SEGMENT\_BASE\_64@{USER\_CODE\_SEGMENT\_BASE\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_CODE\_SEGMENT\_BASE\_64}{USER\_CODE\_SEGMENT\_BASE\_64}}
{\footnotesize\ttfamily \#define USER\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+64~0x00000000}



User\textquotesingle{}s 64 bits code segment base address. 



Definition at line 99 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_abb1e003474cea50af1e6fa9a26c07a31}\label{x86__64_2src_2cpu_8c_abb1e003474cea50af1e6fa9a26c07a31}} 
\index{cpu.c@{cpu.c}!USER\_CODE\_SEGMENT\_LIMIT\_32@{USER\_CODE\_SEGMENT\_LIMIT\_32}}
\index{USER\_CODE\_SEGMENT\_LIMIT\_32@{USER\_CODE\_SEGMENT\_LIMIT\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_CODE\_SEGMENT\_LIMIT\_32}{USER\_CODE\_SEGMENT\_LIMIT\_32}}
{\footnotesize\ttfamily \#define USER\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+32~0x000\+FFFFF}



User\textquotesingle{}s 32 bits code segment limit address. 



Definition at line 110 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae7d6a18e5fb435339ad689b53d1e837f}\label{x86__64_2src_2cpu_8c_ae7d6a18e5fb435339ad689b53d1e837f}} 
\index{cpu.c@{cpu.c}!USER\_CODE\_SEGMENT\_LIMIT\_64@{USER\_CODE\_SEGMENT\_LIMIT\_64}}
\index{USER\_CODE\_SEGMENT\_LIMIT\_64@{USER\_CODE\_SEGMENT\_LIMIT\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_CODE\_SEGMENT\_LIMIT\_64}{USER\_CODE\_SEGMENT\_LIMIT\_64}}
{\footnotesize\ttfamily \#define USER\+\_\+\+CODE\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+64~0x000\+FFFFF}



User\textquotesingle{}s 64 bits code segment limit address. 



Definition at line 101 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aaf91b972db88e6895421b44e37e3f30f}\label{x86__64_2src_2cpu_8c_aaf91b972db88e6895421b44e37e3f30f}} 
\index{cpu.c@{cpu.c}!USER\_CS\_32@{USER\_CS\_32}}
\index{USER\_CS\_32@{USER\_CS\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_CS\_32}{USER\_CS\_32}}
{\footnotesize\ttfamily \#define USER\+\_\+\+CS\+\_\+32~0x38}



User\textquotesingle{}s 32 bits code segment descriptor. 



Definition at line 55 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac29340724826e9af7debdfbe70e18aa6}\label{x86__64_2src_2cpu_8c_ac29340724826e9af7debdfbe70e18aa6}} 
\index{cpu.c@{cpu.c}!USER\_CS\_64@{USER\_CS\_64}}
\index{USER\_CS\_64@{USER\_CS\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_CS\_64}{USER\_CS\_64}}
{\footnotesize\ttfamily \#define USER\+\_\+\+CS\+\_\+64~0x48}



User\textquotesingle{}s 64 bits code segment descriptor. 



Definition at line 59 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af6a660cd2cc84a31e832d11ebea458b9}\label{x86__64_2src_2cpu_8c_af6a660cd2cc84a31e832d11ebea458b9}} 
\index{cpu.c@{cpu.c}!USER\_DATA\_SEGMENT\_BASE\_32@{USER\_DATA\_SEGMENT\_BASE\_32}}
\index{USER\_DATA\_SEGMENT\_BASE\_32@{USER\_DATA\_SEGMENT\_BASE\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_DATA\_SEGMENT\_BASE\_32}{USER\_DATA\_SEGMENT\_BASE\_32}}
{\footnotesize\ttfamily \#define USER\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+32~0x00000000}



User\textquotesingle{}s 32 bits data segment base address. 



Definition at line 112 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a467706265a44654b0cdd38989b880c40}\label{x86__64_2src_2cpu_8c_a467706265a44654b0cdd38989b880c40}} 
\index{cpu.c@{cpu.c}!USER\_DATA\_SEGMENT\_BASE\_64@{USER\_DATA\_SEGMENT\_BASE\_64}}
\index{USER\_DATA\_SEGMENT\_BASE\_64@{USER\_DATA\_SEGMENT\_BASE\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_DATA\_SEGMENT\_BASE\_64}{USER\_DATA\_SEGMENT\_BASE\_64}}
{\footnotesize\ttfamily \#define USER\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+BASE\+\_\+64~0x00000000}



User\textquotesingle{}s 64 bits data segment base address. 



Definition at line 103 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7c3e57f7ca8e856e85291aca38e6fb1e}\label{x86__64_2src_2cpu_8c_a7c3e57f7ca8e856e85291aca38e6fb1e}} 
\index{cpu.c@{cpu.c}!USER\_DATA\_SEGMENT\_LIMIT\_32@{USER\_DATA\_SEGMENT\_LIMIT\_32}}
\index{USER\_DATA\_SEGMENT\_LIMIT\_32@{USER\_DATA\_SEGMENT\_LIMIT\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_DATA\_SEGMENT\_LIMIT\_32}{USER\_DATA\_SEGMENT\_LIMIT\_32}}
{\footnotesize\ttfamily \#define USER\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+32~0x000\+FFFFF}



User\textquotesingle{}s 32 bits data segment limit address. 



Definition at line 114 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac2d1c04b42d8fa80b509324ff5d6d8e5}\label{x86__64_2src_2cpu_8c_ac2d1c04b42d8fa80b509324ff5d6d8e5}} 
\index{cpu.c@{cpu.c}!USER\_DATA\_SEGMENT\_LIMIT\_64@{USER\_DATA\_SEGMENT\_LIMIT\_64}}
\index{USER\_DATA\_SEGMENT\_LIMIT\_64@{USER\_DATA\_SEGMENT\_LIMIT\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_DATA\_SEGMENT\_LIMIT\_64}{USER\_DATA\_SEGMENT\_LIMIT\_64}}
{\footnotesize\ttfamily \#define USER\+\_\+\+DATA\+\_\+\+SEGMENT\+\_\+\+LIMIT\+\_\+64~0x000\+FFFFF}



User\textquotesingle{}s 64 bits data segment limit address. 



Definition at line 105 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae88d59538aefe35e8cc63c3b20000859}\label{x86__64_2src_2cpu_8c_ae88d59538aefe35e8cc63c3b20000859}} 
\index{cpu.c@{cpu.c}!USER\_DS\_32@{USER\_DS\_32}}
\index{USER\_DS\_32@{USER\_DS\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_DS\_32}{USER\_DS\_32}}
{\footnotesize\ttfamily \#define USER\+\_\+\+DS\+\_\+32~0x40}



User\textquotesingle{}s 32 bits data segment descriptor. 



Definition at line 57 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a42ac0e655ebae3ac7583387f80128423}\label{x86__64_2src_2cpu_8c_a42ac0e655ebae3ac7583387f80128423}} 
\index{cpu.c@{cpu.c}!USER\_DS\_64@{USER\_DS\_64}}
\index{USER\_DS\_64@{USER\_DS\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{USER\_DS\_64}{USER\_DS\_64}}
{\footnotesize\ttfamily \#define USER\+\_\+\+DS\+\_\+64~0x50}



User\textquotesingle{}s 64 bits data segment descriptor. 



Definition at line 61 of file cpu.\+c.



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae2dd16f12d2d6f7a316ebf32b33d6fdf}\label{x86__64_2src_2cpu_8c_ae2dd16f12d2d6f7a316ebf32b33d6fdf}} 
\index{cpu.c@{cpu.c}!cpu\_idt\_entry\_t@{cpu\_idt\_entry\_t}}
\index{cpu\_idt\_entry\_t@{cpu\_idt\_entry\_t}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_idt\_entry\_t}{cpu\_idt\_entry\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structcpu__idt__entry}{cpu\+\_\+idt\+\_\+entry}} \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2dd16f12d2d6f7a316ebf32b33d6fdf}{cpu\+\_\+idt\+\_\+entry\+\_\+t}}}



Defines the cpu\+\_\+idt\+\_\+entry\+\_\+t type as a shortcut for struct \mbox{\hyperlink{structcpu__idt__entry}{cpu\+\_\+idt\+\_\+entry}}. 



Definition at line 1 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aafb7832b0df405ea5f84be132221805b}\label{x86__64_2src_2cpu_8c_aafb7832b0df405ea5f84be132221805b}} 
\index{cpu.c@{cpu.c}!cpu\_tss\_entry\_t@{cpu\_tss\_entry\_t}}
\index{cpu\_tss\_entry\_t@{cpu\_tss\_entry\_t}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_tss\_entry\_t}{cpu\_tss\_entry\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structcpu__tss__entry}{cpu\+\_\+tss\+\_\+entry}} \mbox{\hyperlink{structcpu__tss__entry__t}{cpu\+\_\+tss\+\_\+entry\+\_\+t}}}



CPU TSS abstraction structure. This is the representation the kernel has of an intel\textquotesingle{}s TSS entry. 



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aca3341859b2c17973ecd308e4b1d35c6}\label{x86__64_2src_2cpu_8c_aca3341859b2c17973ecd308e4b1d35c6}} 
\index{cpu.c@{cpu.c}!\_cpu\_setup\_gdt@{\_cpu\_setup\_gdt}}
\index{\_cpu\_setup\_gdt@{\_cpu\_setup\_gdt}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{\_cpu\_setup\_gdt()}{\_cpu\_setup\_gdt()}}
{\footnotesize\ttfamily static void \+\_\+cpu\+\_\+setup\+\_\+gdt (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Setups the kernel\textquotesingle{}s GDT in memory and loads it in the GDT register. 

Setups a GDT for the kernel. Fills the entries in the GDT table and load the new GDT in the CPU\textquotesingle{}s GDT register. Once done, the function sets the segment registers (CS, DS, ES, FS, GS, SS) of the CPU according to the kernel\textquotesingle{}s settings. 

Definition at line 2320 of file cpu.\+c.


\begin{DoxyCode}{0}
\DoxyCodeLine{2321 \{}
\DoxyCodeLine{2322     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} i;}
\DoxyCodeLine{2323 }
\DoxyCodeLine{2324     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_SET\_GDT\_START, 0);}
\DoxyCodeLine{2325     \mbox{\hyperlink{kernel__output_8h_ad5a087734220dd655d1effaa240275fa}{KERNEL\_DEBUG}}(\mbox{\hyperlink{config_8h_a839a4259ecdfe945c85c3f26e966f892}{CPU\_DEBUG\_ENABLED}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_a14ded244c47bbba850a8a4be6d16c7e3}{MODULE\_NAME}}, \textcolor{stringliteral}{"{}Setting GDT"{}});}
\DoxyCodeLine{2326 }
\DoxyCodeLine{2327 \textcolor{comment}{    /************************************}}
\DoxyCodeLine{2328 \textcolor{comment}{     * KERNEL GDT ENTRIES }}
\DoxyCodeLine{2329 \textcolor{comment}{     ***********************************/}}
\DoxyCodeLine{2330 }
\DoxyCodeLine{2331     \textcolor{comment}{/* Set the kernel 64 bits code descriptor */}}
\DoxyCodeLine{2332     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_code\_64\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad83b0ca80b51513562d604b6623d3034}{GDT\_FLAG\_64\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2333                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}{GDT\_FLAG\_PL0}} |}
\DoxyCodeLine{2334                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2335                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3f8e70c04de7b1c3a33f1d9133d3b957}{GDT\_FLAG\_CODE\_TYPE}};}
\DoxyCodeLine{2336 }
\DoxyCodeLine{2337     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_code\_64\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_a622798e042fd13d6cd342a4610bd5677}{GDT\_TYPE\_EXECUTABLE}} |}
\DoxyCodeLine{2338                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a798a70f09e14eff9766a987619bb14f5}{GDT\_TYPE\_READABLE}} |}
\DoxyCodeLine{2339                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4eb35c96633c8b5efafb96e12bcbe5b2}{GDT\_TYPE\_PROTECTED}};}
\DoxyCodeLine{2340 }
\DoxyCodeLine{2341     \textcolor{comment}{/* Set the kernel 64 bits data descriptor */}}
\DoxyCodeLine{2342     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_data\_64\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad83b0ca80b51513562d604b6623d3034}{GDT\_FLAG\_64\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2343                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}{GDT\_FLAG\_PL0}} |}
\DoxyCodeLine{2344                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2345                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad736bb7a475f6ecc8f377a026a2f181c}{GDT\_FLAG\_DATA\_TYPE}};}
\DoxyCodeLine{2346 }
\DoxyCodeLine{2347     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_data\_64\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_acaec0cb5d3665b7a965454741f59830e}{GDT\_TYPE\_WRITABLE}} |}
\DoxyCodeLine{2348                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a61244d895d21e64b65037f5bfb8eec41}{GDT\_TYPE\_GROW\_DOWN}};}
\DoxyCodeLine{2349 }
\DoxyCodeLine{2350     \textcolor{comment}{/* Set the kernel code descriptor */}}
\DoxyCodeLine{2351     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_code\_32\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}{GDT\_FLAG\_GRANULARITY\_4K}} |}
\DoxyCodeLine{2352                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9257f063c14b793f318ccdae39ee8f27}{GDT\_FLAG\_32\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2353                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}{GDT\_FLAG\_PL0}} |}
\DoxyCodeLine{2354                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2355                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3f8e70c04de7b1c3a33f1d9133d3b957}{GDT\_FLAG\_CODE\_TYPE}};}
\DoxyCodeLine{2356 }
\DoxyCodeLine{2357     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_code\_32\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_a622798e042fd13d6cd342a4610bd5677}{GDT\_TYPE\_EXECUTABLE}} |}
\DoxyCodeLine{2358                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a798a70f09e14eff9766a987619bb14f5}{GDT\_TYPE\_READABLE}} |}
\DoxyCodeLine{2359                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4eb35c96633c8b5efafb96e12bcbe5b2}{GDT\_TYPE\_PROTECTED}};}
\DoxyCodeLine{2360 }
\DoxyCodeLine{2361     \textcolor{comment}{/* Set the kernel data descriptor */}}
\DoxyCodeLine{2362     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_data\_32\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}{GDT\_FLAG\_GRANULARITY\_4K}} |}
\DoxyCodeLine{2363                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9257f063c14b793f318ccdae39ee8f27}{GDT\_FLAG\_32\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2364                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}{GDT\_FLAG\_PL0}} |}
\DoxyCodeLine{2365                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2366                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad736bb7a475f6ecc8f377a026a2f181c}{GDT\_FLAG\_DATA\_TYPE}};}
\DoxyCodeLine{2367 }
\DoxyCodeLine{2368     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_data\_32\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_acaec0cb5d3665b7a965454741f59830e}{GDT\_TYPE\_WRITABLE}} |}
\DoxyCodeLine{2369                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a61244d895d21e64b65037f5bfb8eec41}{GDT\_TYPE\_GROW\_DOWN}};}
\DoxyCodeLine{2370 }
\DoxyCodeLine{2371     \textcolor{comment}{/* Set the kernel 16 bits code descriptor */}}
\DoxyCodeLine{2372     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_code\_16\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}{GDT\_FLAG\_GRANULARITY\_4K}} |}
\DoxyCodeLine{2373                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9c3b234b2effd35a29bf723b9f9fbde0}{GDT\_FLAG\_16\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2374                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}{GDT\_FLAG\_PL0}} |}
\DoxyCodeLine{2375                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2376                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3f8e70c04de7b1c3a33f1d9133d3b957}{GDT\_FLAG\_CODE\_TYPE}};}
\DoxyCodeLine{2377 }
\DoxyCodeLine{2378     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_code\_16\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_a622798e042fd13d6cd342a4610bd5677}{GDT\_TYPE\_EXECUTABLE}} |}
\DoxyCodeLine{2379                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a798a70f09e14eff9766a987619bb14f5}{GDT\_TYPE\_READABLE}} |}
\DoxyCodeLine{2380                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4eb35c96633c8b5efafb96e12bcbe5b2}{GDT\_TYPE\_PROTECTED}};}
\DoxyCodeLine{2381 }
\DoxyCodeLine{2382     \textcolor{comment}{/* Set the kernel 16 bits data descriptor */}}
\DoxyCodeLine{2383     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_data\_16\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}{GDT\_FLAG\_GRANULARITY\_4K}} |}
\DoxyCodeLine{2384                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9c3b234b2effd35a29bf723b9f9fbde0}{GDT\_FLAG\_16\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2385                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}{GDT\_FLAG\_PL0}} |}
\DoxyCodeLine{2386                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2387                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad736bb7a475f6ecc8f377a026a2f181c}{GDT\_FLAG\_DATA\_TYPE}};}
\DoxyCodeLine{2388 }
\DoxyCodeLine{2389     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} kernel\_data\_16\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_acaec0cb5d3665b7a965454741f59830e}{GDT\_TYPE\_WRITABLE}} |}
\DoxyCodeLine{2390                                         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a61244d895d21e64b65037f5bfb8eec41}{GDT\_TYPE\_GROW\_DOWN}};}
\DoxyCodeLine{2391 }
\DoxyCodeLine{2392     \textcolor{comment}{/* Set the user 32 bits code descriptor */}}
\DoxyCodeLine{2393     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} user\_code\_32\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}{GDT\_FLAG\_GRANULARITY\_4K}} |}
\DoxyCodeLine{2394                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9257f063c14b793f318ccdae39ee8f27}{GDT\_FLAG\_32\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2395                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a47eccc1263d5d986e22553e32bce4d04}{GDT\_FLAG\_PL3}} |}
\DoxyCodeLine{2396                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2397                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3f8e70c04de7b1c3a33f1d9133d3b957}{GDT\_FLAG\_CODE\_TYPE}};}
\DoxyCodeLine{2398 }
\DoxyCodeLine{2399     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} user\_code\_32\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_a622798e042fd13d6cd342a4610bd5677}{GDT\_TYPE\_EXECUTABLE}} |}
\DoxyCodeLine{2400                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a798a70f09e14eff9766a987619bb14f5}{GDT\_TYPE\_READABLE}} |}
\DoxyCodeLine{2401                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4eb35c96633c8b5efafb96e12bcbe5b2}{GDT\_TYPE\_PROTECTED}};}
\DoxyCodeLine{2402 }
\DoxyCodeLine{2403     \textcolor{comment}{/* Set the user 32 bits data descriptor */}}
\DoxyCodeLine{2404     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} user\_data\_32\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}{GDT\_FLAG\_GRANULARITY\_4K}} |}
\DoxyCodeLine{2405                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9257f063c14b793f318ccdae39ee8f27}{GDT\_FLAG\_32\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2406                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a47eccc1263d5d986e22553e32bce4d04}{GDT\_FLAG\_PL3}} |}
\DoxyCodeLine{2407                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2408                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad736bb7a475f6ecc8f377a026a2f181c}{GDT\_FLAG\_DATA\_TYPE}};}
\DoxyCodeLine{2409 }
\DoxyCodeLine{2410     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} user\_data\_32\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_acaec0cb5d3665b7a965454741f59830e}{GDT\_TYPE\_WRITABLE}} |}
\DoxyCodeLine{2411                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a61244d895d21e64b65037f5bfb8eec41}{GDT\_TYPE\_GROW\_DOWN}};}
\DoxyCodeLine{2412 }
\DoxyCodeLine{2413     \textcolor{comment}{/* Set the user 64 bits code descriptor */}}
\DoxyCodeLine{2414     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} user\_code\_64\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad83b0ca80b51513562d604b6623d3034}{GDT\_FLAG\_64\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2415                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a47eccc1263d5d986e22553e32bce4d04}{GDT\_FLAG\_PL3}} |}
\DoxyCodeLine{2416                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2417                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3f8e70c04de7b1c3a33f1d9133d3b957}{GDT\_FLAG\_CODE\_TYPE}};}
\DoxyCodeLine{2418 }
\DoxyCodeLine{2419     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} user\_code\_64\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_a622798e042fd13d6cd342a4610bd5677}{GDT\_TYPE\_EXECUTABLE}} |}
\DoxyCodeLine{2420                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a798a70f09e14eff9766a987619bb14f5}{GDT\_TYPE\_READABLE}} |}
\DoxyCodeLine{2421                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4eb35c96633c8b5efafb96e12bcbe5b2}{GDT\_TYPE\_PROTECTED}};}
\DoxyCodeLine{2422 }
\DoxyCodeLine{2423     \textcolor{comment}{/* Set the user 64 bits data descriptor */}}
\DoxyCodeLine{2424     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} user\_data\_64\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad83b0ca80b51513562d604b6623d3034}{GDT\_FLAG\_64\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2425                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a47eccc1263d5d986e22553e32bce4d04}{GDT\_FLAG\_PL3}} |}
\DoxyCodeLine{2426                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2427                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad736bb7a475f6ecc8f377a026a2f181c}{GDT\_FLAG\_DATA\_TYPE}};}
\DoxyCodeLine{2428 }
\DoxyCodeLine{2429     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} user\_data\_64\_seg\_type =  \mbox{\hyperlink{x86__64_2src_2cpu_8c_acaec0cb5d3665b7a965454741f59830e}{GDT\_TYPE\_WRITABLE}} |}
\DoxyCodeLine{2430                                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a61244d895d21e64b65037f5bfb8eec41}{GDT\_TYPE\_GROW\_DOWN}};}
\DoxyCodeLine{2431 }
\DoxyCodeLine{2432 \textcolor{comment}{    /************************************}}
\DoxyCodeLine{2433 \textcolor{comment}{     * TSS ENTRY }}
\DoxyCodeLine{2434 \textcolor{comment}{     ***********************************/}}
\DoxyCodeLine{2435 }
\DoxyCodeLine{2436     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} tss\_seg\_flags = \mbox{\hyperlink{x86__64_2src_2cpu_8c_af840df222dbda34ba57520885a74fa01}{GDT\_FLAG\_GRANULARITY\_4K}} |}
\DoxyCodeLine{2437                              \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad83b0ca80b51513562d604b6623d3034}{GDT\_FLAG\_64\_BIT\_SEGMENT}} |}
\DoxyCodeLine{2438                              \mbox{\hyperlink{x86__64_2src_2cpu_8c_a219ae9b0720a036ae9d1ef8e81b67c49}{GDT\_FLAG\_SEGMENT\_PRESENT}} |}
\DoxyCodeLine{2439                              \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab261f28aeb88439bc43657d719306d01}{GDT\_FLAG\_PL0}} |}
\DoxyCodeLine{2440                              \mbox{\hyperlink{x86__64_2src_2cpu_8c_af5da0196f96b610ecd477b62f0ac5305}{GDT\_FLAG\_TSS}};}
\DoxyCodeLine{2441 }
\DoxyCodeLine{2442     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} tss\_seg\_type = \mbox{\hyperlink{x86__64_2src_2cpu_8c_a969141801108555f5cfdbf86c8525da1}{GDT\_TYPE\_ACCESSED}} |}
\DoxyCodeLine{2443                             \mbox{\hyperlink{x86__64_2src_2cpu_8c_a622798e042fd13d6cd342a4610bd5677}{GDT\_TYPE\_EXECUTABLE}};}
\DoxyCodeLine{2444 }
\DoxyCodeLine{2445     \textcolor{comment}{/* Blank the GDT, set the NULL descriptor */}}
\DoxyCodeLine{2446     \mbox{\hyperlink{string_8h_a68d2b40ef2213b9227a1ce3b81997ae5}{memset}}(\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}, 0, \textcolor{keyword}{sizeof}(\mbox{\hyperlink{stdint_8h_aaa5d1cd013383c889537491c3cfd9aad}{uint64\_t}}) * \mbox{\hyperlink{x86__64_2src_2cpu_8c_a297f2b8ecd7aef9861d7b84527ee0c4e}{GDT\_ENTRY\_COUNT}});}
\DoxyCodeLine{2447 }
\DoxyCodeLine{2448     \textcolor{comment}{/* Load the segments */}}
\DoxyCodeLine{2449     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_a8a407838cebfc779289f3290e4190c49}{KERNEL\_CS\_64}} / 8],}
\DoxyCodeLine{2450                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a33c8f877757f0484dfa9ef339ca9936f}{KERNEL\_CODE\_SEGMENT\_BASE\_64}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab4dc74bf35c878d5e69c18aa5183fbcc}{KERNEL\_CODE\_SEGMENT\_LIMIT\_64}},}
\DoxyCodeLine{2451                       kernel\_code\_64\_seg\_type, kernel\_code\_64\_seg\_flags);}
\DoxyCodeLine{2452 }
\DoxyCodeLine{2453     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_a9747fca6d155e34fa94adb9af98096d8}{KERNEL\_DS\_64}} / 8],}
\DoxyCodeLine{2454                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4beab36327207a8bdbf49bc0ebd8b356}{KERNEL\_DATA\_SEGMENT\_BASE\_64}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae68d2d2e61e0ead405b92fe5aa7ec504}{KERNEL\_DATA\_SEGMENT\_LIMIT\_64}},}
\DoxyCodeLine{2455                       kernel\_data\_64\_seg\_type, kernel\_data\_64\_seg\_flags);}
\DoxyCodeLine{2456 }
\DoxyCodeLine{2457     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_a68b944b9740fbc254c6bbb1cc38eaea4}{KERNEL\_CS\_32}} / 8],}
\DoxyCodeLine{2458                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_accf4d67d49a508cfba39b61e96eb7092}{KERNEL\_CODE\_SEGMENT\_BASE\_32}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0e68e1eb6e51e390ebb2bf16a748f2c8}{KERNEL\_CODE\_SEGMENT\_LIMIT\_32}},}
\DoxyCodeLine{2459                       kernel\_code\_32\_seg\_type, kernel\_code\_32\_seg\_flags);}
\DoxyCodeLine{2460 }
\DoxyCodeLine{2461     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_a12dea599046847b91e11e40e5756ac7f}{KERNEL\_DS\_32}} / 8],}
\DoxyCodeLine{2462                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a211745ca19b0386bf3ea9866fadeb5fe}{KERNEL\_DATA\_SEGMENT\_BASE\_32}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_a37509abdad6e6066fe2328ff37592f43}{KERNEL\_DATA\_SEGMENT\_LIMIT\_32}},}
\DoxyCodeLine{2463                       kernel\_data\_32\_seg\_type, kernel\_data\_32\_seg\_flags);}
\DoxyCodeLine{2464 }
\DoxyCodeLine{2465     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_a209cb123696486d6801da5e90e443320}{KERNEL\_CS\_16}} / 8],}
\DoxyCodeLine{2466                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0b79c1b48e35895acf4d6e89b55a1aca}{KERNEL\_CODE\_SEGMENT\_BASE\_16}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6a56aca6a34dc774c4cb01c77d3129c}{KERNEL\_CODE\_SEGMENT\_LIMIT\_16}},}
\DoxyCodeLine{2467                       kernel\_code\_16\_seg\_type, kernel\_code\_16\_seg\_flags);}
\DoxyCodeLine{2468 }
\DoxyCodeLine{2469     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_a717f6ed3322d701e32ccd8d00fde54ac}{KERNEL\_DS\_16}} / 8],}
\DoxyCodeLine{2470                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a50c283fcfdc7e322496d33d5bcb6465d}{KERNEL\_DATA\_SEGMENT\_BASE\_16}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2d5346348777e6e576f92b553ffd9d1}{KERNEL\_DATA\_SEGMENT\_LIMIT\_16}},}
\DoxyCodeLine{2471                       kernel\_data\_16\_seg\_type, kernel\_data\_16\_seg\_flags);}
\DoxyCodeLine{2472 }
\DoxyCodeLine{2473     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_ac29340724826e9af7debdfbe70e18aa6}{USER\_CS\_64}} / 8],}
\DoxyCodeLine{2474                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5b4c12380649088166329469a3c1660b}{USER\_CODE\_SEGMENT\_BASE\_64}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae7d6a18e5fb435339ad689b53d1e837f}{USER\_CODE\_SEGMENT\_LIMIT\_64}},}
\DoxyCodeLine{2475                       user\_code\_64\_seg\_type, user\_code\_64\_seg\_flags);}
\DoxyCodeLine{2476 }
\DoxyCodeLine{2477     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_a42ac0e655ebae3ac7583387f80128423}{USER\_DS\_64}} / 8],}
\DoxyCodeLine{2478                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_a467706265a44654b0cdd38989b880c40}{USER\_DATA\_SEGMENT\_BASE\_64}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac2d1c04b42d8fa80b509324ff5d6d8e5}{USER\_DATA\_SEGMENT\_LIMIT\_64}},}
\DoxyCodeLine{2479                       user\_data\_64\_seg\_type, user\_data\_64\_seg\_flags);}
\DoxyCodeLine{2480 }
\DoxyCodeLine{2481     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_aaf91b972db88e6895421b44e37e3f30f}{USER\_CS\_32}} / 8],}
\DoxyCodeLine{2482                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_abd60a67f165edd9c9c4ec3848d026014}{USER\_CODE\_SEGMENT\_BASE\_32}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_abb1e003474cea50af1e6fa9a26c07a31}{USER\_CODE\_SEGMENT\_LIMIT\_32}},}
\DoxyCodeLine{2483                       user\_code\_32\_seg\_type, user\_code\_32\_seg\_flags);}
\DoxyCodeLine{2484 }
\DoxyCodeLine{2485     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[\mbox{\hyperlink{x86__64_2src_2cpu_8c_ae88d59538aefe35e8cc63c3b20000859}{USER\_DS\_32}} / 8],}
\DoxyCodeLine{2486                       \mbox{\hyperlink{x86__64_2src_2cpu_8c_af6a660cd2cc84a31e832d11ebea458b9}{USER\_DATA\_SEGMENT\_BASE\_32}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7c3e57f7ca8e856e85291aca38e6fb1e}{USER\_DATA\_SEGMENT\_LIMIT\_32}},}
\DoxyCodeLine{2487                       user\_data\_32\_seg\_type, user\_data\_32\_seg\_flags);}
\DoxyCodeLine{2488 }
\DoxyCodeLine{2489     \textcolor{keywordflow}{for}(i = 0; i < \mbox{\hyperlink{config_8h_add08506024a2c5399f9f9f6a797392ef}{MAX\_CPU\_COUNT}}; ++i)}
\DoxyCodeLine{2490     \{}
\DoxyCodeLine{2491         \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}{\_format\_gdt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}}[(\mbox{\hyperlink{x86__64_2src_2cpu_8c_a0c72cb3a158f524fa3efaad5c8d1ce3f}{TSS\_SEGMENT}} + i * 0x08) / 8],}
\DoxyCodeLine{2492                           (uintptr\_t)\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}{cpu\_tss}}[i],}
\DoxyCodeLine{2493                           ((uintptr\_t)(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}{cpu\_tss}}[i])) +}
\DoxyCodeLine{2494                           \textcolor{keyword}{sizeof}(\mbox{\hyperlink{structcpu__tss__entry__t}{cpu\_tss\_entry\_t}}),}
\DoxyCodeLine{2495                           tss\_seg\_type, tss\_seg\_flags);}
\DoxyCodeLine{2496     \}}
\DoxyCodeLine{2497 }
\DoxyCodeLine{2498     \textcolor{comment}{/* Set the GDT descriptor */}}
\DoxyCodeLine{2499     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}{cpu\_gdt\_ptr}}.\mbox{\hyperlink{structgdt__ptr__t_aaba88b24a21a6c70c895c0d55f4a69a0}{size}} = ((\textcolor{keyword}{sizeof}(\mbox{\hyperlink{stdint_8h_aaa5d1cd013383c889537491c3cfd9aad}{uint64\_t}}) * \mbox{\hyperlink{x86__64_2src_2cpu_8c_a297f2b8ecd7aef9861d7b84527ee0c4e}{GDT\_ENTRY\_COUNT}}) -\/ 1);}
\DoxyCodeLine{2500     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}{cpu\_gdt\_ptr}}.\mbox{\hyperlink{structgdt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}} = (uintptr\_t)\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}{cpu\_gdt}};}
\DoxyCodeLine{2501 }
\DoxyCodeLine{2502     \textcolor{comment}{/* Load the GDT */}}
\DoxyCodeLine{2503     \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}lgdt \%0"{}} :: \textcolor{stringliteral}{"{}m"{}} (\mbox{\hyperlink{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}{cpu\_gdt\_ptr}}.\mbox{\hyperlink{structgdt__ptr__t_aaba88b24a21a6c70c895c0d55f4a69a0}{size}}),}
\DoxyCodeLine{2504                                       \textcolor{stringliteral}{"{}m"{}} (\mbox{\hyperlink{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}{cpu\_gdt\_ptr}}.\mbox{\hyperlink{structgdt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}}));}
\DoxyCodeLine{2505 }
\DoxyCodeLine{2506     \textcolor{comment}{/* Load segment selectors with a far jump for CS*/}}
\DoxyCodeLine{2507     \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}movw \%w0,\%\%ds\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{2508                          \textcolor{stringliteral}{"{}movw \%w0,\%\%es\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{2509                          \textcolor{stringliteral}{"{}movw \%w0,\%\%fs\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{2510                          \textcolor{stringliteral}{"{}movw \%w0,\%\%gs\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{2511                          \textcolor{stringliteral}{"{}movw \%w0,\%\%ss\(\backslash\)n\(\backslash\)t"{}} :: \textcolor{stringliteral}{"{}r"{}} (\mbox{\hyperlink{x86__64_2src_2cpu_8c_a9747fca6d155e34fa94adb9af98096d8}{KERNEL\_DS\_64}}));}
\DoxyCodeLine{2512 }
\DoxyCodeLine{2513     \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}mov \%0, \%\%rax\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{2514                          \textcolor{stringliteral}{"{}push \%\%rax\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{2515                          \textcolor{stringliteral}{"{}movabs \$new\_gdt\_seg\_, \%\%rax\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{2516                          \textcolor{stringliteral}{"{}push \%\%rax\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{2517                          \textcolor{stringliteral}{"{}lretq\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{2518                          \textcolor{stringliteral}{"{}new\_gdt\_seg\_: \(\backslash\)n\(\backslash\)t"{}} :: \textcolor{stringliteral}{"{}i"{}} (\mbox{\hyperlink{x86__64_2src_2cpu_8c_a8a407838cebfc779289f3290e4190c49}{KERNEL\_CS\_64}}) : \textcolor{stringliteral}{"{}rax"{}});}
\DoxyCodeLine{2519 }
\DoxyCodeLine{2520     \mbox{\hyperlink{kernel__output_8h_a7e7cb1b95d056da3cb6d8ccf31c8fff9}{KERNEL\_SUCCESS}}(\textcolor{stringliteral}{"{}GDT Initialized at 0x\%P\(\backslash\)n"{}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}{cpu\_gdt\_ptr}}.\mbox{\hyperlink{structgdt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}});}
\DoxyCodeLine{2521 }
\DoxyCodeLine{2522     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_SET\_GDT\_END, 2,}
\DoxyCodeLine{2523                        \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}{cpu\_gdt\_ptr}}.\mbox{\hyperlink{structgdt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}} \& 0xFFFFFFFF,}
\DoxyCodeLine{2524                        \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}{cpu\_gdt\_ptr}}.\mbox{\hyperlink{structgdt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}} >> 32);}
\DoxyCodeLine{2525 \}}

\end{DoxyCode}
Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=315pt]{x86__64_2src_2cpu_8c_aca3341859b2c17973ecd308e4b1d35c6_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{x86__64_2src_2cpu_8c_aca3341859b2c17973ecd308e4b1d35c6_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a38cc43d6a7cffc71e7987df450c3bb42}\label{x86__64_2src_2cpu_8c_a38cc43d6a7cffc71e7987df450c3bb42}} 
\index{cpu.c@{cpu.c}!\_cpu\_setup\_idt@{\_cpu\_setup\_idt}}
\index{\_cpu\_setup\_idt@{\_cpu\_setup\_idt}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{\_cpu\_setup\_idt()}{\_cpu\_setup\_idt()}}
{\footnotesize\ttfamily static void \+\_\+cpu\+\_\+setup\+\_\+idt (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Setups the generic kernel\textquotesingle{}s IDT in memory and loads it in the IDT register. 

Setups a simple IDT for the kernel. Fills the entries in the IDT table by adding basic support to the x86 exception (interrutps 0 to 32). The rest of the interrupts are not set. 

Definition at line 2527 of file cpu.\+c.


\begin{DoxyCode}{0}
\DoxyCodeLine{2528 \{}
\DoxyCodeLine{2529     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} i;}
\DoxyCodeLine{2530 }
\DoxyCodeLine{2531     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_SET\_IDT\_START, 0);}
\DoxyCodeLine{2532     \mbox{\hyperlink{kernel__output_8h_ad5a087734220dd655d1effaa240275fa}{KERNEL\_DEBUG}}(\mbox{\hyperlink{config_8h_a839a4259ecdfe945c85c3f26e966f892}{CPU\_DEBUG\_ENABLED}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_a14ded244c47bbba850a8a4be6d16c7e3}{MODULE\_NAME}}, \textcolor{stringliteral}{"{}Setting IDT"{}});}
\DoxyCodeLine{2533 }
\DoxyCodeLine{2534     \textcolor{comment}{/* Blank the IDT */}}
\DoxyCodeLine{2535     \mbox{\hyperlink{string_8h_a68d2b40ef2213b9227a1ce3b81997ae5}{memset}}(\mbox{\hyperlink{x86__64_2src_2cpu_8c_af0898d1c910efe8d3f938c5ea07462f5}{cpu\_idt}}, 0, \textcolor{keyword}{sizeof}(\mbox{\hyperlink{stdint_8h_aaa5d1cd013383c889537491c3cfd9aad}{uint64\_t}}) * \mbox{\hyperlink{i386_2includes_2cpu__interrupt_8h_ac5ba6506506314600fc35d49780e0072}{IDT\_ENTRY\_COUNT}});}
\DoxyCodeLine{2536 }
\DoxyCodeLine{2537     \textcolor{comment}{/* Set interrupt handlers for each interrupt }}
\DoxyCodeLine{2538 \textcolor{comment}{     * This allows to redirect all interrupts to a global handler in C }}
\DoxyCodeLine{2539 \textcolor{comment}{     */}}
\DoxyCodeLine{2540     \textcolor{keywordflow}{for}(i = 0; i < \mbox{\hyperlink{i386_2includes_2cpu__interrupt_8h_ac5ba6506506314600fc35d49780e0072}{IDT\_ENTRY\_COUNT}}; ++i)}
\DoxyCodeLine{2541     \{}
\DoxyCodeLine{2542         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae812dfaa2eaa693a8de27b746b1c887a}{\_format\_idt\_entry}}(\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_af0898d1c910efe8d3f938c5ea07462f5}{cpu\_idt}}[i],}
\DoxyCodeLine{2543                           \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab12f2d49fa89243d2f1b7313ae34eb9a}{cpu\_int\_handlers}}[i],}
\DoxyCodeLine{2544                           \mbox{\hyperlink{x86__64_2src_2cpu_8c_a02d9fee9afa3f2e0c88f95ef47cb9141}{IDT\_TYPE\_INT\_GATE}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_a655be59845ed69ebd5b95e3ec05a0671}{IDT\_FLAG\_PRESENT}} | \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad9fe2663969501bcffb2ce7f50de4321}{IDT\_FLAG\_PL0}});}
\DoxyCodeLine{2545     \}}
\DoxyCodeLine{2546 }
\DoxyCodeLine{2547     \textcolor{comment}{/* Set the GDT descriptor */}}
\DoxyCodeLine{2548     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}{cpu\_idt\_ptr}}.\mbox{\hyperlink{structidt__ptr__t_aaba88b24a21a6c70c895c0d55f4a69a0}{size}} = ((\textcolor{keyword}{sizeof}(\mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2dd16f12d2d6f7a316ebf32b33d6fdf}{cpu\_idt\_entry\_t}}) * \mbox{\hyperlink{i386_2includes_2cpu__interrupt_8h_ac5ba6506506314600fc35d49780e0072}{IDT\_ENTRY\_COUNT}}) -\/ 1);}
\DoxyCodeLine{2549     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}{cpu\_idt\_ptr}}.\mbox{\hyperlink{structidt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}} = (uintptr\_t)\&\mbox{\hyperlink{x86__64_2src_2cpu_8c_af0898d1c910efe8d3f938c5ea07462f5}{cpu\_idt}};}
\DoxyCodeLine{2550 }
\DoxyCodeLine{2551     \textcolor{comment}{/* Load the GDT */}}
\DoxyCodeLine{2552     \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}lidt \%0"{}} :: \textcolor{stringliteral}{"{}m"{}} (\mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}{cpu\_idt\_ptr}}.\mbox{\hyperlink{structidt__ptr__t_aaba88b24a21a6c70c895c0d55f4a69a0}{size}}),}
\DoxyCodeLine{2553                                       \textcolor{stringliteral}{"{}m"{}} (\mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}{cpu\_idt\_ptr}}.\mbox{\hyperlink{structidt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}}));}
\DoxyCodeLine{2554 }
\DoxyCodeLine{2555     \mbox{\hyperlink{kernel__output_8h_a7e7cb1b95d056da3cb6d8ccf31c8fff9}{KERNEL\_SUCCESS}}(\textcolor{stringliteral}{"{}IDT Initialized at 0x\%P\(\backslash\)n"{}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}{cpu\_idt\_ptr}}.\mbox{\hyperlink{structidt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}});}
\DoxyCodeLine{2556 }
\DoxyCodeLine{2557     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_SET\_IDT\_END, 2,}
\DoxyCodeLine{2558                        \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}{cpu\_idt\_ptr}}.\mbox{\hyperlink{structidt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}} \& 0xFFFFFFFF,}
\DoxyCodeLine{2559                        \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}{cpu\_idt\_ptr}}.\mbox{\hyperlink{structidt__ptr__t_ad516e6ff5b7dd7f6ce2946c527ddb8b9}{base}} >> 32);}
\DoxyCodeLine{2560 \}}

\end{DoxyCode}
Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=309pt]{x86__64_2src_2cpu_8c_a38cc43d6a7cffc71e7987df450c3bb42_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{x86__64_2src_2cpu_8c_a38cc43d6a7cffc71e7987df450c3bb42_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3dbb07b804717c2bb1628c56821582eb}\label{x86__64_2src_2cpu_8c_a3dbb07b804717c2bb1628c56821582eb}} 
\index{cpu.c@{cpu.c}!\_cpu\_setup\_tss@{\_cpu\_setup\_tss}}
\index{\_cpu\_setup\_tss@{\_cpu\_setup\_tss}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{\_cpu\_setup\_tss()}{\_cpu\_setup\_tss()}}
{\footnotesize\ttfamily static void \+\_\+cpu\+\_\+setup\+\_\+tss (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Setups the main CPU TSS for the kernel. 

Initializes the main CPU\textquotesingle{}s TSS with kernel settings in memory and loads it in the TSS register. 

Definition at line 2562 of file cpu.\+c.


\begin{DoxyCode}{0}
\DoxyCodeLine{2563 \{}
\DoxyCodeLine{2564     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} i;}
\DoxyCodeLine{2565 }
\DoxyCodeLine{2566     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_SET\_TSS\_START, 0);}
\DoxyCodeLine{2567     \mbox{\hyperlink{kernel__output_8h_ad5a087734220dd655d1effaa240275fa}{KERNEL\_DEBUG}}(\mbox{\hyperlink{config_8h_a839a4259ecdfe945c85c3f26e966f892}{CPU\_DEBUG\_ENABLED}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_a14ded244c47bbba850a8a4be6d16c7e3}{MODULE\_NAME}}, \textcolor{stringliteral}{"{}Setting TSS"{}});}
\DoxyCodeLine{2568 }
\DoxyCodeLine{2569     \textcolor{comment}{/* Blank the TSS */}}
\DoxyCodeLine{2570     \mbox{\hyperlink{string_8h_a68d2b40ef2213b9227a1ce3b81997ae5}{memset}}(\mbox{\hyperlink{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}{cpu\_tss}}, 0, \textcolor{keyword}{sizeof}(\mbox{\hyperlink{structcpu__tss__entry__t}{cpu\_tss\_entry\_t}}) * \mbox{\hyperlink{config_8h_add08506024a2c5399f9f9f6a797392ef}{MAX\_CPU\_COUNT}});}
\DoxyCodeLine{2571 }
\DoxyCodeLine{2572     \textcolor{comment}{/* Set basic values */}}
\DoxyCodeLine{2573     \textcolor{keywordflow}{for}(i = 0; i < \mbox{\hyperlink{config_8h_add08506024a2c5399f9f9f6a797392ef}{MAX\_CPU\_COUNT}}; ++i)}
\DoxyCodeLine{2574     \{}
\DoxyCodeLine{2575         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}{cpu\_tss}}[i].rsp0 = ((uintptr\_t)\&\mbox{\hyperlink{i386_2src_2cpu_8c_a7c236c006a94ee861ae115ea0d7eee8a}{\_KERNEL\_STACKS\_BASE}}) +}
\DoxyCodeLine{2576                           \mbox{\hyperlink{config_8h_a77383d4c5311d4c7fe49364766887650}{KERNEL\_STACK\_SIZE}} * (i + 1) -\/ \textcolor{keyword}{sizeof}(\mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}});}
\DoxyCodeLine{2577         \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}{cpu\_tss}}[i].\mbox{\hyperlink{structcpu__tss__entry__t_aa1e0bbc09ee0c9741324f810edee3ba8}{iomap\_base}} = \textcolor{keyword}{sizeof}(\mbox{\hyperlink{x86__64_2src_2cpu_8c_aafb7832b0df405ea5f84be132221805b}{cpu\_tss\_entry\_t}});}
\DoxyCodeLine{2578     \}}
\DoxyCodeLine{2579 }
\DoxyCodeLine{2580     \textcolor{comment}{/* Load TSS */}}
\DoxyCodeLine{2581     \textcolor{comment}{//\_\_asm\_\_ \_\_volatile\_\_("{}ltr \%0"{} : : "{}rm"{} ((uint16\_t)(TSS\_SEGMENT)));}}
\DoxyCodeLine{2582 }
\DoxyCodeLine{2583     \mbox{\hyperlink{kernel__output_8h_a7e7cb1b95d056da3cb6d8ccf31c8fff9}{KERNEL\_SUCCESS}}(\textcolor{stringliteral}{"{}TSS Initialized at 0x\%P\(\backslash\)n"{}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}{cpu\_tss}});}
\DoxyCodeLine{2584 }
\DoxyCodeLine{2585     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_SET\_TSS\_END, 2,}
\DoxyCodeLine{2586                        (uintptr\_t)\mbox{\hyperlink{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}{cpu\_tss}} \& 0xFFFFFFFF,}
\DoxyCodeLine{2587                        (uintptr\_t)\mbox{\hyperlink{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}{cpu\_tss}} >> 32);}
\DoxyCodeLine{2588 \}}

\end{DoxyCode}
Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=264pt]{x86__64_2src_2cpu_8c_a3dbb07b804717c2bb1628c56821582eb_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{x86__64_2src_2cpu_8c_a3dbb07b804717c2bb1628c56821582eb_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}\label{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112}} 
\index{cpu.c@{cpu.c}!\_format\_gdt\_entry@{\_format\_gdt\_entry}}
\index{\_format\_gdt\_entry@{\_format\_gdt\_entry}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{\_format\_gdt\_entry()}{\_format\_gdt\_entry()}}
{\footnotesize\ttfamily static void \+\_\+format\+\_\+gdt\+\_\+entry (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{stdint_8h_aaa5d1cd013383c889537491c3cfd9aad}{uint64\+\_\+t}} $\ast$}]{entry,  }\item[{const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}}}]{base,  }\item[{const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}}}]{limit,  }\item[{const \mbox{\hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}}]{type,  }\item[{const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}}}]{flags }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Formats a GDT entry. 

Formats data given as parameter into a standard GDT entry. The result is directly written in the memory pointed by the entry parameter.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em entry} & The pointer to the entry structure to format. \\
\hline
\mbox{\texttt{ in}}  & {\em base} & The base address of the segment for the GDT entry. \\
\hline
\mbox{\texttt{ in}}  & {\em limit} & The limit address of the segment for the GDT entry. \\
\hline
\mbox{\texttt{ in}}  & {\em type} & The type of segment for the GDT entry. \\
\hline
\mbox{\texttt{ in}}  & {\em flags} & The flags to be set for the GDT entry. \\
\hline
\end{DoxyParams}


Definition at line 2263 of file cpu.\+c.


\begin{DoxyCode}{0}
\DoxyCodeLine{2266 \{}
\DoxyCodeLine{2267     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} lo\_part = 0;}
\DoxyCodeLine{2268     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} hi\_part = 0;}
\DoxyCodeLine{2269 }
\DoxyCodeLine{2270     \textcolor{comment}{/*}}
\DoxyCodeLine{2271 \textcolor{comment}{     * Low part[31;0] = Base[15;0] Limit[15;0] }}
\DoxyCodeLine{2272 \textcolor{comment}{     */}}
\DoxyCodeLine{2273     lo\_part = ((base \& 0xFFFF) << 16) | (limit \& 0xFFFF);}
\DoxyCodeLine{2274 }
\DoxyCodeLine{2275     \textcolor{comment}{/*}}
\DoxyCodeLine{2276 \textcolor{comment}{     * High part[7;0] = Base[23;16] }}
\DoxyCodeLine{2277 \textcolor{comment}{     */}}
\DoxyCodeLine{2278     hi\_part = (base >> 16) \& 0xFF;}
\DoxyCodeLine{2279     \textcolor{comment}{/*}}
\DoxyCodeLine{2280 \textcolor{comment}{     * High part[11;8] = Type[3;0] }}
\DoxyCodeLine{2281 \textcolor{comment}{     */}}
\DoxyCodeLine{2282     hi\_part |= (type \& 0xF) << 8;}
\DoxyCodeLine{2283     \textcolor{comment}{/*}}
\DoxyCodeLine{2284 \textcolor{comment}{     * High part[15;12] = Seg\_Present[1;0]Privilege[2;0]Descriptor\_Type[1;0] }}
\DoxyCodeLine{2285 \textcolor{comment}{     * High part[23;20] = Granularity[1;0]Op\_Size[1;0]L[1;0]AVL[1;0] }}
\DoxyCodeLine{2286 \textcolor{comment}{     */}}
\DoxyCodeLine{2287     hi\_part |= flags \& 0x00F0F000;}
\DoxyCodeLine{2288 }
\DoxyCodeLine{2289     \textcolor{comment}{/*}}
\DoxyCodeLine{2290 \textcolor{comment}{     * High part[19;16] = Limit[19;16] }}
\DoxyCodeLine{2291 \textcolor{comment}{     */}}
\DoxyCodeLine{2292     hi\_part |= limit \& 0xF0000;}
\DoxyCodeLine{2293     \textcolor{comment}{/*}}
\DoxyCodeLine{2294 \textcolor{comment}{     * High part[31;24] = Base[31;24] }}
\DoxyCodeLine{2295 \textcolor{comment}{     */}}
\DoxyCodeLine{2296     hi\_part |= base \& 0xFF000000;}
\DoxyCodeLine{2297 }
\DoxyCodeLine{2298     \textcolor{comment}{/* Set the value of the entry */}}
\DoxyCodeLine{2299     *entry = lo\_part | (((\mbox{\hyperlink{stdint_8h_aaa5d1cd013383c889537491c3cfd9aad}{uint64\_t}}) hi\_part) << 32);}
\DoxyCodeLine{2300 \}}

\end{DoxyCode}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{x86__64_2src_2cpu_8c_a4b9812c43c0ed45de7928e814233f112_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae812dfaa2eaa693a8de27b746b1c887a}\label{x86__64_2src_2cpu_8c_ae812dfaa2eaa693a8de27b746b1c887a}} 
\index{cpu.c@{cpu.c}!\_format\_idt\_entry@{\_format\_idt\_entry}}
\index{\_format\_idt\_entry@{\_format\_idt\_entry}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{\_format\_idt\_entry()}{\_format\_idt\_entry()}}
{\footnotesize\ttfamily static void \+\_\+format\+\_\+idt\+\_\+entry (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2dd16f12d2d6f7a316ebf32b33d6fdf}{cpu\+\_\+idt\+\_\+entry\+\_\+t}} $\ast$}]{entry,  }\item[{const uintptr\+\_\+t}]{handler,  }\item[{const \mbox{\hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}}]{type,  }\item[{const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}}}]{flags }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Formats an IDT entry. 

Formats data given as parameter into a standard IDT entry. The result is directly written in the memory pointed by the entry parameter.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em entry} & The pointer to the entry structure to format. \\
\hline
\mbox{\texttt{ in}}  & {\em handler} & The handler function for the IDT entry. \\
\hline
\mbox{\texttt{ in}}  & {\em type} & The type of segment for the IDT entry. \\
\hline
\mbox{\texttt{ in}}  & {\em flags} & The flags to be set for the IDT entry. \\
\hline
\end{DoxyParams}


Definition at line 2302 of file cpu.\+c.


\begin{DoxyCode}{0}
\DoxyCodeLine{2305 \{}
\DoxyCodeLine{2306     \textcolor{comment}{/* Set offset */}}
\DoxyCodeLine{2307     entry-\/>\mbox{\hyperlink{structcpu__idt__entry_afde91f7a403adbad94683d9e58314967}{off\_low}}   = handler \& 0x000000000000FFFF;}
\DoxyCodeLine{2308     entry-\/>\mbox{\hyperlink{structcpu__idt__entry_a13b9c0285fbcb839aababcb15f632b79}{off\_mid}}   = (handler >> 16) \& 0x000000000000FFFF;}
\DoxyCodeLine{2309     entry-\/>\mbox{\hyperlink{structcpu__idt__entry_a9a5cbd33e7500385ce46f0bccac3cb0d}{off\_hig}}   = (handler >> 32) \& 0x00000000FFFFFFFF;}
\DoxyCodeLine{2310 }
\DoxyCodeLine{2311     \textcolor{comment}{/* Set selector and flags */}}
\DoxyCodeLine{2312     entry-\/>\mbox{\hyperlink{structcpu__idt__entry_ac13277439a8a830e4797d8d033ec8ee8}{c\_sel}}     = \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8a407838cebfc779289f3290e4190c49}{KERNEL\_CS\_64}};}
\DoxyCodeLine{2313     entry-\/>\mbox{\hyperlink{structcpu__idt__entry_aa2585d779da0ab21273a8d92de9a0ebe}{flags}}     = (flags \& 0xF0) | (type \& 0x0F);}
\DoxyCodeLine{2314 }
\DoxyCodeLine{2315     \textcolor{comment}{/* Zeroise */}}
\DoxyCodeLine{2316     entry-\/>\mbox{\hyperlink{structcpu__idt__entry_a254d5bd1552992f9c17e038f363987ec}{ist}}       = 0;}
\DoxyCodeLine{2317     entry-\/>\mbox{\hyperlink{structcpu__idt__entry_aef9bb556c1530f5d648fd57e73b9a105}{reserved1}} = 0;}
\DoxyCodeLine{2318 \}}

\end{DoxyCode}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{x86__64_2src_2cpu_8c_ae812dfaa2eaa693a8de27b746b1c887a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a560ad8614ae03841a10b489f4370bc51}\label{x86__64_2src_2cpu_8c_a560ad8614ae03841a10b489f4370bc51}} 
\index{cpu.c@{cpu.c}!cpu\_init@{cpu\_init}}
\index{cpu\_init@{cpu\_init}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_init()}{cpu\_init()}}
{\footnotesize\ttfamily void cpu\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Initializes the CPU. 

Initializes the CPU registers and relevant structures. 

Definition at line 2590 of file cpu.\+c.


\begin{DoxyCode}{0}
\DoxyCodeLine{2591 \{}
\DoxyCodeLine{2592     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_SETUP\_START, 0);}
\DoxyCodeLine{2593 }
\DoxyCodeLine{2594     \textcolor{comment}{/* Init the GDT, IDT and TSS */}}
\DoxyCodeLine{2595     \mbox{\hyperlink{x86__64_2src_2cpu_8c_aca3341859b2c17973ecd308e4b1d35c6}{\_cpu\_setup\_gdt}}();}
\DoxyCodeLine{2596     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a38cc43d6a7cffc71e7987df450c3bb42}{\_cpu\_setup\_idt}}();}
\DoxyCodeLine{2597     \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3dbb07b804717c2bb1628c56821582eb}{\_cpu\_setup\_tss}}();}
\DoxyCodeLine{2598 }
\DoxyCodeLine{2599     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_SETUP\_END, 0);}
\DoxyCodeLine{2600 \}}

\end{DoxyCode}
Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{x86__64_2src_2cpu_8c_a560ad8614ae03841a10b489f4370bc51_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=230pt]{x86__64_2src_2cpu_8c_a560ad8614ae03841a10b489f4370bc51_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa751f1c664d608c1d380a37096ebc075}\label{x86__64_2src_2cpu_8c_aa751f1c664d608c1d380a37096ebc075}} 
\index{cpu.c@{cpu.c}!cpu\_raise\_interrupt@{cpu\_raise\_interrupt}}
\index{cpu\_raise\_interrupt@{cpu\_raise\_interrupt}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_raise\_interrupt()}{cpu\_raise\_interrupt()}}
{\footnotesize\ttfamily \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0}{OS\+\_\+\+RETURN\+\_\+E}} cpu\+\_\+raise\+\_\+interrupt (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\+\_\+t}}}]{interrupt\+\_\+line }\end{DoxyParamCaption})}



Raises CPU interrupt. 

Raises a software CPU interrupt on the desired line.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em interrupt\+\_\+line} & The line on which the interrupt should be raised.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
OS\+\_\+\+NO\+\_\+\+ERR shoudl be return in case of success.
\begin{DoxyItemize}
\item OS\+\_\+\+ERR\+\_\+\+UNAUTHORIZED\+\_\+\+ACTION Is returned if the interrupt line is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}


Definition at line 2602 of file cpu.\+c.


\begin{DoxyCode}{0}
\DoxyCodeLine{2603 \{}
\DoxyCodeLine{2604     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_RAISE\_INT\_START, 1, interrupt\_line);}
\DoxyCodeLine{2605     \mbox{\hyperlink{kernel__output_8h_ad5a087734220dd655d1effaa240275fa}{KERNEL\_DEBUG}}(\mbox{\hyperlink{config_8h_a839a4259ecdfe945c85c3f26e966f892}{CPU\_DEBUG\_ENABLED}}, \mbox{\hyperlink{x86__64_2src_2cpu_8c_a14ded244c47bbba850a8a4be6d16c7e3}{MODULE\_NAME}},}
\DoxyCodeLine{2606                  \textcolor{stringliteral}{"{}Requesting interrupt raise \%d"{}}, interrupt\_line);}
\DoxyCodeLine{2607 }
\DoxyCodeLine{2608     \textcolor{keywordflow}{if}(interrupt\_line > \mbox{\hyperlink{i386_2includes_2cpu__interrupt_8h_aba5f096e5e5b08db75e0aedbb19b5d57}{MAX\_INTERRUPT\_LINE}})}
\DoxyCodeLine{2609     \{}
\DoxyCodeLine{2610         \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_RAISE\_INT\_END, 2,}
\DoxyCodeLine{2611                            interrupt\_line,}
\DoxyCodeLine{2612                            \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0aa36717e006e71ac3f5eee56c69bff79a}{OS\_ERR\_UNAUTHORIZED\_ACTION}});}
\DoxyCodeLine{2613         \textcolor{keywordflow}{return} \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0aa36717e006e71ac3f5eee56c69bff79a}{OS\_ERR\_UNAUTHORIZED\_ACTION}};}
\DoxyCodeLine{2614     \}}
\DoxyCodeLine{2615 }
\DoxyCodeLine{2616     \textcolor{keywordflow}{switch}(interrupt\_line)}
\DoxyCodeLine{2617     \{}
\DoxyCodeLine{2618         \textcolor{keywordflow}{case} 0:}
\DoxyCodeLine{2619             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (0));}
\DoxyCodeLine{2620             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2621         \textcolor{keywordflow}{case} 1:}
\DoxyCodeLine{2622             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (1));}
\DoxyCodeLine{2623             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2624         \textcolor{keywordflow}{case} 2:}
\DoxyCodeLine{2625             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (2));}
\DoxyCodeLine{2626             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2627         \textcolor{keywordflow}{case} 3:}
\DoxyCodeLine{2628             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (3));}
\DoxyCodeLine{2629             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2630         \textcolor{keywordflow}{case} 4:}
\DoxyCodeLine{2631             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (4));}
\DoxyCodeLine{2632             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2633         \textcolor{keywordflow}{case} 5:}
\DoxyCodeLine{2634             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (5));}
\DoxyCodeLine{2635             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2636         \textcolor{keywordflow}{case} 6:}
\DoxyCodeLine{2637             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (6));}
\DoxyCodeLine{2638             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2639         \textcolor{keywordflow}{case} 7:}
\DoxyCodeLine{2640             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (7));}
\DoxyCodeLine{2641             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2642         \textcolor{keywordflow}{case} 8:}
\DoxyCodeLine{2643             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (8));}
\DoxyCodeLine{2644             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2645         \textcolor{keywordflow}{case} 9:}
\DoxyCodeLine{2646             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (9));}
\DoxyCodeLine{2647             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2648         \textcolor{keywordflow}{case} 10:}
\DoxyCodeLine{2649             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (10));}
\DoxyCodeLine{2650             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2651         \textcolor{keywordflow}{case} 11:}
\DoxyCodeLine{2652             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (11));}
\DoxyCodeLine{2653             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2654         \textcolor{keywordflow}{case} 12:}
\DoxyCodeLine{2655             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (12));}
\DoxyCodeLine{2656             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2657         \textcolor{keywordflow}{case} 13:}
\DoxyCodeLine{2658             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (13));}
\DoxyCodeLine{2659             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2660         \textcolor{keywordflow}{case} 14:}
\DoxyCodeLine{2661             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (14));}
\DoxyCodeLine{2662             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2663         \textcolor{keywordflow}{case} 15:}
\DoxyCodeLine{2664             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (15));}
\DoxyCodeLine{2665             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2666         \textcolor{keywordflow}{case} 16:}
\DoxyCodeLine{2667             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (16));}
\DoxyCodeLine{2668             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2669         \textcolor{keywordflow}{case} 17:}
\DoxyCodeLine{2670             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (17));}
\DoxyCodeLine{2671             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2672         \textcolor{keywordflow}{case} 18:}
\DoxyCodeLine{2673             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (18));}
\DoxyCodeLine{2674             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2675         \textcolor{keywordflow}{case} 19:}
\DoxyCodeLine{2676             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (19));}
\DoxyCodeLine{2677             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2678         \textcolor{keywordflow}{case} 20:}
\DoxyCodeLine{2679             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (20));}
\DoxyCodeLine{2680             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2681         \textcolor{keywordflow}{case} 21:}
\DoxyCodeLine{2682             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (21));}
\DoxyCodeLine{2683             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2684         \textcolor{keywordflow}{case} 22:}
\DoxyCodeLine{2685             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (22));}
\DoxyCodeLine{2686             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2687         \textcolor{keywordflow}{case} 23:}
\DoxyCodeLine{2688             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (23));}
\DoxyCodeLine{2689             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2690         \textcolor{keywordflow}{case} 24:}
\DoxyCodeLine{2691             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (24));}
\DoxyCodeLine{2692             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2693         \textcolor{keywordflow}{case} 25:}
\DoxyCodeLine{2694             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (25));}
\DoxyCodeLine{2695             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2696         \textcolor{keywordflow}{case} 26:}
\DoxyCodeLine{2697             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (26));}
\DoxyCodeLine{2698             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2699         \textcolor{keywordflow}{case} 27:}
\DoxyCodeLine{2700             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (27));}
\DoxyCodeLine{2701             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2702         \textcolor{keywordflow}{case} 28:}
\DoxyCodeLine{2703             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (28));}
\DoxyCodeLine{2704             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2705         \textcolor{keywordflow}{case} 29:}
\DoxyCodeLine{2706             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (29));}
\DoxyCodeLine{2707             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2708         \textcolor{keywordflow}{case} 30:}
\DoxyCodeLine{2709             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (30));}
\DoxyCodeLine{2710             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2711         \textcolor{keywordflow}{case} 31:}
\DoxyCodeLine{2712             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (31));}
\DoxyCodeLine{2713             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2714         \textcolor{keywordflow}{case} 32:}
\DoxyCodeLine{2715             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (32));}
\DoxyCodeLine{2716             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2717         \textcolor{keywordflow}{case} 33:}
\DoxyCodeLine{2718             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (33));}
\DoxyCodeLine{2719             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2720         \textcolor{keywordflow}{case} 34:}
\DoxyCodeLine{2721             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (34));}
\DoxyCodeLine{2722             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2723         \textcolor{keywordflow}{case} 35:}
\DoxyCodeLine{2724             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (35));}
\DoxyCodeLine{2725             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2726         \textcolor{keywordflow}{case} 36:}
\DoxyCodeLine{2727             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (36));}
\DoxyCodeLine{2728             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2729         \textcolor{keywordflow}{case} 37:}
\DoxyCodeLine{2730             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (37));}
\DoxyCodeLine{2731             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2732         \textcolor{keywordflow}{case} 38:}
\DoxyCodeLine{2733             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (38));}
\DoxyCodeLine{2734             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2735         \textcolor{keywordflow}{case} 39:}
\DoxyCodeLine{2736             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (39));}
\DoxyCodeLine{2737             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2738         \textcolor{keywordflow}{case} 40:}
\DoxyCodeLine{2739             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (40));}
\DoxyCodeLine{2740             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2741         \textcolor{keywordflow}{case} 41:}
\DoxyCodeLine{2742             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (41));}
\DoxyCodeLine{2743             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2744         \textcolor{keywordflow}{case} 42:}
\DoxyCodeLine{2745             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (42));}
\DoxyCodeLine{2746             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2747         \textcolor{keywordflow}{case} 43:}
\DoxyCodeLine{2748             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (43));}
\DoxyCodeLine{2749             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2750         \textcolor{keywordflow}{case} 44:}
\DoxyCodeLine{2751             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (44));}
\DoxyCodeLine{2752             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2753         \textcolor{keywordflow}{case} 45:}
\DoxyCodeLine{2754             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (45));}
\DoxyCodeLine{2755             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2756         \textcolor{keywordflow}{case} 46:}
\DoxyCodeLine{2757             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (46));}
\DoxyCodeLine{2758             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2759         \textcolor{keywordflow}{case} 47:}
\DoxyCodeLine{2760             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (47));}
\DoxyCodeLine{2761             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2762         \textcolor{keywordflow}{case} 48:}
\DoxyCodeLine{2763             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (48));}
\DoxyCodeLine{2764             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2765         \textcolor{keywordflow}{case} 49:}
\DoxyCodeLine{2766             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (49));}
\DoxyCodeLine{2767             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2768         \textcolor{keywordflow}{case} 50:}
\DoxyCodeLine{2769             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (50));}
\DoxyCodeLine{2770             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2771         \textcolor{keywordflow}{case} 51:}
\DoxyCodeLine{2772             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (51));}
\DoxyCodeLine{2773             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2774         \textcolor{keywordflow}{case} 52:}
\DoxyCodeLine{2775             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (52));}
\DoxyCodeLine{2776             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2777         \textcolor{keywordflow}{case} 53:}
\DoxyCodeLine{2778             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (53));}
\DoxyCodeLine{2779             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2780         \textcolor{keywordflow}{case} 54:}
\DoxyCodeLine{2781             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (54));}
\DoxyCodeLine{2782             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2783         \textcolor{keywordflow}{case} 55:}
\DoxyCodeLine{2784             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (55));}
\DoxyCodeLine{2785             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2786         \textcolor{keywordflow}{case} 56:}
\DoxyCodeLine{2787             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (56));}
\DoxyCodeLine{2788             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2789         \textcolor{keywordflow}{case} 57:}
\DoxyCodeLine{2790             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (57));}
\DoxyCodeLine{2791             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2792         \textcolor{keywordflow}{case} 58:}
\DoxyCodeLine{2793             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (58));}
\DoxyCodeLine{2794             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2795         \textcolor{keywordflow}{case} 59:}
\DoxyCodeLine{2796             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (59));}
\DoxyCodeLine{2797             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2798         \textcolor{keywordflow}{case} 60:}
\DoxyCodeLine{2799             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (60));}
\DoxyCodeLine{2800             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2801         \textcolor{keywordflow}{case} 61:}
\DoxyCodeLine{2802             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (61));}
\DoxyCodeLine{2803             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2804         \textcolor{keywordflow}{case} 62:}
\DoxyCodeLine{2805             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (62));}
\DoxyCodeLine{2806             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2807         \textcolor{keywordflow}{case} 63:}
\DoxyCodeLine{2808             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (63));}
\DoxyCodeLine{2809             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2810         \textcolor{keywordflow}{case} 64:}
\DoxyCodeLine{2811             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (64));}
\DoxyCodeLine{2812             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2813         \textcolor{keywordflow}{case} 65:}
\DoxyCodeLine{2814             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (65));}
\DoxyCodeLine{2815             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2816         \textcolor{keywordflow}{case} 66:}
\DoxyCodeLine{2817             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (66));}
\DoxyCodeLine{2818             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2819         \textcolor{keywordflow}{case} 67:}
\DoxyCodeLine{2820             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (67));}
\DoxyCodeLine{2821             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2822         \textcolor{keywordflow}{case} 68:}
\DoxyCodeLine{2823             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (68));}
\DoxyCodeLine{2824             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2825         \textcolor{keywordflow}{case} 69:}
\DoxyCodeLine{2826             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (69));}
\DoxyCodeLine{2827             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2828         \textcolor{keywordflow}{case} 70:}
\DoxyCodeLine{2829             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (70));}
\DoxyCodeLine{2830             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2831         \textcolor{keywordflow}{case} 71:}
\DoxyCodeLine{2832             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (71));}
\DoxyCodeLine{2833             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2834         \textcolor{keywordflow}{case} 72:}
\DoxyCodeLine{2835             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (72));}
\DoxyCodeLine{2836             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2837         \textcolor{keywordflow}{case} 73:}
\DoxyCodeLine{2838             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (73));}
\DoxyCodeLine{2839             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2840         \textcolor{keywordflow}{case} 74:}
\DoxyCodeLine{2841             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (74));}
\DoxyCodeLine{2842             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2843         \textcolor{keywordflow}{case} 75:}
\DoxyCodeLine{2844             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (75));}
\DoxyCodeLine{2845             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2846         \textcolor{keywordflow}{case} 76:}
\DoxyCodeLine{2847             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (76));}
\DoxyCodeLine{2848             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2849         \textcolor{keywordflow}{case} 77:}
\DoxyCodeLine{2850             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (77));}
\DoxyCodeLine{2851             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2852         \textcolor{keywordflow}{case} 78:}
\DoxyCodeLine{2853             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (78));}
\DoxyCodeLine{2854             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2855         \textcolor{keywordflow}{case} 79:}
\DoxyCodeLine{2856             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (79));}
\DoxyCodeLine{2857             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2858         \textcolor{keywordflow}{case} 80:}
\DoxyCodeLine{2859             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (80));}
\DoxyCodeLine{2860             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2861         \textcolor{keywordflow}{case} 81:}
\DoxyCodeLine{2862             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (81));}
\DoxyCodeLine{2863             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2864         \textcolor{keywordflow}{case} 82:}
\DoxyCodeLine{2865             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (82));}
\DoxyCodeLine{2866             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2867         \textcolor{keywordflow}{case} 83:}
\DoxyCodeLine{2868             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (83));}
\DoxyCodeLine{2869             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2870         \textcolor{keywordflow}{case} 84:}
\DoxyCodeLine{2871             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (84));}
\DoxyCodeLine{2872             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2873         \textcolor{keywordflow}{case} 85:}
\DoxyCodeLine{2874             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (85));}
\DoxyCodeLine{2875             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2876         \textcolor{keywordflow}{case} 86:}
\DoxyCodeLine{2877             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (86));}
\DoxyCodeLine{2878             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2879         \textcolor{keywordflow}{case} 87:}
\DoxyCodeLine{2880             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (87));}
\DoxyCodeLine{2881             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2882         \textcolor{keywordflow}{case} 88:}
\DoxyCodeLine{2883             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (88));}
\DoxyCodeLine{2884             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2885         \textcolor{keywordflow}{case} 89:}
\DoxyCodeLine{2886             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (89));}
\DoxyCodeLine{2887             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2888         \textcolor{keywordflow}{case} 90:}
\DoxyCodeLine{2889             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (90));}
\DoxyCodeLine{2890             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2891         \textcolor{keywordflow}{case} 91:}
\DoxyCodeLine{2892             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (91));}
\DoxyCodeLine{2893             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2894         \textcolor{keywordflow}{case} 92:}
\DoxyCodeLine{2895             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (92));}
\DoxyCodeLine{2896             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2897         \textcolor{keywordflow}{case} 93:}
\DoxyCodeLine{2898             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (93));}
\DoxyCodeLine{2899             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2900         \textcolor{keywordflow}{case} 94:}
\DoxyCodeLine{2901             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (94));}
\DoxyCodeLine{2902             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2903         \textcolor{keywordflow}{case} 95:}
\DoxyCodeLine{2904             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (95));}
\DoxyCodeLine{2905             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2906         \textcolor{keywordflow}{case} 96:}
\DoxyCodeLine{2907             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (96));}
\DoxyCodeLine{2908             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2909         \textcolor{keywordflow}{case} 97:}
\DoxyCodeLine{2910             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (97));}
\DoxyCodeLine{2911             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2912         \textcolor{keywordflow}{case} 98:}
\DoxyCodeLine{2913             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (98));}
\DoxyCodeLine{2914             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2915         \textcolor{keywordflow}{case} 99:}
\DoxyCodeLine{2916             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (99));}
\DoxyCodeLine{2917             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2918         \textcolor{keywordflow}{case} 100:}
\DoxyCodeLine{2919             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (100));}
\DoxyCodeLine{2920             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2921         \textcolor{keywordflow}{case} 101:}
\DoxyCodeLine{2922             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (101));}
\DoxyCodeLine{2923             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2924         \textcolor{keywordflow}{case} 102:}
\DoxyCodeLine{2925             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (102));}
\DoxyCodeLine{2926             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2927         \textcolor{keywordflow}{case} 103:}
\DoxyCodeLine{2928             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (103));}
\DoxyCodeLine{2929             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2930         \textcolor{keywordflow}{case} 104:}
\DoxyCodeLine{2931             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (104));}
\DoxyCodeLine{2932             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2933         \textcolor{keywordflow}{case} 105:}
\DoxyCodeLine{2934             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (105));}
\DoxyCodeLine{2935             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2936         \textcolor{keywordflow}{case} 106:}
\DoxyCodeLine{2937             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (106));}
\DoxyCodeLine{2938             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2939         \textcolor{keywordflow}{case} 107:}
\DoxyCodeLine{2940             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (107));}
\DoxyCodeLine{2941             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2942         \textcolor{keywordflow}{case} 108:}
\DoxyCodeLine{2943             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (108));}
\DoxyCodeLine{2944             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2945         \textcolor{keywordflow}{case} 109:}
\DoxyCodeLine{2946             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (109));}
\DoxyCodeLine{2947             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2948         \textcolor{keywordflow}{case} 110:}
\DoxyCodeLine{2949             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (110));}
\DoxyCodeLine{2950             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2951         \textcolor{keywordflow}{case} 111:}
\DoxyCodeLine{2952             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (111));}
\DoxyCodeLine{2953             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2954         \textcolor{keywordflow}{case} 112:}
\DoxyCodeLine{2955             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (112));}
\DoxyCodeLine{2956             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2957         \textcolor{keywordflow}{case} 113:}
\DoxyCodeLine{2958             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (113));}
\DoxyCodeLine{2959             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2960         \textcolor{keywordflow}{case} 114:}
\DoxyCodeLine{2961             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (114));}
\DoxyCodeLine{2962             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2963         \textcolor{keywordflow}{case} 115:}
\DoxyCodeLine{2964             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (115));}
\DoxyCodeLine{2965             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2966         \textcolor{keywordflow}{case} 116:}
\DoxyCodeLine{2967             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (116));}
\DoxyCodeLine{2968             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2969         \textcolor{keywordflow}{case} 117:}
\DoxyCodeLine{2970             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (117));}
\DoxyCodeLine{2971             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2972         \textcolor{keywordflow}{case} 118:}
\DoxyCodeLine{2973             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (118));}
\DoxyCodeLine{2974             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2975         \textcolor{keywordflow}{case} 119:}
\DoxyCodeLine{2976             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (119));}
\DoxyCodeLine{2977             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2978         \textcolor{keywordflow}{case} 120:}
\DoxyCodeLine{2979             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (120));}
\DoxyCodeLine{2980             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2981         \textcolor{keywordflow}{case} 121:}
\DoxyCodeLine{2982             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (121));}
\DoxyCodeLine{2983             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2984         \textcolor{keywordflow}{case} 122:}
\DoxyCodeLine{2985             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (122));}
\DoxyCodeLine{2986             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2987         \textcolor{keywordflow}{case} 123:}
\DoxyCodeLine{2988             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (123));}
\DoxyCodeLine{2989             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2990         \textcolor{keywordflow}{case} 124:}
\DoxyCodeLine{2991             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (124));}
\DoxyCodeLine{2992             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2993         \textcolor{keywordflow}{case} 125:}
\DoxyCodeLine{2994             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (125));}
\DoxyCodeLine{2995             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2996         \textcolor{keywordflow}{case} 126:}
\DoxyCodeLine{2997             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (126));}
\DoxyCodeLine{2998             \textcolor{keywordflow}{break};}
\DoxyCodeLine{2999         \textcolor{keywordflow}{case} 127:}
\DoxyCodeLine{3000             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (127));}
\DoxyCodeLine{3001             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3002         \textcolor{keywordflow}{case} 128:}
\DoxyCodeLine{3003             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (128));}
\DoxyCodeLine{3004             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3005         \textcolor{keywordflow}{case} 129:}
\DoxyCodeLine{3006             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (129));}
\DoxyCodeLine{3007             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3008         \textcolor{keywordflow}{case} 130:}
\DoxyCodeLine{3009             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (130));}
\DoxyCodeLine{3010             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3011         \textcolor{keywordflow}{case} 131:}
\DoxyCodeLine{3012             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (131));}
\DoxyCodeLine{3013             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3014         \textcolor{keywordflow}{case} 132:}
\DoxyCodeLine{3015             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (132));}
\DoxyCodeLine{3016             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3017         \textcolor{keywordflow}{case} 133:}
\DoxyCodeLine{3018             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (133));}
\DoxyCodeLine{3019             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3020         \textcolor{keywordflow}{case} 134:}
\DoxyCodeLine{3021             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (134));}
\DoxyCodeLine{3022             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3023         \textcolor{keywordflow}{case} 135:}
\DoxyCodeLine{3024             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (135));}
\DoxyCodeLine{3025             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3026         \textcolor{keywordflow}{case} 136:}
\DoxyCodeLine{3027             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (136));}
\DoxyCodeLine{3028             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3029         \textcolor{keywordflow}{case} 137:}
\DoxyCodeLine{3030             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (137));}
\DoxyCodeLine{3031             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3032         \textcolor{keywordflow}{case} 138:}
\DoxyCodeLine{3033             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (138));}
\DoxyCodeLine{3034             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3035         \textcolor{keywordflow}{case} 139:}
\DoxyCodeLine{3036             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (139));}
\DoxyCodeLine{3037             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3038         \textcolor{keywordflow}{case} 140:}
\DoxyCodeLine{3039             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (140));}
\DoxyCodeLine{3040             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3041         \textcolor{keywordflow}{case} 141:}
\DoxyCodeLine{3042             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (141));}
\DoxyCodeLine{3043             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3044         \textcolor{keywordflow}{case} 142:}
\DoxyCodeLine{3045             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (142));}
\DoxyCodeLine{3046             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3047         \textcolor{keywordflow}{case} 143:}
\DoxyCodeLine{3048             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (143));}
\DoxyCodeLine{3049             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3050         \textcolor{keywordflow}{case} 144:}
\DoxyCodeLine{3051             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (144));}
\DoxyCodeLine{3052             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3053         \textcolor{keywordflow}{case} 145:}
\DoxyCodeLine{3054             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (145));}
\DoxyCodeLine{3055             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3056         \textcolor{keywordflow}{case} 146:}
\DoxyCodeLine{3057             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (146));}
\DoxyCodeLine{3058             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3059         \textcolor{keywordflow}{case} 147:}
\DoxyCodeLine{3060             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (147));}
\DoxyCodeLine{3061             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3062         \textcolor{keywordflow}{case} 148:}
\DoxyCodeLine{3063             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (148));}
\DoxyCodeLine{3064             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3065         \textcolor{keywordflow}{case} 149:}
\DoxyCodeLine{3066             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (149));}
\DoxyCodeLine{3067             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3068         \textcolor{keywordflow}{case} 150:}
\DoxyCodeLine{3069             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (150));}
\DoxyCodeLine{3070             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3071         \textcolor{keywordflow}{case} 151:}
\DoxyCodeLine{3072             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (151));}
\DoxyCodeLine{3073             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3074         \textcolor{keywordflow}{case} 152:}
\DoxyCodeLine{3075             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (152));}
\DoxyCodeLine{3076             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3077         \textcolor{keywordflow}{case} 153:}
\DoxyCodeLine{3078             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (153));}
\DoxyCodeLine{3079             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3080         \textcolor{keywordflow}{case} 154:}
\DoxyCodeLine{3081             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (154));}
\DoxyCodeLine{3082             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3083         \textcolor{keywordflow}{case} 155:}
\DoxyCodeLine{3084             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (155));}
\DoxyCodeLine{3085             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3086         \textcolor{keywordflow}{case} 156:}
\DoxyCodeLine{3087             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (156));}
\DoxyCodeLine{3088             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3089         \textcolor{keywordflow}{case} 157:}
\DoxyCodeLine{3090             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (157));}
\DoxyCodeLine{3091             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3092         \textcolor{keywordflow}{case} 158:}
\DoxyCodeLine{3093             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (158));}
\DoxyCodeLine{3094             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3095         \textcolor{keywordflow}{case} 159:}
\DoxyCodeLine{3096             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (159));}
\DoxyCodeLine{3097             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3098         \textcolor{keywordflow}{case} 160:}
\DoxyCodeLine{3099             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (160));}
\DoxyCodeLine{3100             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3101         \textcolor{keywordflow}{case} 161:}
\DoxyCodeLine{3102             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (161));}
\DoxyCodeLine{3103             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3104         \textcolor{keywordflow}{case} 162:}
\DoxyCodeLine{3105             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (162));}
\DoxyCodeLine{3106             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3107         \textcolor{keywordflow}{case} 163:}
\DoxyCodeLine{3108             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (163));}
\DoxyCodeLine{3109             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3110         \textcolor{keywordflow}{case} 164:}
\DoxyCodeLine{3111             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (164));}
\DoxyCodeLine{3112             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3113         \textcolor{keywordflow}{case} 165:}
\DoxyCodeLine{3114             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (165));}
\DoxyCodeLine{3115             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3116         \textcolor{keywordflow}{case} 166:}
\DoxyCodeLine{3117             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (166));}
\DoxyCodeLine{3118             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3119         \textcolor{keywordflow}{case} 167:}
\DoxyCodeLine{3120             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (167));}
\DoxyCodeLine{3121             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3122         \textcolor{keywordflow}{case} 168:}
\DoxyCodeLine{3123             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (168));}
\DoxyCodeLine{3124             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3125         \textcolor{keywordflow}{case} 169:}
\DoxyCodeLine{3126             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (169));}
\DoxyCodeLine{3127             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3128         \textcolor{keywordflow}{case} 170:}
\DoxyCodeLine{3129             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (170));}
\DoxyCodeLine{3130             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3131         \textcolor{keywordflow}{case} 171:}
\DoxyCodeLine{3132             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (171));}
\DoxyCodeLine{3133             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3134         \textcolor{keywordflow}{case} 172:}
\DoxyCodeLine{3135             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (172));}
\DoxyCodeLine{3136             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3137         \textcolor{keywordflow}{case} 173:}
\DoxyCodeLine{3138             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (173));}
\DoxyCodeLine{3139             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3140         \textcolor{keywordflow}{case} 174:}
\DoxyCodeLine{3141             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (174));}
\DoxyCodeLine{3142             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3143         \textcolor{keywordflow}{case} 175:}
\DoxyCodeLine{3144             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (175));}
\DoxyCodeLine{3145             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3146         \textcolor{keywordflow}{case} 176:}
\DoxyCodeLine{3147             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (176));}
\DoxyCodeLine{3148             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3149         \textcolor{keywordflow}{case} 177:}
\DoxyCodeLine{3150             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (177));}
\DoxyCodeLine{3151             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3152         \textcolor{keywordflow}{case} 178:}
\DoxyCodeLine{3153             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (178));}
\DoxyCodeLine{3154             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3155         \textcolor{keywordflow}{case} 179:}
\DoxyCodeLine{3156             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (179));}
\DoxyCodeLine{3157             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3158         \textcolor{keywordflow}{case} 180:}
\DoxyCodeLine{3159             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (180));}
\DoxyCodeLine{3160             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3161         \textcolor{keywordflow}{case} 181:}
\DoxyCodeLine{3162             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (181));}
\DoxyCodeLine{3163             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3164         \textcolor{keywordflow}{case} 182:}
\DoxyCodeLine{3165             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (182));}
\DoxyCodeLine{3166             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3167         \textcolor{keywordflow}{case} 183:}
\DoxyCodeLine{3168             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (183));}
\DoxyCodeLine{3169             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3170         \textcolor{keywordflow}{case} 184:}
\DoxyCodeLine{3171             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (184));}
\DoxyCodeLine{3172             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3173         \textcolor{keywordflow}{case} 185:}
\DoxyCodeLine{3174             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (185));}
\DoxyCodeLine{3175             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3176         \textcolor{keywordflow}{case} 186:}
\DoxyCodeLine{3177             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (186));}
\DoxyCodeLine{3178             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3179         \textcolor{keywordflow}{case} 187:}
\DoxyCodeLine{3180             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (187));}
\DoxyCodeLine{3181             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3182         \textcolor{keywordflow}{case} 188:}
\DoxyCodeLine{3183             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (188));}
\DoxyCodeLine{3184             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3185         \textcolor{keywordflow}{case} 189:}
\DoxyCodeLine{3186             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (189));}
\DoxyCodeLine{3187             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3188         \textcolor{keywordflow}{case} 190:}
\DoxyCodeLine{3189             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (190));}
\DoxyCodeLine{3190             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3191         \textcolor{keywordflow}{case} 191:}
\DoxyCodeLine{3192             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (191));}
\DoxyCodeLine{3193             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3194         \textcolor{keywordflow}{case} 192:}
\DoxyCodeLine{3195             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (192));}
\DoxyCodeLine{3196             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3197         \textcolor{keywordflow}{case} 193:}
\DoxyCodeLine{3198             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (193));}
\DoxyCodeLine{3199             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3200         \textcolor{keywordflow}{case} 194:}
\DoxyCodeLine{3201             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (194));}
\DoxyCodeLine{3202             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3203         \textcolor{keywordflow}{case} 195:}
\DoxyCodeLine{3204             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (195));}
\DoxyCodeLine{3205             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3206         \textcolor{keywordflow}{case} 196:}
\DoxyCodeLine{3207             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (196));}
\DoxyCodeLine{3208             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3209         \textcolor{keywordflow}{case} 197:}
\DoxyCodeLine{3210             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (197));}
\DoxyCodeLine{3211             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3212         \textcolor{keywordflow}{case} 198:}
\DoxyCodeLine{3213             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (198));}
\DoxyCodeLine{3214             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3215         \textcolor{keywordflow}{case} 199:}
\DoxyCodeLine{3216             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (199));}
\DoxyCodeLine{3217             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3218         \textcolor{keywordflow}{case} 200:}
\DoxyCodeLine{3219             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (200));}
\DoxyCodeLine{3220             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3221         \textcolor{keywordflow}{case} 201:}
\DoxyCodeLine{3222             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (201));}
\DoxyCodeLine{3223             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3224         \textcolor{keywordflow}{case} 202:}
\DoxyCodeLine{3225             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (202));}
\DoxyCodeLine{3226             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3227         \textcolor{keywordflow}{case} 203:}
\DoxyCodeLine{3228             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (203));}
\DoxyCodeLine{3229             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3230         \textcolor{keywordflow}{case} 204:}
\DoxyCodeLine{3231             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (204));}
\DoxyCodeLine{3232             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3233         \textcolor{keywordflow}{case} 205:}
\DoxyCodeLine{3234             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (205));}
\DoxyCodeLine{3235             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3236         \textcolor{keywordflow}{case} 206:}
\DoxyCodeLine{3237             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (206));}
\DoxyCodeLine{3238             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3239         \textcolor{keywordflow}{case} 207:}
\DoxyCodeLine{3240             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (207));}
\DoxyCodeLine{3241             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3242         \textcolor{keywordflow}{case} 208:}
\DoxyCodeLine{3243             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (208));}
\DoxyCodeLine{3244             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3245         \textcolor{keywordflow}{case} 209:}
\DoxyCodeLine{3246             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (209));}
\DoxyCodeLine{3247             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3248         \textcolor{keywordflow}{case} 210:}
\DoxyCodeLine{3249             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (210));}
\DoxyCodeLine{3250             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3251         \textcolor{keywordflow}{case} 211:}
\DoxyCodeLine{3252             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (211));}
\DoxyCodeLine{3253             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3254         \textcolor{keywordflow}{case} 212:}
\DoxyCodeLine{3255             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (212));}
\DoxyCodeLine{3256             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3257         \textcolor{keywordflow}{case} 213:}
\DoxyCodeLine{3258             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (213));}
\DoxyCodeLine{3259             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3260         \textcolor{keywordflow}{case} 214:}
\DoxyCodeLine{3261             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (214));}
\DoxyCodeLine{3262             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3263         \textcolor{keywordflow}{case} 215:}
\DoxyCodeLine{3264             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (215));}
\DoxyCodeLine{3265             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3266         \textcolor{keywordflow}{case} 216:}
\DoxyCodeLine{3267             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (216));}
\DoxyCodeLine{3268             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3269         \textcolor{keywordflow}{case} 217:}
\DoxyCodeLine{3270             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (217));}
\DoxyCodeLine{3271             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3272         \textcolor{keywordflow}{case} 218:}
\DoxyCodeLine{3273             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (218));}
\DoxyCodeLine{3274             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3275         \textcolor{keywordflow}{case} 219:}
\DoxyCodeLine{3276             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (219));}
\DoxyCodeLine{3277             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3278         \textcolor{keywordflow}{case} 220:}
\DoxyCodeLine{3279             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (220));}
\DoxyCodeLine{3280             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3281         \textcolor{keywordflow}{case} 221:}
\DoxyCodeLine{3282             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (221));}
\DoxyCodeLine{3283             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3284         \textcolor{keywordflow}{case} 222:}
\DoxyCodeLine{3285             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (222));}
\DoxyCodeLine{3286             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3287         \textcolor{keywordflow}{case} 223:}
\DoxyCodeLine{3288             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (223));}
\DoxyCodeLine{3289             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3290         \textcolor{keywordflow}{case} 224:}
\DoxyCodeLine{3291             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (224));}
\DoxyCodeLine{3292             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3293         \textcolor{keywordflow}{case} 225:}
\DoxyCodeLine{3294             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (225));}
\DoxyCodeLine{3295             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3296         \textcolor{keywordflow}{case} 226:}
\DoxyCodeLine{3297             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (226));}
\DoxyCodeLine{3298             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3299         \textcolor{keywordflow}{case} 227:}
\DoxyCodeLine{3300             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (227));}
\DoxyCodeLine{3301             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3302         \textcolor{keywordflow}{case} 228:}
\DoxyCodeLine{3303             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (228));}
\DoxyCodeLine{3304             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3305         \textcolor{keywordflow}{case} 229:}
\DoxyCodeLine{3306             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (229));}
\DoxyCodeLine{3307             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3308         \textcolor{keywordflow}{case} 230:}
\DoxyCodeLine{3309             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (230));}
\DoxyCodeLine{3310             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3311         \textcolor{keywordflow}{case} 231:}
\DoxyCodeLine{3312             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (231));}
\DoxyCodeLine{3313             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3314         \textcolor{keywordflow}{case} 232:}
\DoxyCodeLine{3315             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (232));}
\DoxyCodeLine{3316             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3317         \textcolor{keywordflow}{case} 233:}
\DoxyCodeLine{3318             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (233));}
\DoxyCodeLine{3319             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3320         \textcolor{keywordflow}{case} 234:}
\DoxyCodeLine{3321             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (234));}
\DoxyCodeLine{3322             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3323         \textcolor{keywordflow}{case} 235:}
\DoxyCodeLine{3324             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (235));}
\DoxyCodeLine{3325             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3326         \textcolor{keywordflow}{case} 236:}
\DoxyCodeLine{3327             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (236));}
\DoxyCodeLine{3328             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3329         \textcolor{keywordflow}{case} 237:}
\DoxyCodeLine{3330             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (237));}
\DoxyCodeLine{3331             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3332         \textcolor{keywordflow}{case} 238:}
\DoxyCodeLine{3333             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (238));}
\DoxyCodeLine{3334             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3335         \textcolor{keywordflow}{case} 239:}
\DoxyCodeLine{3336             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (239));}
\DoxyCodeLine{3337             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3338         \textcolor{keywordflow}{case} 240:}
\DoxyCodeLine{3339             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (240));}
\DoxyCodeLine{3340             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3341         \textcolor{keywordflow}{case} 241:}
\DoxyCodeLine{3342             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (241));}
\DoxyCodeLine{3343             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3344         \textcolor{keywordflow}{case} 242:}
\DoxyCodeLine{3345             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (242));}
\DoxyCodeLine{3346             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3347         \textcolor{keywordflow}{case} 243:}
\DoxyCodeLine{3348             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (243));}
\DoxyCodeLine{3349             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3350         \textcolor{keywordflow}{case} 244:}
\DoxyCodeLine{3351             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (244));}
\DoxyCodeLine{3352             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3353         \textcolor{keywordflow}{case} 245:}
\DoxyCodeLine{3354             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (245));}
\DoxyCodeLine{3355             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3356         \textcolor{keywordflow}{case} 246:}
\DoxyCodeLine{3357             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (246));}
\DoxyCodeLine{3358             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3359         \textcolor{keywordflow}{case} 247:}
\DoxyCodeLine{3360             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (247));}
\DoxyCodeLine{3361             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3362         \textcolor{keywordflow}{case} 248:}
\DoxyCodeLine{3363             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (248));}
\DoxyCodeLine{3364             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3365         \textcolor{keywordflow}{case} 249:}
\DoxyCodeLine{3366             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (249));}
\DoxyCodeLine{3367             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3368         \textcolor{keywordflow}{case} 250:}
\DoxyCodeLine{3369             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (250));}
\DoxyCodeLine{3370             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3371         \textcolor{keywordflow}{case} 251:}
\DoxyCodeLine{3372             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (251));}
\DoxyCodeLine{3373             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3374         \textcolor{keywordflow}{case} 252:}
\DoxyCodeLine{3375             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (252));}
\DoxyCodeLine{3376             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3377         \textcolor{keywordflow}{case} 253:}
\DoxyCodeLine{3378             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (253));}
\DoxyCodeLine{3379             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3380         \textcolor{keywordflow}{case} 254:}
\DoxyCodeLine{3381             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (254));}
\DoxyCodeLine{3382             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3383         \textcolor{keywordflow}{case} 255:}
\DoxyCodeLine{3384             \_\_asm\_\_ \_\_volatile\_\_(\textcolor{stringliteral}{"{}int \%0"{}} :: \textcolor{stringliteral}{"{}i"{}} (255));}
\DoxyCodeLine{3385             \textcolor{keywordflow}{break};}
\DoxyCodeLine{3386     \}}
\DoxyCodeLine{3387 }
\DoxyCodeLine{3388     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_CPU\_RAISE\_INT\_END, 2,}
\DoxyCodeLine{3389                        interrupt\_line, \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0a188fd154c7a72b48eaeac6b03930c186}{OS\_NO\_ERR}});}
\DoxyCodeLine{3390     \textcolor{keywordflow}{return} \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0a188fd154c7a72b48eaeac6b03930c186}{OS\_NO\_ERR}};}
\DoxyCodeLine{3391 \}}

\end{DoxyCode}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=304pt]{x86__64_2src_2cpu_8c_aa751f1c664d608c1d380a37096ebc075_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a43b34e010346446043e35b7836be7aaa}\label{x86__64_2src_2cpu_8c_a43b34e010346446043e35b7836be7aaa}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_0@{interrupt\_handler\_0}}
\index{interrupt\_handler\_0@{interrupt\_handler\_0}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_0()}{interrupt\_handler\_0()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+0 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 0. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aaa0d1c3fa5553012fa513c3323e1b887}\label{x86__64_2src_2cpu_8c_aaa0d1c3fa5553012fa513c3323e1b887}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_1@{interrupt\_handler\_1}}
\index{interrupt\_handler\_1@{interrupt\_handler\_1}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_1()}{interrupt\_handler\_1()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+1 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 1. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab8168b58edea58df6bb402936705e67f}\label{x86__64_2src_2cpu_8c_ab8168b58edea58df6bb402936705e67f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_10@{interrupt\_handler\_10}}
\index{interrupt\_handler\_10@{interrupt\_handler\_10}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_10()}{interrupt\_handler\_10()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+10 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 10. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a88e485960464d705ad88646e0c88ff99}\label{x86__64_2src_2cpu_8c_a88e485960464d705ad88646e0c88ff99}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_100@{interrupt\_handler\_100}}
\index{interrupt\_handler\_100@{interrupt\_handler\_100}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_100()}{interrupt\_handler\_100()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+100 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 100. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a56a65d7157dddd843e1d3bb329858603}\label{x86__64_2src_2cpu_8c_a56a65d7157dddd843e1d3bb329858603}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_101@{interrupt\_handler\_101}}
\index{interrupt\_handler\_101@{interrupt\_handler\_101}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_101()}{interrupt\_handler\_101()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+101 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 101. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_add63b604a7ffe3ac4302a9d7d7907405}\label{x86__64_2src_2cpu_8c_add63b604a7ffe3ac4302a9d7d7907405}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_102@{interrupt\_handler\_102}}
\index{interrupt\_handler\_102@{interrupt\_handler\_102}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_102()}{interrupt\_handler\_102()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+102 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 102. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a14be49483f026dfd65ae669b0cb283fb}\label{x86__64_2src_2cpu_8c_a14be49483f026dfd65ae669b0cb283fb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_103@{interrupt\_handler\_103}}
\index{interrupt\_handler\_103@{interrupt\_handler\_103}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_103()}{interrupt\_handler\_103()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+103 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 103. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_abd48952631cf12486cce26f01f5e0ad1}\label{x86__64_2src_2cpu_8c_abd48952631cf12486cce26f01f5e0ad1}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_104@{interrupt\_handler\_104}}
\index{interrupt\_handler\_104@{interrupt\_handler\_104}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_104()}{interrupt\_handler\_104()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+104 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 104. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9a7adf436ebeaeb7aa6eb110636a8cf7}\label{x86__64_2src_2cpu_8c_a9a7adf436ebeaeb7aa6eb110636a8cf7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_105@{interrupt\_handler\_105}}
\index{interrupt\_handler\_105@{interrupt\_handler\_105}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_105()}{interrupt\_handler\_105()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+105 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 105. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a79716b66c72580e0df2ccd17ac3ff946}\label{x86__64_2src_2cpu_8c_a79716b66c72580e0df2ccd17ac3ff946}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_106@{interrupt\_handler\_106}}
\index{interrupt\_handler\_106@{interrupt\_handler\_106}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_106()}{interrupt\_handler\_106()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+106 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 106. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae3ac41b420b09188ac7a970176e7b8ff}\label{x86__64_2src_2cpu_8c_ae3ac41b420b09188ac7a970176e7b8ff}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_107@{interrupt\_handler\_107}}
\index{interrupt\_handler\_107@{interrupt\_handler\_107}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_107()}{interrupt\_handler\_107()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+107 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 107. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4f5b7ee18cd3fc98fdf77474c76a6f4f}\label{x86__64_2src_2cpu_8c_a4f5b7ee18cd3fc98fdf77474c76a6f4f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_108@{interrupt\_handler\_108}}
\index{interrupt\_handler\_108@{interrupt\_handler\_108}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_108()}{interrupt\_handler\_108()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+108 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 108. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_accddc016e231752e85e82d6dc12881f9}\label{x86__64_2src_2cpu_8c_accddc016e231752e85e82d6dc12881f9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_109@{interrupt\_handler\_109}}
\index{interrupt\_handler\_109@{interrupt\_handler\_109}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_109()}{interrupt\_handler\_109()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+109 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 109. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4ee7baba233e4aff1c4a96dad6e68cd9}\label{x86__64_2src_2cpu_8c_a4ee7baba233e4aff1c4a96dad6e68cd9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_11@{interrupt\_handler\_11}}
\index{interrupt\_handler\_11@{interrupt\_handler\_11}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_11()}{interrupt\_handler\_11()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+11 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 11. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3cac60929edf97ab0e9081ff684c40bb}\label{x86__64_2src_2cpu_8c_a3cac60929edf97ab0e9081ff684c40bb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_110@{interrupt\_handler\_110}}
\index{interrupt\_handler\_110@{interrupt\_handler\_110}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_110()}{interrupt\_handler\_110()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+110 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 110. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae420820c2b0179510cc164e867354b4c}\label{x86__64_2src_2cpu_8c_ae420820c2b0179510cc164e867354b4c}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_111@{interrupt\_handler\_111}}
\index{interrupt\_handler\_111@{interrupt\_handler\_111}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_111()}{interrupt\_handler\_111()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+111 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 111. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afb942a588f94752b76088c4610db1c6b}\label{x86__64_2src_2cpu_8c_afb942a588f94752b76088c4610db1c6b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_112@{interrupt\_handler\_112}}
\index{interrupt\_handler\_112@{interrupt\_handler\_112}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_112()}{interrupt\_handler\_112()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+112 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 112. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a244dd8c81140b4483c0ea498f825b386}\label{x86__64_2src_2cpu_8c_a244dd8c81140b4483c0ea498f825b386}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_113@{interrupt\_handler\_113}}
\index{interrupt\_handler\_113@{interrupt\_handler\_113}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_113()}{interrupt\_handler\_113()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+113 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 113. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af78ec9ac4f9636fe78c3fbebe993d5f4}\label{x86__64_2src_2cpu_8c_af78ec9ac4f9636fe78c3fbebe993d5f4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_114@{interrupt\_handler\_114}}
\index{interrupt\_handler\_114@{interrupt\_handler\_114}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_114()}{interrupt\_handler\_114()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+114 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 114. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a91497b8b4a2ff83106b034a6bb8dc577}\label{x86__64_2src_2cpu_8c_a91497b8b4a2ff83106b034a6bb8dc577}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_115@{interrupt\_handler\_115}}
\index{interrupt\_handler\_115@{interrupt\_handler\_115}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_115()}{interrupt\_handler\_115()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+115 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 115. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2c8ae1a172ca5b3e4d87de29d8067701}\label{x86__64_2src_2cpu_8c_a2c8ae1a172ca5b3e4d87de29d8067701}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_116@{interrupt\_handler\_116}}
\index{interrupt\_handler\_116@{interrupt\_handler\_116}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_116()}{interrupt\_handler\_116()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+116 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 116. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a127270aeea8c3eca32ff726e9afd03f4}\label{x86__64_2src_2cpu_8c_a127270aeea8c3eca32ff726e9afd03f4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_117@{interrupt\_handler\_117}}
\index{interrupt\_handler\_117@{interrupt\_handler\_117}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_117()}{interrupt\_handler\_117()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+117 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 117. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6380a2f8956d6d8835b42a46d0ba185b}\label{x86__64_2src_2cpu_8c_a6380a2f8956d6d8835b42a46d0ba185b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_118@{interrupt\_handler\_118}}
\index{interrupt\_handler\_118@{interrupt\_handler\_118}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_118()}{interrupt\_handler\_118()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+118 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 118. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a101e4fc7b42bc8be24e12743e054352e}\label{x86__64_2src_2cpu_8c_a101e4fc7b42bc8be24e12743e054352e}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_119@{interrupt\_handler\_119}}
\index{interrupt\_handler\_119@{interrupt\_handler\_119}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_119()}{interrupt\_handler\_119()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+119 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 119. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afe2632e7657960a7548d574432d5baee}\label{x86__64_2src_2cpu_8c_afe2632e7657960a7548d574432d5baee}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_12@{interrupt\_handler\_12}}
\index{interrupt\_handler\_12@{interrupt\_handler\_12}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_12()}{interrupt\_handler\_12()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+12 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 12. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0984b3542cd6b1ee513ec3f5347a144a}\label{x86__64_2src_2cpu_8c_a0984b3542cd6b1ee513ec3f5347a144a}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_120@{interrupt\_handler\_120}}
\index{interrupt\_handler\_120@{interrupt\_handler\_120}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_120()}{interrupt\_handler\_120()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+120 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 120. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6cac07c3d9ef267d94e21f5e16426160}\label{x86__64_2src_2cpu_8c_a6cac07c3d9ef267d94e21f5e16426160}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_121@{interrupt\_handler\_121}}
\index{interrupt\_handler\_121@{interrupt\_handler\_121}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_121()}{interrupt\_handler\_121()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+121 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 121. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4ee3c57fde545dd60be376cd81272ee2}\label{x86__64_2src_2cpu_8c_a4ee3c57fde545dd60be376cd81272ee2}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_122@{interrupt\_handler\_122}}
\index{interrupt\_handler\_122@{interrupt\_handler\_122}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_122()}{interrupt\_handler\_122()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+122 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 122. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aef6cb88864890df9e1be1f4058445ebf}\label{x86__64_2src_2cpu_8c_aef6cb88864890df9e1be1f4058445ebf}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_123@{interrupt\_handler\_123}}
\index{interrupt\_handler\_123@{interrupt\_handler\_123}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_123()}{interrupt\_handler\_123()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+123 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 123. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a11992c1b55f03d5bf819c4021de7dc7e}\label{x86__64_2src_2cpu_8c_a11992c1b55f03d5bf819c4021de7dc7e}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_124@{interrupt\_handler\_124}}
\index{interrupt\_handler\_124@{interrupt\_handler\_124}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_124()}{interrupt\_handler\_124()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+124 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 124. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae03292365c7f2f2e3dab16180afaa402}\label{x86__64_2src_2cpu_8c_ae03292365c7f2f2e3dab16180afaa402}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_125@{interrupt\_handler\_125}}
\index{interrupt\_handler\_125@{interrupt\_handler\_125}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_125()}{interrupt\_handler\_125()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+125 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 125. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7429fc7985ba2194151ba82960346639}\label{x86__64_2src_2cpu_8c_a7429fc7985ba2194151ba82960346639}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_126@{interrupt\_handler\_126}}
\index{interrupt\_handler\_126@{interrupt\_handler\_126}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_126()}{interrupt\_handler\_126()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+126 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 126. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aeb7cc6c85bdec7ce718c4679de817162}\label{x86__64_2src_2cpu_8c_aeb7cc6c85bdec7ce718c4679de817162}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_127@{interrupt\_handler\_127}}
\index{interrupt\_handler\_127@{interrupt\_handler\_127}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_127()}{interrupt\_handler\_127()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+127 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 127. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a5c85070ae2c380c12fb3dbc0d5a5af86}\label{x86__64_2src_2cpu_8c_a5c85070ae2c380c12fb3dbc0d5a5af86}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_128@{interrupt\_handler\_128}}
\index{interrupt\_handler\_128@{interrupt\_handler\_128}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_128()}{interrupt\_handler\_128()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+128 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 128. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6669c62c134f93614311a32892d0a4e1}\label{x86__64_2src_2cpu_8c_a6669c62c134f93614311a32892d0a4e1}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_129@{interrupt\_handler\_129}}
\index{interrupt\_handler\_129@{interrupt\_handler\_129}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_129()}{interrupt\_handler\_129()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+129 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 129. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7615969931a2800e19627f6c97090c31}\label{x86__64_2src_2cpu_8c_a7615969931a2800e19627f6c97090c31}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_13@{interrupt\_handler\_13}}
\index{interrupt\_handler\_13@{interrupt\_handler\_13}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_13()}{interrupt\_handler\_13()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+13 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 13. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2b82d7bbf264c8b0fafcb4c8cbfd49f1}\label{x86__64_2src_2cpu_8c_a2b82d7bbf264c8b0fafcb4c8cbfd49f1}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_130@{interrupt\_handler\_130}}
\index{interrupt\_handler\_130@{interrupt\_handler\_130}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_130()}{interrupt\_handler\_130()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+130 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 130. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a83cb766aca09e935d61f42a5181a7696}\label{x86__64_2src_2cpu_8c_a83cb766aca09e935d61f42a5181a7696}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_131@{interrupt\_handler\_131}}
\index{interrupt\_handler\_131@{interrupt\_handler\_131}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_131()}{interrupt\_handler\_131()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+131 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 131. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae97e1bcce320e8c9913111f96cde83bb}\label{x86__64_2src_2cpu_8c_ae97e1bcce320e8c9913111f96cde83bb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_132@{interrupt\_handler\_132}}
\index{interrupt\_handler\_132@{interrupt\_handler\_132}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_132()}{interrupt\_handler\_132()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+132 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 132. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1ae4b675d93fd4835c14e960d9da1d02}\label{x86__64_2src_2cpu_8c_a1ae4b675d93fd4835c14e960d9da1d02}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_133@{interrupt\_handler\_133}}
\index{interrupt\_handler\_133@{interrupt\_handler\_133}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_133()}{interrupt\_handler\_133()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+133 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 133. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aaf75eb6e2b8f27f630f2bf4cc1d08a1b}\label{x86__64_2src_2cpu_8c_aaf75eb6e2b8f27f630f2bf4cc1d08a1b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_134@{interrupt\_handler\_134}}
\index{interrupt\_handler\_134@{interrupt\_handler\_134}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_134()}{interrupt\_handler\_134()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+134 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 134. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aaf3d1e78704c011e99e1bb4e0854b4d9}\label{x86__64_2src_2cpu_8c_aaf3d1e78704c011e99e1bb4e0854b4d9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_135@{interrupt\_handler\_135}}
\index{interrupt\_handler\_135@{interrupt\_handler\_135}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_135()}{interrupt\_handler\_135()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+135 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 135. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1d3ad3d7ce54acc1de4d6bcdf7047815}\label{x86__64_2src_2cpu_8c_a1d3ad3d7ce54acc1de4d6bcdf7047815}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_136@{interrupt\_handler\_136}}
\index{interrupt\_handler\_136@{interrupt\_handler\_136}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_136()}{interrupt\_handler\_136()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+136 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 136. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a227e97d0771157cc53f50b5fbc5295c2}\label{x86__64_2src_2cpu_8c_a227e97d0771157cc53f50b5fbc5295c2}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_137@{interrupt\_handler\_137}}
\index{interrupt\_handler\_137@{interrupt\_handler\_137}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_137()}{interrupt\_handler\_137()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+137 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 137. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a73a20dc2d4f9ac75d9af4283e6a17d0a}\label{x86__64_2src_2cpu_8c_a73a20dc2d4f9ac75d9af4283e6a17d0a}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_138@{interrupt\_handler\_138}}
\index{interrupt\_handler\_138@{interrupt\_handler\_138}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_138()}{interrupt\_handler\_138()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+138 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 138. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3ba37ac21826201404792c1d43ebd5d4}\label{x86__64_2src_2cpu_8c_a3ba37ac21826201404792c1d43ebd5d4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_139@{interrupt\_handler\_139}}
\index{interrupt\_handler\_139@{interrupt\_handler\_139}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_139()}{interrupt\_handler\_139()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+139 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 139. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a118ac4236854fbe879353c12817d5582}\label{x86__64_2src_2cpu_8c_a118ac4236854fbe879353c12817d5582}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_14@{interrupt\_handler\_14}}
\index{interrupt\_handler\_14@{interrupt\_handler\_14}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_14()}{interrupt\_handler\_14()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+14 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 14. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3c1fa3df5285bb54ed1f24784b36b44b}\label{x86__64_2src_2cpu_8c_a3c1fa3df5285bb54ed1f24784b36b44b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_140@{interrupt\_handler\_140}}
\index{interrupt\_handler\_140@{interrupt\_handler\_140}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_140()}{interrupt\_handler\_140()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+140 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 140. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a19c75fab36f9f24f02944c50cf6156f8}\label{x86__64_2src_2cpu_8c_a19c75fab36f9f24f02944c50cf6156f8}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_141@{interrupt\_handler\_141}}
\index{interrupt\_handler\_141@{interrupt\_handler\_141}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_141()}{interrupt\_handler\_141()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+141 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 141. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a33ca6ec0f9dcbdeb0db34fc02d044685}\label{x86__64_2src_2cpu_8c_a33ca6ec0f9dcbdeb0db34fc02d044685}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_142@{interrupt\_handler\_142}}
\index{interrupt\_handler\_142@{interrupt\_handler\_142}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_142()}{interrupt\_handler\_142()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+142 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 142. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afb781595dc7aff2a6d6450bfb750cd16}\label{x86__64_2src_2cpu_8c_afb781595dc7aff2a6d6450bfb750cd16}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_143@{interrupt\_handler\_143}}
\index{interrupt\_handler\_143@{interrupt\_handler\_143}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_143()}{interrupt\_handler\_143()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+143 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 143. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab31579ec6e66dd3b5545e68d4c9171fb}\label{x86__64_2src_2cpu_8c_ab31579ec6e66dd3b5545e68d4c9171fb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_144@{interrupt\_handler\_144}}
\index{interrupt\_handler\_144@{interrupt\_handler\_144}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_144()}{interrupt\_handler\_144()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+144 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 144. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6142ece789361de03c27695caba4b2d1}\label{x86__64_2src_2cpu_8c_a6142ece789361de03c27695caba4b2d1}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_145@{interrupt\_handler\_145}}
\index{interrupt\_handler\_145@{interrupt\_handler\_145}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_145()}{interrupt\_handler\_145()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+145 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 145. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a5c8db557dcee47f98cf6786cffce22e6}\label{x86__64_2src_2cpu_8c_a5c8db557dcee47f98cf6786cffce22e6}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_146@{interrupt\_handler\_146}}
\index{interrupt\_handler\_146@{interrupt\_handler\_146}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_146()}{interrupt\_handler\_146()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+146 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 146. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad40efad2abfa50858bfa2ee6d3e96e6e}\label{x86__64_2src_2cpu_8c_ad40efad2abfa50858bfa2ee6d3e96e6e}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_147@{interrupt\_handler\_147}}
\index{interrupt\_handler\_147@{interrupt\_handler\_147}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_147()}{interrupt\_handler\_147()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+147 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 147. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3c24d74892cafbf5b465bdb3f0373c4f}\label{x86__64_2src_2cpu_8c_a3c24d74892cafbf5b465bdb3f0373c4f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_148@{interrupt\_handler\_148}}
\index{interrupt\_handler\_148@{interrupt\_handler\_148}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_148()}{interrupt\_handler\_148()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+148 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 148. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a77a44b06203598e9ecf5e72cc162392f}\label{x86__64_2src_2cpu_8c_a77a44b06203598e9ecf5e72cc162392f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_149@{interrupt\_handler\_149}}
\index{interrupt\_handler\_149@{interrupt\_handler\_149}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_149()}{interrupt\_handler\_149()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+149 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 149. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_adf7c6ec9e458e494a7bbe5454157a451}\label{x86__64_2src_2cpu_8c_adf7c6ec9e458e494a7bbe5454157a451}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_15@{interrupt\_handler\_15}}
\index{interrupt\_handler\_15@{interrupt\_handler\_15}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_15()}{interrupt\_handler\_15()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+15 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 15. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2c7e7b96967fb27bfe0f1528c7ad45b7}\label{x86__64_2src_2cpu_8c_a2c7e7b96967fb27bfe0f1528c7ad45b7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_150@{interrupt\_handler\_150}}
\index{interrupt\_handler\_150@{interrupt\_handler\_150}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_150()}{interrupt\_handler\_150()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+150 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 150. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a488c8aec15656a97a268a4cf125f5034}\label{x86__64_2src_2cpu_8c_a488c8aec15656a97a268a4cf125f5034}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_151@{interrupt\_handler\_151}}
\index{interrupt\_handler\_151@{interrupt\_handler\_151}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_151()}{interrupt\_handler\_151()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+151 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 151. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af9b1ea2f00b79973338430c716021c6b}\label{x86__64_2src_2cpu_8c_af9b1ea2f00b79973338430c716021c6b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_152@{interrupt\_handler\_152}}
\index{interrupt\_handler\_152@{interrupt\_handler\_152}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_152()}{interrupt\_handler\_152()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+152 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 152. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1493538a2551f3e08f0ae526b74e792e}\label{x86__64_2src_2cpu_8c_a1493538a2551f3e08f0ae526b74e792e}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_153@{interrupt\_handler\_153}}
\index{interrupt\_handler\_153@{interrupt\_handler\_153}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_153()}{interrupt\_handler\_153()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+153 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 153. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad6a379ce589f9f6db2574c9f2ade8b52}\label{x86__64_2src_2cpu_8c_ad6a379ce589f9f6db2574c9f2ade8b52}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_154@{interrupt\_handler\_154}}
\index{interrupt\_handler\_154@{interrupt\_handler\_154}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_154()}{interrupt\_handler\_154()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+154 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 154. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9a39d31be1721ce4c7152dde15602ba4}\label{x86__64_2src_2cpu_8c_a9a39d31be1721ce4c7152dde15602ba4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_155@{interrupt\_handler\_155}}
\index{interrupt\_handler\_155@{interrupt\_handler\_155}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_155()}{interrupt\_handler\_155()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+155 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 155. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3f0c01091ca30640b47a0870ebd05510}\label{x86__64_2src_2cpu_8c_a3f0c01091ca30640b47a0870ebd05510}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_156@{interrupt\_handler\_156}}
\index{interrupt\_handler\_156@{interrupt\_handler\_156}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_156()}{interrupt\_handler\_156()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+156 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 156. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0aa966a31a30c0588ca12f237aaab892}\label{x86__64_2src_2cpu_8c_a0aa966a31a30c0588ca12f237aaab892}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_157@{interrupt\_handler\_157}}
\index{interrupt\_handler\_157@{interrupt\_handler\_157}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_157()}{interrupt\_handler\_157()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+157 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 157. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a85f5f8f8c910daad79a0b03c11f45bed}\label{x86__64_2src_2cpu_8c_a85f5f8f8c910daad79a0b03c11f45bed}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_158@{interrupt\_handler\_158}}
\index{interrupt\_handler\_158@{interrupt\_handler\_158}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_158()}{interrupt\_handler\_158()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+158 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 158. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a04386a13838930ab3aa1b2aab33fbaa2}\label{x86__64_2src_2cpu_8c_a04386a13838930ab3aa1b2aab33fbaa2}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_159@{interrupt\_handler\_159}}
\index{interrupt\_handler\_159@{interrupt\_handler\_159}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_159()}{interrupt\_handler\_159()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+159 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 159. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a546360384b8b6f9ee11fa3f04db48728}\label{x86__64_2src_2cpu_8c_a546360384b8b6f9ee11fa3f04db48728}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_16@{interrupt\_handler\_16}}
\index{interrupt\_handler\_16@{interrupt\_handler\_16}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_16()}{interrupt\_handler\_16()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+16 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 16. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1820146399026a09a9ca2cb7dfbf9339}\label{x86__64_2src_2cpu_8c_a1820146399026a09a9ca2cb7dfbf9339}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_160@{interrupt\_handler\_160}}
\index{interrupt\_handler\_160@{interrupt\_handler\_160}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_160()}{interrupt\_handler\_160()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+160 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 160. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa886ce8b912082ce5be667c30924785c}\label{x86__64_2src_2cpu_8c_aa886ce8b912082ce5be667c30924785c}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_161@{interrupt\_handler\_161}}
\index{interrupt\_handler\_161@{interrupt\_handler\_161}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_161()}{interrupt\_handler\_161()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+161 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 161. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a197a683e5f2e78a441ae3a7f2a24382b}\label{x86__64_2src_2cpu_8c_a197a683e5f2e78a441ae3a7f2a24382b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_162@{interrupt\_handler\_162}}
\index{interrupt\_handler\_162@{interrupt\_handler\_162}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_162()}{interrupt\_handler\_162()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+162 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 162. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aeca3d30a414afb924cef41942b515ee9}\label{x86__64_2src_2cpu_8c_aeca3d30a414afb924cef41942b515ee9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_163@{interrupt\_handler\_163}}
\index{interrupt\_handler\_163@{interrupt\_handler\_163}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_163()}{interrupt\_handler\_163()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+163 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 163. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7fe9ae2e79ac92db3e03bd74d7aa28a4}\label{x86__64_2src_2cpu_8c_a7fe9ae2e79ac92db3e03bd74d7aa28a4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_164@{interrupt\_handler\_164}}
\index{interrupt\_handler\_164@{interrupt\_handler\_164}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_164()}{interrupt\_handler\_164()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+164 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 164. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac4ce857806158eafc70c0e639c4f3c72}\label{x86__64_2src_2cpu_8c_ac4ce857806158eafc70c0e639c4f3c72}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_165@{interrupt\_handler\_165}}
\index{interrupt\_handler\_165@{interrupt\_handler\_165}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_165()}{interrupt\_handler\_165()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+165 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 165. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9e8cbffd73fd76e52f82d70ba06a2b85}\label{x86__64_2src_2cpu_8c_a9e8cbffd73fd76e52f82d70ba06a2b85}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_166@{interrupt\_handler\_166}}
\index{interrupt\_handler\_166@{interrupt\_handler\_166}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_166()}{interrupt\_handler\_166()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+166 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 166. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a69d10221ad3c492d3af0d36416209549}\label{x86__64_2src_2cpu_8c_a69d10221ad3c492d3af0d36416209549}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_167@{interrupt\_handler\_167}}
\index{interrupt\_handler\_167@{interrupt\_handler\_167}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_167()}{interrupt\_handler\_167()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+167 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 167. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4f86a9c922f63f84a49fcede49fe689f}\label{x86__64_2src_2cpu_8c_a4f86a9c922f63f84a49fcede49fe689f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_168@{interrupt\_handler\_168}}
\index{interrupt\_handler\_168@{interrupt\_handler\_168}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_168()}{interrupt\_handler\_168()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+168 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 168. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae1846d7eb28cae01010f8ddbd97ec2e6}\label{x86__64_2src_2cpu_8c_ae1846d7eb28cae01010f8ddbd97ec2e6}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_169@{interrupt\_handler\_169}}
\index{interrupt\_handler\_169@{interrupt\_handler\_169}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_169()}{interrupt\_handler\_169()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+169 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 169. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a91a9d111654bdddfbebdb8678588770a}\label{x86__64_2src_2cpu_8c_a91a9d111654bdddfbebdb8678588770a}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_17@{interrupt\_handler\_17}}
\index{interrupt\_handler\_17@{interrupt\_handler\_17}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_17()}{interrupt\_handler\_17()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+17 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 17. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a74c513eb18c6180f143ec36002b9b635}\label{x86__64_2src_2cpu_8c_a74c513eb18c6180f143ec36002b9b635}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_170@{interrupt\_handler\_170}}
\index{interrupt\_handler\_170@{interrupt\_handler\_170}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_170()}{interrupt\_handler\_170()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+170 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 170. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2c6d401758d12fad82efecd525886324}\label{x86__64_2src_2cpu_8c_a2c6d401758d12fad82efecd525886324}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_171@{interrupt\_handler\_171}}
\index{interrupt\_handler\_171@{interrupt\_handler\_171}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_171()}{interrupt\_handler\_171()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+171 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 171. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7588d5b1a9414a22e9a8fb8e396af8cb}\label{x86__64_2src_2cpu_8c_a7588d5b1a9414a22e9a8fb8e396af8cb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_172@{interrupt\_handler\_172}}
\index{interrupt\_handler\_172@{interrupt\_handler\_172}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_172()}{interrupt\_handler\_172()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+172 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 172. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_abfc4a4b56d937d477564b293a5915102}\label{x86__64_2src_2cpu_8c_abfc4a4b56d937d477564b293a5915102}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_173@{interrupt\_handler\_173}}
\index{interrupt\_handler\_173@{interrupt\_handler\_173}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_173()}{interrupt\_handler\_173()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+173 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 173. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab72bf6c7c94a9b9b01e72867e1115b3e}\label{x86__64_2src_2cpu_8c_ab72bf6c7c94a9b9b01e72867e1115b3e}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_174@{interrupt\_handler\_174}}
\index{interrupt\_handler\_174@{interrupt\_handler\_174}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_174()}{interrupt\_handler\_174()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+174 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 174. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7d4402d47d74b50b01c945a1a951b4df}\label{x86__64_2src_2cpu_8c_a7d4402d47d74b50b01c945a1a951b4df}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_175@{interrupt\_handler\_175}}
\index{interrupt\_handler\_175@{interrupt\_handler\_175}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_175()}{interrupt\_handler\_175()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+175 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 175. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6999a5d13e42f66d89e767c0ca581710}\label{x86__64_2src_2cpu_8c_a6999a5d13e42f66d89e767c0ca581710}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_176@{interrupt\_handler\_176}}
\index{interrupt\_handler\_176@{interrupt\_handler\_176}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_176()}{interrupt\_handler\_176()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+176 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 176. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afd8d641c3b222fdd8608c2e2608603ad}\label{x86__64_2src_2cpu_8c_afd8d641c3b222fdd8608c2e2608603ad}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_177@{interrupt\_handler\_177}}
\index{interrupt\_handler\_177@{interrupt\_handler\_177}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_177()}{interrupt\_handler\_177()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+177 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 177. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af833faafd0f472ddaf285f88b850a8d4}\label{x86__64_2src_2cpu_8c_af833faafd0f472ddaf285f88b850a8d4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_178@{interrupt\_handler\_178}}
\index{interrupt\_handler\_178@{interrupt\_handler\_178}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_178()}{interrupt\_handler\_178()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+178 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 178. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a425ffdba3ebe0bc378f0a587996fd708}\label{x86__64_2src_2cpu_8c_a425ffdba3ebe0bc378f0a587996fd708}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_179@{interrupt\_handler\_179}}
\index{interrupt\_handler\_179@{interrupt\_handler\_179}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_179()}{interrupt\_handler\_179()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+179 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 179. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afb3b70c635c323f214bb3e9cf72a5d4f}\label{x86__64_2src_2cpu_8c_afb3b70c635c323f214bb3e9cf72a5d4f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_18@{interrupt\_handler\_18}}
\index{interrupt\_handler\_18@{interrupt\_handler\_18}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_18()}{interrupt\_handler\_18()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+18 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 18. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a98d16774a930dc8d5b509459a05b6da6}\label{x86__64_2src_2cpu_8c_a98d16774a930dc8d5b509459a05b6da6}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_180@{interrupt\_handler\_180}}
\index{interrupt\_handler\_180@{interrupt\_handler\_180}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_180()}{interrupt\_handler\_180()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+180 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 180. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae73e0dff221e6270d3f7a4455ce543df}\label{x86__64_2src_2cpu_8c_ae73e0dff221e6270d3f7a4455ce543df}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_181@{interrupt\_handler\_181}}
\index{interrupt\_handler\_181@{interrupt\_handler\_181}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_181()}{interrupt\_handler\_181()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+181 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 181. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a32613fce9677d195087b644ec6360324}\label{x86__64_2src_2cpu_8c_a32613fce9677d195087b644ec6360324}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_182@{interrupt\_handler\_182}}
\index{interrupt\_handler\_182@{interrupt\_handler\_182}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_182()}{interrupt\_handler\_182()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+182 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 182. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac602e6b39fb0c37a0289f06b0098a998}\label{x86__64_2src_2cpu_8c_ac602e6b39fb0c37a0289f06b0098a998}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_183@{interrupt\_handler\_183}}
\index{interrupt\_handler\_183@{interrupt\_handler\_183}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_183()}{interrupt\_handler\_183()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+183 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 183. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aca5bfbe93b81ba978df7f7c730bb35fd}\label{x86__64_2src_2cpu_8c_aca5bfbe93b81ba978df7f7c730bb35fd}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_184@{interrupt\_handler\_184}}
\index{interrupt\_handler\_184@{interrupt\_handler\_184}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_184()}{interrupt\_handler\_184()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+184 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 184. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6271315feacb566ed26f25b1ad2909a7}\label{x86__64_2src_2cpu_8c_a6271315feacb566ed26f25b1ad2909a7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_185@{interrupt\_handler\_185}}
\index{interrupt\_handler\_185@{interrupt\_handler\_185}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_185()}{interrupt\_handler\_185()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+185 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 185. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a89b7ab603732e6a1898cf0ec97a12d50}\label{x86__64_2src_2cpu_8c_a89b7ab603732e6a1898cf0ec97a12d50}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_186@{interrupt\_handler\_186}}
\index{interrupt\_handler\_186@{interrupt\_handler\_186}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_186()}{interrupt\_handler\_186()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+186 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 186. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8f61ca6000e35c1ac5fe4df261f3273e}\label{x86__64_2src_2cpu_8c_a8f61ca6000e35c1ac5fe4df261f3273e}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_187@{interrupt\_handler\_187}}
\index{interrupt\_handler\_187@{interrupt\_handler\_187}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_187()}{interrupt\_handler\_187()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+187 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 187. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a58b5d39b2af7d5af9b6f8f64019781d3}\label{x86__64_2src_2cpu_8c_a58b5d39b2af7d5af9b6f8f64019781d3}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_188@{interrupt\_handler\_188}}
\index{interrupt\_handler\_188@{interrupt\_handler\_188}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_188()}{interrupt\_handler\_188()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+188 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 188. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a150f07d61d9c59a8966841706802b0cc}\label{x86__64_2src_2cpu_8c_a150f07d61d9c59a8966841706802b0cc}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_189@{interrupt\_handler\_189}}
\index{interrupt\_handler\_189@{interrupt\_handler\_189}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_189()}{interrupt\_handler\_189()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+189 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 189. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad15538d51b0c4301e5b8cbe83c823df8}\label{x86__64_2src_2cpu_8c_ad15538d51b0c4301e5b8cbe83c823df8}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_19@{interrupt\_handler\_19}}
\index{interrupt\_handler\_19@{interrupt\_handler\_19}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_19()}{interrupt\_handler\_19()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+19 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 19. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a700db4a403868b0951423897e37622ed}\label{x86__64_2src_2cpu_8c_a700db4a403868b0951423897e37622ed}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_190@{interrupt\_handler\_190}}
\index{interrupt\_handler\_190@{interrupt\_handler\_190}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_190()}{interrupt\_handler\_190()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+190 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 190. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4c66da75b1d76445ff18b0003d2d2ed7}\label{x86__64_2src_2cpu_8c_a4c66da75b1d76445ff18b0003d2d2ed7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_191@{interrupt\_handler\_191}}
\index{interrupt\_handler\_191@{interrupt\_handler\_191}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_191()}{interrupt\_handler\_191()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+191 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 191. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6b7fccb5b6b333ad46e9c50d46c14add}\label{x86__64_2src_2cpu_8c_a6b7fccb5b6b333ad46e9c50d46c14add}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_192@{interrupt\_handler\_192}}
\index{interrupt\_handler\_192@{interrupt\_handler\_192}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_192()}{interrupt\_handler\_192()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+192 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 192. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a138cad816150f498e5ec5ef93db32a1b}\label{x86__64_2src_2cpu_8c_a138cad816150f498e5ec5ef93db32a1b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_193@{interrupt\_handler\_193}}
\index{interrupt\_handler\_193@{interrupt\_handler\_193}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_193()}{interrupt\_handler\_193()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+193 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 193. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ada47c2dbb249c03477255bcaccac0362}\label{x86__64_2src_2cpu_8c_ada47c2dbb249c03477255bcaccac0362}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_194@{interrupt\_handler\_194}}
\index{interrupt\_handler\_194@{interrupt\_handler\_194}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_194()}{interrupt\_handler\_194()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+194 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 194. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad3f8c5be90ef5c896e1c360669c79d2d}\label{x86__64_2src_2cpu_8c_ad3f8c5be90ef5c896e1c360669c79d2d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_195@{interrupt\_handler\_195}}
\index{interrupt\_handler\_195@{interrupt\_handler\_195}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_195()}{interrupt\_handler\_195()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+195 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 195. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afad6dd9a3803c2555b6b490385510cc5}\label{x86__64_2src_2cpu_8c_afad6dd9a3803c2555b6b490385510cc5}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_196@{interrupt\_handler\_196}}
\index{interrupt\_handler\_196@{interrupt\_handler\_196}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_196()}{interrupt\_handler\_196()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+196 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 196. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_acfcd3af5676783e71663b3aa59af4892}\label{x86__64_2src_2cpu_8c_acfcd3af5676783e71663b3aa59af4892}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_197@{interrupt\_handler\_197}}
\index{interrupt\_handler\_197@{interrupt\_handler\_197}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_197()}{interrupt\_handler\_197()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+197 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 197. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a5bf33e53a2f7f7b8de8e6bcd5f667cc9}\label{x86__64_2src_2cpu_8c_a5bf33e53a2f7f7b8de8e6bcd5f667cc9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_198@{interrupt\_handler\_198}}
\index{interrupt\_handler\_198@{interrupt\_handler\_198}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_198()}{interrupt\_handler\_198()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+198 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 198. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9cc8db29f63fbcad5326050b09a7e74c}\label{x86__64_2src_2cpu_8c_a9cc8db29f63fbcad5326050b09a7e74c}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_199@{interrupt\_handler\_199}}
\index{interrupt\_handler\_199@{interrupt\_handler\_199}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_199()}{interrupt\_handler\_199()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+199 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 199. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab594ae9e5df33e8ce977ecc38aaa2687}\label{x86__64_2src_2cpu_8c_ab594ae9e5df33e8ce977ecc38aaa2687}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_2@{interrupt\_handler\_2}}
\index{interrupt\_handler\_2@{interrupt\_handler\_2}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_2()}{interrupt\_handler\_2()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+2 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 2. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab69188cf232400c32abe9a387fa5a729}\label{x86__64_2src_2cpu_8c_ab69188cf232400c32abe9a387fa5a729}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_20@{interrupt\_handler\_20}}
\index{interrupt\_handler\_20@{interrupt\_handler\_20}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_20()}{interrupt\_handler\_20()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+20 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 20. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6ece695cc07f474c90a7d5401bb309db}\label{x86__64_2src_2cpu_8c_a6ece695cc07f474c90a7d5401bb309db}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_200@{interrupt\_handler\_200}}
\index{interrupt\_handler\_200@{interrupt\_handler\_200}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_200()}{interrupt\_handler\_200()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+200 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 200. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac041889f483aec608b7ae215d5002938}\label{x86__64_2src_2cpu_8c_ac041889f483aec608b7ae215d5002938}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_201@{interrupt\_handler\_201}}
\index{interrupt\_handler\_201@{interrupt\_handler\_201}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_201()}{interrupt\_handler\_201()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+201 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 201. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a21585780d619f874ee881b0cbb17ff2b}\label{x86__64_2src_2cpu_8c_a21585780d619f874ee881b0cbb17ff2b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_202@{interrupt\_handler\_202}}
\index{interrupt\_handler\_202@{interrupt\_handler\_202}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_202()}{interrupt\_handler\_202()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+202 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 202. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a810f32ceb1b18a16f078b1cc37361bf4}\label{x86__64_2src_2cpu_8c_a810f32ceb1b18a16f078b1cc37361bf4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_203@{interrupt\_handler\_203}}
\index{interrupt\_handler\_203@{interrupt\_handler\_203}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_203()}{interrupt\_handler\_203()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+203 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 203. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6f83548f2abce37c2451f902165a1243}\label{x86__64_2src_2cpu_8c_a6f83548f2abce37c2451f902165a1243}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_204@{interrupt\_handler\_204}}
\index{interrupt\_handler\_204@{interrupt\_handler\_204}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_204()}{interrupt\_handler\_204()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+204 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 204. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_adfc06624fba2a1ae5fc4c106cf598a3f}\label{x86__64_2src_2cpu_8c_adfc06624fba2a1ae5fc4c106cf598a3f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_205@{interrupt\_handler\_205}}
\index{interrupt\_handler\_205@{interrupt\_handler\_205}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_205()}{interrupt\_handler\_205()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+205 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 205. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9b5d2c743a5fd1870de5f89f0d5c4031}\label{x86__64_2src_2cpu_8c_a9b5d2c743a5fd1870de5f89f0d5c4031}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_206@{interrupt\_handler\_206}}
\index{interrupt\_handler\_206@{interrupt\_handler\_206}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_206()}{interrupt\_handler\_206()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+206 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 206. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a150516e8b862e93f54322f40abaa3b29}\label{x86__64_2src_2cpu_8c_a150516e8b862e93f54322f40abaa3b29}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_207@{interrupt\_handler\_207}}
\index{interrupt\_handler\_207@{interrupt\_handler\_207}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_207()}{interrupt\_handler\_207()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+207 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 207. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac101a9a0da6a8f0f84427d1a51dfc0cc}\label{x86__64_2src_2cpu_8c_ac101a9a0da6a8f0f84427d1a51dfc0cc}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_208@{interrupt\_handler\_208}}
\index{interrupt\_handler\_208@{interrupt\_handler\_208}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_208()}{interrupt\_handler\_208()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+208 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 208. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0ec5304a951fdc48b4c72b2cec02c68c}\label{x86__64_2src_2cpu_8c_a0ec5304a951fdc48b4c72b2cec02c68c}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_209@{interrupt\_handler\_209}}
\index{interrupt\_handler\_209@{interrupt\_handler\_209}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_209()}{interrupt\_handler\_209()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+209 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 209. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a160985e1f446db0de039ba3cf206a6f1}\label{x86__64_2src_2cpu_8c_a160985e1f446db0de039ba3cf206a6f1}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_21@{interrupt\_handler\_21}}
\index{interrupt\_handler\_21@{interrupt\_handler\_21}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_21()}{interrupt\_handler\_21()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+21 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 21. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa62df4e65fe30d88478de9633f77aa5d}\label{x86__64_2src_2cpu_8c_aa62df4e65fe30d88478de9633f77aa5d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_210@{interrupt\_handler\_210}}
\index{interrupt\_handler\_210@{interrupt\_handler\_210}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_210()}{interrupt\_handler\_210()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+210 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 210. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8605b9353a43f3b411dbc4704ebde02f}\label{x86__64_2src_2cpu_8c_a8605b9353a43f3b411dbc4704ebde02f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_211@{interrupt\_handler\_211}}
\index{interrupt\_handler\_211@{interrupt\_handler\_211}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_211()}{interrupt\_handler\_211()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+211 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 211. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4e18060bcc27cf1f16f225f180a6113c}\label{x86__64_2src_2cpu_8c_a4e18060bcc27cf1f16f225f180a6113c}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_212@{interrupt\_handler\_212}}
\index{interrupt\_handler\_212@{interrupt\_handler\_212}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_212()}{interrupt\_handler\_212()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+212 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 212. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab5b50a00eed57169706a5d4c634eae42}\label{x86__64_2src_2cpu_8c_ab5b50a00eed57169706a5d4c634eae42}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_213@{interrupt\_handler\_213}}
\index{interrupt\_handler\_213@{interrupt\_handler\_213}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_213()}{interrupt\_handler\_213()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+213 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 213. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac4561e31b31d9ff9b7348801929c4fdf}\label{x86__64_2src_2cpu_8c_ac4561e31b31d9ff9b7348801929c4fdf}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_214@{interrupt\_handler\_214}}
\index{interrupt\_handler\_214@{interrupt\_handler\_214}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_214()}{interrupt\_handler\_214()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+214 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 214. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af9aa66f4a41c3cf3ae98635651cc5edc}\label{x86__64_2src_2cpu_8c_af9aa66f4a41c3cf3ae98635651cc5edc}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_215@{interrupt\_handler\_215}}
\index{interrupt\_handler\_215@{interrupt\_handler\_215}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_215()}{interrupt\_handler\_215()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+215 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 215. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8ca591c46c839bc2e2f042af1e1973fb}\label{x86__64_2src_2cpu_8c_a8ca591c46c839bc2e2f042af1e1973fb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_216@{interrupt\_handler\_216}}
\index{interrupt\_handler\_216@{interrupt\_handler\_216}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_216()}{interrupt\_handler\_216()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+216 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 216. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a513c6517a02647418e830075a08eb3b5}\label{x86__64_2src_2cpu_8c_a513c6517a02647418e830075a08eb3b5}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_217@{interrupt\_handler\_217}}
\index{interrupt\_handler\_217@{interrupt\_handler\_217}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_217()}{interrupt\_handler\_217()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+217 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 217. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae2f5afd7b2a3a585c6053a1002006364}\label{x86__64_2src_2cpu_8c_ae2f5afd7b2a3a585c6053a1002006364}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_218@{interrupt\_handler\_218}}
\index{interrupt\_handler\_218@{interrupt\_handler\_218}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_218()}{interrupt\_handler\_218()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+218 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 218. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a391226fe7bc7fa2219fba035bba82de0}\label{x86__64_2src_2cpu_8c_a391226fe7bc7fa2219fba035bba82de0}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_219@{interrupt\_handler\_219}}
\index{interrupt\_handler\_219@{interrupt\_handler\_219}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_219()}{interrupt\_handler\_219()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+219 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 219. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8cc949332175f392dc94547044e5719d}\label{x86__64_2src_2cpu_8c_a8cc949332175f392dc94547044e5719d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_22@{interrupt\_handler\_22}}
\index{interrupt\_handler\_22@{interrupt\_handler\_22}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_22()}{interrupt\_handler\_22()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+22 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 22. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af6b814c11dc6f19892bd007340f91bd0}\label{x86__64_2src_2cpu_8c_af6b814c11dc6f19892bd007340f91bd0}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_220@{interrupt\_handler\_220}}
\index{interrupt\_handler\_220@{interrupt\_handler\_220}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_220()}{interrupt\_handler\_220()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+220 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 220. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2a3f612510a1fa4cc4a9a31894859b7e}\label{x86__64_2src_2cpu_8c_a2a3f612510a1fa4cc4a9a31894859b7e}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_221@{interrupt\_handler\_221}}
\index{interrupt\_handler\_221@{interrupt\_handler\_221}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_221()}{interrupt\_handler\_221()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+221 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 221. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a2ba757876cfb39d91fb3037341b977c8}\label{x86__64_2src_2cpu_8c_a2ba757876cfb39d91fb3037341b977c8}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_222@{interrupt\_handler\_222}}
\index{interrupt\_handler\_222@{interrupt\_handler\_222}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_222()}{interrupt\_handler\_222()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+222 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 222. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab61daac4591a5026f584fa78cd1453c4}\label{x86__64_2src_2cpu_8c_ab61daac4591a5026f584fa78cd1453c4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_223@{interrupt\_handler\_223}}
\index{interrupt\_handler\_223@{interrupt\_handler\_223}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_223()}{interrupt\_handler\_223()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+223 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 223. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_adbc7c50cd0498ad6de28a27b7bb099c6}\label{x86__64_2src_2cpu_8c_adbc7c50cd0498ad6de28a27b7bb099c6}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_224@{interrupt\_handler\_224}}
\index{interrupt\_handler\_224@{interrupt\_handler\_224}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_224()}{interrupt\_handler\_224()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+224 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 224. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0dd3e2062f4b8b85a4ce961f033a1ebf}\label{x86__64_2src_2cpu_8c_a0dd3e2062f4b8b85a4ce961f033a1ebf}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_225@{interrupt\_handler\_225}}
\index{interrupt\_handler\_225@{interrupt\_handler\_225}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_225()}{interrupt\_handler\_225()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+225 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 225. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afa8b0795e54034cf4f7c9c5170fd505c}\label{x86__64_2src_2cpu_8c_afa8b0795e54034cf4f7c9c5170fd505c}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_226@{interrupt\_handler\_226}}
\index{interrupt\_handler\_226@{interrupt\_handler\_226}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_226()}{interrupt\_handler\_226()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+226 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 226. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6fafcb90e98887d525e29d7ec21ea5ae}\label{x86__64_2src_2cpu_8c_a6fafcb90e98887d525e29d7ec21ea5ae}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_227@{interrupt\_handler\_227}}
\index{interrupt\_handler\_227@{interrupt\_handler\_227}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_227()}{interrupt\_handler\_227()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+227 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 227. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a93c0fcc15631be05835ef60f7770ce7a}\label{x86__64_2src_2cpu_8c_a93c0fcc15631be05835ef60f7770ce7a}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_228@{interrupt\_handler\_228}}
\index{interrupt\_handler\_228@{interrupt\_handler\_228}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_228()}{interrupt\_handler\_228()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+228 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 228. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a21ea2fd625fc283992f498aab3bb78d4}\label{x86__64_2src_2cpu_8c_a21ea2fd625fc283992f498aab3bb78d4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_229@{interrupt\_handler\_229}}
\index{interrupt\_handler\_229@{interrupt\_handler\_229}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_229()}{interrupt\_handler\_229()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+229 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 229. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3942237004f6a315de322d69fa139481}\label{x86__64_2src_2cpu_8c_a3942237004f6a315de322d69fa139481}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_23@{interrupt\_handler\_23}}
\index{interrupt\_handler\_23@{interrupt\_handler\_23}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_23()}{interrupt\_handler\_23()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+23 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 23. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a01e8bb15da606639ff65aa41d912a930}\label{x86__64_2src_2cpu_8c_a01e8bb15da606639ff65aa41d912a930}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_230@{interrupt\_handler\_230}}
\index{interrupt\_handler\_230@{interrupt\_handler\_230}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_230()}{interrupt\_handler\_230()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+230 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 230. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8892e28de924cdb1c78c971e83f49a43}\label{x86__64_2src_2cpu_8c_a8892e28de924cdb1c78c971e83f49a43}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_231@{interrupt\_handler\_231}}
\index{interrupt\_handler\_231@{interrupt\_handler\_231}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_231()}{interrupt\_handler\_231()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+231 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 231. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a75dc40d361ddc04abd7031dfb67d3371}\label{x86__64_2src_2cpu_8c_a75dc40d361ddc04abd7031dfb67d3371}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_232@{interrupt\_handler\_232}}
\index{interrupt\_handler\_232@{interrupt\_handler\_232}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_232()}{interrupt\_handler\_232()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+232 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 232. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ad496927792407e5ef5ee6c197dc458c0}\label{x86__64_2src_2cpu_8c_ad496927792407e5ef5ee6c197dc458c0}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_233@{interrupt\_handler\_233}}
\index{interrupt\_handler\_233@{interrupt\_handler\_233}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_233()}{interrupt\_handler\_233()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+233 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 233. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a5cdc72ff40b48d1381d6e82c4b13856e}\label{x86__64_2src_2cpu_8c_a5cdc72ff40b48d1381d6e82c4b13856e}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_234@{interrupt\_handler\_234}}
\index{interrupt\_handler\_234@{interrupt\_handler\_234}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_234()}{interrupt\_handler\_234()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+234 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 234. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa34e77e577779b03b0da952555254fa8}\label{x86__64_2src_2cpu_8c_aa34e77e577779b03b0da952555254fa8}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_235@{interrupt\_handler\_235}}
\index{interrupt\_handler\_235@{interrupt\_handler\_235}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_235()}{interrupt\_handler\_235()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+235 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 235. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1df399afad2426c3b30c3749f151ddeb}\label{x86__64_2src_2cpu_8c_a1df399afad2426c3b30c3749f151ddeb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_236@{interrupt\_handler\_236}}
\index{interrupt\_handler\_236@{interrupt\_handler\_236}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_236()}{interrupt\_handler\_236()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+236 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 236. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a42a5ae57aee1ca0866528660197d4c9f}\label{x86__64_2src_2cpu_8c_a42a5ae57aee1ca0866528660197d4c9f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_237@{interrupt\_handler\_237}}
\index{interrupt\_handler\_237@{interrupt\_handler\_237}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_237()}{interrupt\_handler\_237()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+237 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 237. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab1dcdced8429b138200be6c90151cc90}\label{x86__64_2src_2cpu_8c_ab1dcdced8429b138200be6c90151cc90}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_238@{interrupt\_handler\_238}}
\index{interrupt\_handler\_238@{interrupt\_handler\_238}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_238()}{interrupt\_handler\_238()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+238 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 238. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a32d88e80bddd137a4b7cb039f481fe86}\label{x86__64_2src_2cpu_8c_a32d88e80bddd137a4b7cb039f481fe86}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_239@{interrupt\_handler\_239}}
\index{interrupt\_handler\_239@{interrupt\_handler\_239}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_239()}{interrupt\_handler\_239()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+239 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 239. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a591b6b2716e4bbc9bb79dddb070f4cdb}\label{x86__64_2src_2cpu_8c_a591b6b2716e4bbc9bb79dddb070f4cdb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_24@{interrupt\_handler\_24}}
\index{interrupt\_handler\_24@{interrupt\_handler\_24}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_24()}{interrupt\_handler\_24()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+24 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 24. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a083dd99be84fb14101a58cccf567e8e1}\label{x86__64_2src_2cpu_8c_a083dd99be84fb14101a58cccf567e8e1}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_240@{interrupt\_handler\_240}}
\index{interrupt\_handler\_240@{interrupt\_handler\_240}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_240()}{interrupt\_handler\_240()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+240 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 240. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa297295c73d01c17ca97dc89b0b9aae1}\label{x86__64_2src_2cpu_8c_aa297295c73d01c17ca97dc89b0b9aae1}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_241@{interrupt\_handler\_241}}
\index{interrupt\_handler\_241@{interrupt\_handler\_241}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_241()}{interrupt\_handler\_241()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+241 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 241. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a947981bf95806af3d8262af907ad62a3}\label{x86__64_2src_2cpu_8c_a947981bf95806af3d8262af907ad62a3}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_242@{interrupt\_handler\_242}}
\index{interrupt\_handler\_242@{interrupt\_handler\_242}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_242()}{interrupt\_handler\_242()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+242 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 242. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab65dbda05055e503ed9dfae1c962f724}\label{x86__64_2src_2cpu_8c_ab65dbda05055e503ed9dfae1c962f724}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_243@{interrupt\_handler\_243}}
\index{interrupt\_handler\_243@{interrupt\_handler\_243}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_243()}{interrupt\_handler\_243()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+243 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 243. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a30ff452b6d95caae5dc5da5d891bd04d}\label{x86__64_2src_2cpu_8c_a30ff452b6d95caae5dc5da5d891bd04d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_244@{interrupt\_handler\_244}}
\index{interrupt\_handler\_244@{interrupt\_handler\_244}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_244()}{interrupt\_handler\_244()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+244 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 244. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a81cd209ae824a82fb5b7f180baf04663}\label{x86__64_2src_2cpu_8c_a81cd209ae824a82fb5b7f180baf04663}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_245@{interrupt\_handler\_245}}
\index{interrupt\_handler\_245@{interrupt\_handler\_245}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_245()}{interrupt\_handler\_245()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+245 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 245. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a948c77bfe1682c633001535729bb174b}\label{x86__64_2src_2cpu_8c_a948c77bfe1682c633001535729bb174b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_246@{interrupt\_handler\_246}}
\index{interrupt\_handler\_246@{interrupt\_handler\_246}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_246()}{interrupt\_handler\_246()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+246 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 246. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a22d36ae8ee39bbe0ffb266532d341cba}\label{x86__64_2src_2cpu_8c_a22d36ae8ee39bbe0ffb266532d341cba}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_247@{interrupt\_handler\_247}}
\index{interrupt\_handler\_247@{interrupt\_handler\_247}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_247()}{interrupt\_handler\_247()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+247 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 247. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a363876f2c4e7962280103ea65edc96af}\label{x86__64_2src_2cpu_8c_a363876f2c4e7962280103ea65edc96af}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_248@{interrupt\_handler\_248}}
\index{interrupt\_handler\_248@{interrupt\_handler\_248}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_248()}{interrupt\_handler\_248()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+248 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 248. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af2ee4a13b2712041be9d7fc72d6c7164}\label{x86__64_2src_2cpu_8c_af2ee4a13b2712041be9d7fc72d6c7164}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_249@{interrupt\_handler\_249}}
\index{interrupt\_handler\_249@{interrupt\_handler\_249}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_249()}{interrupt\_handler\_249()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+249 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 249. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3f30bd1727ea1c5d455a552cf234db7d}\label{x86__64_2src_2cpu_8c_a3f30bd1727ea1c5d455a552cf234db7d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_25@{interrupt\_handler\_25}}
\index{interrupt\_handler\_25@{interrupt\_handler\_25}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_25()}{interrupt\_handler\_25()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+25 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 25. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aed4556ac19a97c9ac6f998d94b8ec022}\label{x86__64_2src_2cpu_8c_aed4556ac19a97c9ac6f998d94b8ec022}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_250@{interrupt\_handler\_250}}
\index{interrupt\_handler\_250@{interrupt\_handler\_250}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_250()}{interrupt\_handler\_250()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+250 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 250. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1c76c12dcd990f3d32f9969362ca1816}\label{x86__64_2src_2cpu_8c_a1c76c12dcd990f3d32f9969362ca1816}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_251@{interrupt\_handler\_251}}
\index{interrupt\_handler\_251@{interrupt\_handler\_251}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_251()}{interrupt\_handler\_251()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+251 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 251. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac4160a87217ff9069d23c17fed0b7dba}\label{x86__64_2src_2cpu_8c_ac4160a87217ff9069d23c17fed0b7dba}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_252@{interrupt\_handler\_252}}
\index{interrupt\_handler\_252@{interrupt\_handler\_252}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_252()}{interrupt\_handler\_252()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+252 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 252. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a940eaf5e85d24b6ea16b5012fe2147f9}\label{x86__64_2src_2cpu_8c_a940eaf5e85d24b6ea16b5012fe2147f9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_253@{interrupt\_handler\_253}}
\index{interrupt\_handler\_253@{interrupt\_handler\_253}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_253()}{interrupt\_handler\_253()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+253 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 253. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afecbc92bc1a6790fa951424891c096ee}\label{x86__64_2src_2cpu_8c_afecbc92bc1a6790fa951424891c096ee}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_254@{interrupt\_handler\_254}}
\index{interrupt\_handler\_254@{interrupt\_handler\_254}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_254()}{interrupt\_handler\_254()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+254 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 254. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a26c5ffa7b651e49257c0b36afb686cfa}\label{x86__64_2src_2cpu_8c_a26c5ffa7b651e49257c0b36afb686cfa}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_255@{interrupt\_handler\_255}}
\index{interrupt\_handler\_255@{interrupt\_handler\_255}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_255()}{interrupt\_handler\_255()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+255 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 255. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a77d335b9042655a02afab23acd97b6a4}\label{x86__64_2src_2cpu_8c_a77d335b9042655a02afab23acd97b6a4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_26@{interrupt\_handler\_26}}
\index{interrupt\_handler\_26@{interrupt\_handler\_26}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_26()}{interrupt\_handler\_26()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+26 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 26. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afa055d5a92fb22b6a5e95735a230e349}\label{x86__64_2src_2cpu_8c_afa055d5a92fb22b6a5e95735a230e349}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_27@{interrupt\_handler\_27}}
\index{interrupt\_handler\_27@{interrupt\_handler\_27}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_27()}{interrupt\_handler\_27()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+27 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 27. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a712d037de97f7481f241f7cd4b128a0a}\label{x86__64_2src_2cpu_8c_a712d037de97f7481f241f7cd4b128a0a}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_28@{interrupt\_handler\_28}}
\index{interrupt\_handler\_28@{interrupt\_handler\_28}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_28()}{interrupt\_handler\_28()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+28 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 28. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afd1ca083a8e1d4faccc928777ad69726}\label{x86__64_2src_2cpu_8c_afd1ca083a8e1d4faccc928777ad69726}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_29@{interrupt\_handler\_29}}
\index{interrupt\_handler\_29@{interrupt\_handler\_29}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_29()}{interrupt\_handler\_29()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+29 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 29. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7fc1aecf219b20a4dd71135e50ff6d81}\label{x86__64_2src_2cpu_8c_a7fc1aecf219b20a4dd71135e50ff6d81}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_3@{interrupt\_handler\_3}}
\index{interrupt\_handler\_3@{interrupt\_handler\_3}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_3()}{interrupt\_handler\_3()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+3 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 3. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a58e78cce854c364297ba843b0ee65f05}\label{x86__64_2src_2cpu_8c_a58e78cce854c364297ba843b0ee65f05}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_30@{interrupt\_handler\_30}}
\index{interrupt\_handler\_30@{interrupt\_handler\_30}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_30()}{interrupt\_handler\_30()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+30 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 30. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_abc8f9ed4111dc7febfd33b2263b2ebf3}\label{x86__64_2src_2cpu_8c_abc8f9ed4111dc7febfd33b2263b2ebf3}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_31@{interrupt\_handler\_31}}
\index{interrupt\_handler\_31@{interrupt\_handler\_31}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_31()}{interrupt\_handler\_31()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+31 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 31. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8c34fb2ca26413d93e9bcfb288d858f7}\label{x86__64_2src_2cpu_8c_a8c34fb2ca26413d93e9bcfb288d858f7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_32@{interrupt\_handler\_32}}
\index{interrupt\_handler\_32@{interrupt\_handler\_32}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_32()}{interrupt\_handler\_32()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+32 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 32. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3d0ceb38061ba22cef80fc1be0d5ad42}\label{x86__64_2src_2cpu_8c_a3d0ceb38061ba22cef80fc1be0d5ad42}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_33@{interrupt\_handler\_33}}
\index{interrupt\_handler\_33@{interrupt\_handler\_33}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_33()}{interrupt\_handler\_33()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+33 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 33. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0353aaf01938e4fea3c7665f5ee0358f}\label{x86__64_2src_2cpu_8c_a0353aaf01938e4fea3c7665f5ee0358f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_34@{interrupt\_handler\_34}}
\index{interrupt\_handler\_34@{interrupt\_handler\_34}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_34()}{interrupt\_handler\_34()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+34 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 34. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0758c9e7eaf1700afb5e98c63c3ca486}\label{x86__64_2src_2cpu_8c_a0758c9e7eaf1700afb5e98c63c3ca486}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_35@{interrupt\_handler\_35}}
\index{interrupt\_handler\_35@{interrupt\_handler\_35}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_35()}{interrupt\_handler\_35()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+35 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 35. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab5970ac4efac6943036ebda4e061099c}\label{x86__64_2src_2cpu_8c_ab5970ac4efac6943036ebda4e061099c}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_36@{interrupt\_handler\_36}}
\index{interrupt\_handler\_36@{interrupt\_handler\_36}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_36()}{interrupt\_handler\_36()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+36 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 36. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8a191c69a85706384bba5af54ec4db65}\label{x86__64_2src_2cpu_8c_a8a191c69a85706384bba5af54ec4db65}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_37@{interrupt\_handler\_37}}
\index{interrupt\_handler\_37@{interrupt\_handler\_37}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_37()}{interrupt\_handler\_37()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+37 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 37. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a21b652e001fcbf3ea8adef0c41e9f1f6}\label{x86__64_2src_2cpu_8c_a21b652e001fcbf3ea8adef0c41e9f1f6}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_38@{interrupt\_handler\_38}}
\index{interrupt\_handler\_38@{interrupt\_handler\_38}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_38()}{interrupt\_handler\_38()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+38 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 38. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab4de5e0231f4b30791702f6a28364f22}\label{x86__64_2src_2cpu_8c_ab4de5e0231f4b30791702f6a28364f22}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_39@{interrupt\_handler\_39}}
\index{interrupt\_handler\_39@{interrupt\_handler\_39}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_39()}{interrupt\_handler\_39()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+39 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 39. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae92a794cb2ac32a5ca5259173ab6eb5d}\label{x86__64_2src_2cpu_8c_ae92a794cb2ac32a5ca5259173ab6eb5d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_4@{interrupt\_handler\_4}}
\index{interrupt\_handler\_4@{interrupt\_handler\_4}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_4()}{interrupt\_handler\_4()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+4 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 4. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1b680de1e0155773ef5804c841adcd20}\label{x86__64_2src_2cpu_8c_a1b680de1e0155773ef5804c841adcd20}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_40@{interrupt\_handler\_40}}
\index{interrupt\_handler\_40@{interrupt\_handler\_40}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_40()}{interrupt\_handler\_40()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+40 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 40. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aaa16ecbddd21174ebfb2e3c7275dce47}\label{x86__64_2src_2cpu_8c_aaa16ecbddd21174ebfb2e3c7275dce47}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_41@{interrupt\_handler\_41}}
\index{interrupt\_handler\_41@{interrupt\_handler\_41}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_41()}{interrupt\_handler\_41()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+41 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 41. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a634af1029b7c20e032a9a132f85df1b3}\label{x86__64_2src_2cpu_8c_a634af1029b7c20e032a9a132f85df1b3}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_42@{interrupt\_handler\_42}}
\index{interrupt\_handler\_42@{interrupt\_handler\_42}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_42()}{interrupt\_handler\_42()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+42 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 42. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a887539f52d303d757d89a541d951b7b7}\label{x86__64_2src_2cpu_8c_a887539f52d303d757d89a541d951b7b7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_43@{interrupt\_handler\_43}}
\index{interrupt\_handler\_43@{interrupt\_handler\_43}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_43()}{interrupt\_handler\_43()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+43 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 43. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae82c89ac0416233f89cedeafc69ef58d}\label{x86__64_2src_2cpu_8c_ae82c89ac0416233f89cedeafc69ef58d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_44@{interrupt\_handler\_44}}
\index{interrupt\_handler\_44@{interrupt\_handler\_44}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_44()}{interrupt\_handler\_44()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+44 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 44. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a10b0ddffea254b075edf66b2cfa847da}\label{x86__64_2src_2cpu_8c_a10b0ddffea254b075edf66b2cfa847da}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_45@{interrupt\_handler\_45}}
\index{interrupt\_handler\_45@{interrupt\_handler\_45}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_45()}{interrupt\_handler\_45()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+45 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 45. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a617a01f7e8a3ab6c79a7125798c7cfb9}\label{x86__64_2src_2cpu_8c_a617a01f7e8a3ab6c79a7125798c7cfb9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_46@{interrupt\_handler\_46}}
\index{interrupt\_handler\_46@{interrupt\_handler\_46}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_46()}{interrupt\_handler\_46()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+46 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 46. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a8c80d599088667a39f1cbb8dc9fd6fee}\label{x86__64_2src_2cpu_8c_a8c80d599088667a39f1cbb8dc9fd6fee}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_47@{interrupt\_handler\_47}}
\index{interrupt\_handler\_47@{interrupt\_handler\_47}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_47()}{interrupt\_handler\_47()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+47 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 47. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa30a38394a1c35b05e2ae7041d153c23}\label{x86__64_2src_2cpu_8c_aa30a38394a1c35b05e2ae7041d153c23}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_48@{interrupt\_handler\_48}}
\index{interrupt\_handler\_48@{interrupt\_handler\_48}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_48()}{interrupt\_handler\_48()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+48 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 48. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9d40e7527e44e5ed7ea8dbe7f80b2dc7}\label{x86__64_2src_2cpu_8c_a9d40e7527e44e5ed7ea8dbe7f80b2dc7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_49@{interrupt\_handler\_49}}
\index{interrupt\_handler\_49@{interrupt\_handler\_49}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_49()}{interrupt\_handler\_49()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+49 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 49. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a22e84a29454fadb3699bf97806917c1b}\label{x86__64_2src_2cpu_8c_a22e84a29454fadb3699bf97806917c1b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_5@{interrupt\_handler\_5}}
\index{interrupt\_handler\_5@{interrupt\_handler\_5}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_5()}{interrupt\_handler\_5()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+5 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 5. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0207e50ba4fcd827440d29ef22f5d3b5}\label{x86__64_2src_2cpu_8c_a0207e50ba4fcd827440d29ef22f5d3b5}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_50@{interrupt\_handler\_50}}
\index{interrupt\_handler\_50@{interrupt\_handler\_50}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_50()}{interrupt\_handler\_50()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+50 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 50. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac13f17f69824223dd03af18c193b28e7}\label{x86__64_2src_2cpu_8c_ac13f17f69824223dd03af18c193b28e7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_51@{interrupt\_handler\_51}}
\index{interrupt\_handler\_51@{interrupt\_handler\_51}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_51()}{interrupt\_handler\_51()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+51 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 51. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7e0c89be7f1be3d3506303db9390c451}\label{x86__64_2src_2cpu_8c_a7e0c89be7f1be3d3506303db9390c451}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_52@{interrupt\_handler\_52}}
\index{interrupt\_handler\_52@{interrupt\_handler\_52}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_52()}{interrupt\_handler\_52()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+52 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 52. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a38bc9ca51a51c8c67f8892932d832c1f}\label{x86__64_2src_2cpu_8c_a38bc9ca51a51c8c67f8892932d832c1f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_53@{interrupt\_handler\_53}}
\index{interrupt\_handler\_53@{interrupt\_handler\_53}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_53()}{interrupt\_handler\_53()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+53 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 53. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a99c50e4c9604faf72747a79669f3dfd9}\label{x86__64_2src_2cpu_8c_a99c50e4c9604faf72747a79669f3dfd9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_54@{interrupt\_handler\_54}}
\index{interrupt\_handler\_54@{interrupt\_handler\_54}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_54()}{interrupt\_handler\_54()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+54 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 54. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a28c87ead6a169e35862443802a2855a8}\label{x86__64_2src_2cpu_8c_a28c87ead6a169e35862443802a2855a8}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_55@{interrupt\_handler\_55}}
\index{interrupt\_handler\_55@{interrupt\_handler\_55}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_55()}{interrupt\_handler\_55()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+55 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 55. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afda559c1a90dc12c873028c0a2417eb7}\label{x86__64_2src_2cpu_8c_afda559c1a90dc12c873028c0a2417eb7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_56@{interrupt\_handler\_56}}
\index{interrupt\_handler\_56@{interrupt\_handler\_56}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_56()}{interrupt\_handler\_56()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+56 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 56. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a70ed87ebdb1418431386809de935fcfb}\label{x86__64_2src_2cpu_8c_a70ed87ebdb1418431386809de935fcfb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_57@{interrupt\_handler\_57}}
\index{interrupt\_handler\_57@{interrupt\_handler\_57}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_57()}{interrupt\_handler\_57()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+57 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 57. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1326304073b4cd37ebe27254b67dfd42}\label{x86__64_2src_2cpu_8c_a1326304073b4cd37ebe27254b67dfd42}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_58@{interrupt\_handler\_58}}
\index{interrupt\_handler\_58@{interrupt\_handler\_58}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_58()}{interrupt\_handler\_58()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+58 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 58. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ac1992b56ac22afe2eb07a142abde9872}\label{x86__64_2src_2cpu_8c_ac1992b56ac22afe2eb07a142abde9872}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_59@{interrupt\_handler\_59}}
\index{interrupt\_handler\_59@{interrupt\_handler\_59}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_59()}{interrupt\_handler\_59()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+59 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 59. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a61843bbac596cf22db3953b216a1dfa4}\label{x86__64_2src_2cpu_8c_a61843bbac596cf22db3953b216a1dfa4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_6@{interrupt\_handler\_6}}
\index{interrupt\_handler\_6@{interrupt\_handler\_6}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_6()}{interrupt\_handler\_6()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+6 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 6. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a890210fa78243d642cc105feda82ba69}\label{x86__64_2src_2cpu_8c_a890210fa78243d642cc105feda82ba69}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_60@{interrupt\_handler\_60}}
\index{interrupt\_handler\_60@{interrupt\_handler\_60}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_60()}{interrupt\_handler\_60()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+60 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 60. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a13397e5bac48585efdeb9e496eaf4c80}\label{x86__64_2src_2cpu_8c_a13397e5bac48585efdeb9e496eaf4c80}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_61@{interrupt\_handler\_61}}
\index{interrupt\_handler\_61@{interrupt\_handler\_61}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_61()}{interrupt\_handler\_61()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+61 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 61. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1aab93ec8cf396028d7f7a124cb2919e}\label{x86__64_2src_2cpu_8c_a1aab93ec8cf396028d7f7a124cb2919e}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_62@{interrupt\_handler\_62}}
\index{interrupt\_handler\_62@{interrupt\_handler\_62}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_62()}{interrupt\_handler\_62()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+62 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 62. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a798dc204538b6398095a9102f42fda81}\label{x86__64_2src_2cpu_8c_a798dc204538b6398095a9102f42fda81}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_63@{interrupt\_handler\_63}}
\index{interrupt\_handler\_63@{interrupt\_handler\_63}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_63()}{interrupt\_handler\_63()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+63 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 63. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae41f97308aae96455afd6a7462660d17}\label{x86__64_2src_2cpu_8c_ae41f97308aae96455afd6a7462660d17}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_64@{interrupt\_handler\_64}}
\index{interrupt\_handler\_64@{interrupt\_handler\_64}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_64()}{interrupt\_handler\_64()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+64 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 64. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a885f07fd3961b44108b8b2cdc8ae2bf5}\label{x86__64_2src_2cpu_8c_a885f07fd3961b44108b8b2cdc8ae2bf5}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_65@{interrupt\_handler\_65}}
\index{interrupt\_handler\_65@{interrupt\_handler\_65}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_65()}{interrupt\_handler\_65()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+65 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 65. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a538845f3792c177c694049c0b54129f1}\label{x86__64_2src_2cpu_8c_a538845f3792c177c694049c0b54129f1}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_66@{interrupt\_handler\_66}}
\index{interrupt\_handler\_66@{interrupt\_handler\_66}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_66()}{interrupt\_handler\_66()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+66 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 66. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a4238d54456d67401ef6d39c3b8d85b41}\label{x86__64_2src_2cpu_8c_a4238d54456d67401ef6d39c3b8d85b41}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_67@{interrupt\_handler\_67}}
\index{interrupt\_handler\_67@{interrupt\_handler\_67}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_67()}{interrupt\_handler\_67()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+67 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 67. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a53084fa59eff21d88980d1f9b26e22e3}\label{x86__64_2src_2cpu_8c_a53084fa59eff21d88980d1f9b26e22e3}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_68@{interrupt\_handler\_68}}
\index{interrupt\_handler\_68@{interrupt\_handler\_68}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_68()}{interrupt\_handler\_68()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+68 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 68. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a5af5622b73f6c2fd90ea7d01d66aeaac}\label{x86__64_2src_2cpu_8c_a5af5622b73f6c2fd90ea7d01d66aeaac}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_69@{interrupt\_handler\_69}}
\index{interrupt\_handler\_69@{interrupt\_handler\_69}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_69()}{interrupt\_handler\_69()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+69 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 69. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a83d43513ad0f83f21bda3fca881b9af9}\label{x86__64_2src_2cpu_8c_a83d43513ad0f83f21bda3fca881b9af9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_7@{interrupt\_handler\_7}}
\index{interrupt\_handler\_7@{interrupt\_handler\_7}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_7()}{interrupt\_handler\_7()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+7 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 7. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7d9a0027bb610328de0d5f0a93ec55e8}\label{x86__64_2src_2cpu_8c_a7d9a0027bb610328de0d5f0a93ec55e8}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_70@{interrupt\_handler\_70}}
\index{interrupt\_handler\_70@{interrupt\_handler\_70}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_70()}{interrupt\_handler\_70()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+70 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 70. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a402efad0670a1ffc4c021432e46817dd}\label{x86__64_2src_2cpu_8c_a402efad0670a1ffc4c021432e46817dd}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_71@{interrupt\_handler\_71}}
\index{interrupt\_handler\_71@{interrupt\_handler\_71}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_71()}{interrupt\_handler\_71()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+71 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 71. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af18438b45cafdf14c667ac870946dd0b}\label{x86__64_2src_2cpu_8c_af18438b45cafdf14c667ac870946dd0b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_72@{interrupt\_handler\_72}}
\index{interrupt\_handler\_72@{interrupt\_handler\_72}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_72()}{interrupt\_handler\_72()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+72 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 72. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a141f7e9eb0f23e7063c726ee5c7c626f}\label{x86__64_2src_2cpu_8c_a141f7e9eb0f23e7063c726ee5c7c626f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_73@{interrupt\_handler\_73}}
\index{interrupt\_handler\_73@{interrupt\_handler\_73}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_73()}{interrupt\_handler\_73()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+73 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 73. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1d554c2278e3e578f8e6a58e9fc53be8}\label{x86__64_2src_2cpu_8c_a1d554c2278e3e578f8e6a58e9fc53be8}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_74@{interrupt\_handler\_74}}
\index{interrupt\_handler\_74@{interrupt\_handler\_74}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_74()}{interrupt\_handler\_74()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+74 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 74. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aa8a0564751d18f6642e3e45f60f512c9}\label{x86__64_2src_2cpu_8c_aa8a0564751d18f6642e3e45f60f512c9}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_75@{interrupt\_handler\_75}}
\index{interrupt\_handler\_75@{interrupt\_handler\_75}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_75()}{interrupt\_handler\_75()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+75 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 75. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6b7362bc00c89f0ce788c3c6c7d50d3d}\label{x86__64_2src_2cpu_8c_a6b7362bc00c89f0ce788c3c6c7d50d3d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_76@{interrupt\_handler\_76}}
\index{interrupt\_handler\_76@{interrupt\_handler\_76}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_76()}{interrupt\_handler\_76()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+76 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 76. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afbd866b040d8d71e6c89a2475840b969}\label{x86__64_2src_2cpu_8c_afbd866b040d8d71e6c89a2475840b969}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_77@{interrupt\_handler\_77}}
\index{interrupt\_handler\_77@{interrupt\_handler\_77}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_77()}{interrupt\_handler\_77()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+77 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 77. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a74f4f7a5fcee27dd1cebc061fe666216}\label{x86__64_2src_2cpu_8c_a74f4f7a5fcee27dd1cebc061fe666216}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_78@{interrupt\_handler\_78}}
\index{interrupt\_handler\_78@{interrupt\_handler\_78}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_78()}{interrupt\_handler\_78()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+78 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 78. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a49e83bb69076b5c561bc082f703cc193}\label{x86__64_2src_2cpu_8c_a49e83bb69076b5c561bc082f703cc193}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_79@{interrupt\_handler\_79}}
\index{interrupt\_handler\_79@{interrupt\_handler\_79}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_79()}{interrupt\_handler\_79()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+79 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 79. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7ed9dffc66f69905e6dd94d84ebdbd30}\label{x86__64_2src_2cpu_8c_a7ed9dffc66f69905e6dd94d84ebdbd30}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_8@{interrupt\_handler\_8}}
\index{interrupt\_handler\_8@{interrupt\_handler\_8}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_8()}{interrupt\_handler\_8()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+8 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 8. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_adcf5896b9b05c8c38245048b498ac59b}\label{x86__64_2src_2cpu_8c_adcf5896b9b05c8c38245048b498ac59b}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_80@{interrupt\_handler\_80}}
\index{interrupt\_handler\_80@{interrupt\_handler\_80}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_80()}{interrupt\_handler\_80()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+80 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 80. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a3eb0a2fea5857024adeeb9a683960ac8}\label{x86__64_2src_2cpu_8c_a3eb0a2fea5857024adeeb9a683960ac8}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_81@{interrupt\_handler\_81}}
\index{interrupt\_handler\_81@{interrupt\_handler\_81}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_81()}{interrupt\_handler\_81()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+81 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 81. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a32326dd7fdca122dbe6ee50189563f6a}\label{x86__64_2src_2cpu_8c_a32326dd7fdca122dbe6ee50189563f6a}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_82@{interrupt\_handler\_82}}
\index{interrupt\_handler\_82@{interrupt\_handler\_82}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_82()}{interrupt\_handler\_82()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+82 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 82. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_afce2b6141809aa4fcc58172ddafd9086}\label{x86__64_2src_2cpu_8c_afce2b6141809aa4fcc58172ddafd9086}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_83@{interrupt\_handler\_83}}
\index{interrupt\_handler\_83@{interrupt\_handler\_83}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_83()}{interrupt\_handler\_83()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+83 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 83. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a9c95276039af36cbef353bbfd40413b5}\label{x86__64_2src_2cpu_8c_a9c95276039af36cbef353bbfd40413b5}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_84@{interrupt\_handler\_84}}
\index{interrupt\_handler\_84@{interrupt\_handler\_84}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_84()}{interrupt\_handler\_84()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+84 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 84. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aff46870c650c9863bb1c4eb266dbbc7a}\label{x86__64_2src_2cpu_8c_aff46870c650c9863bb1c4eb266dbbc7a}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_85@{interrupt\_handler\_85}}
\index{interrupt\_handler\_85@{interrupt\_handler\_85}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_85()}{interrupt\_handler\_85()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+85 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 85. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a56fd87617557a6a8bfb0f97921b2f41d}\label{x86__64_2src_2cpu_8c_a56fd87617557a6a8bfb0f97921b2f41d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_86@{interrupt\_handler\_86}}
\index{interrupt\_handler\_86@{interrupt\_handler\_86}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_86()}{interrupt\_handler\_86()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+86 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 86. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab626af2edec92ef4cc7c772e0ec08bc0}\label{x86__64_2src_2cpu_8c_ab626af2edec92ef4cc7c772e0ec08bc0}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_87@{interrupt\_handler\_87}}
\index{interrupt\_handler\_87@{interrupt\_handler\_87}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_87()}{interrupt\_handler\_87()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+87 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 87. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a33bcf7336bce8686bd0918676b2b946f}\label{x86__64_2src_2cpu_8c_a33bcf7336bce8686bd0918676b2b946f}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_88@{interrupt\_handler\_88}}
\index{interrupt\_handler\_88@{interrupt\_handler\_88}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_88()}{interrupt\_handler\_88()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+88 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 88. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6b992a177073c5da8a89444a1716cdc7}\label{x86__64_2src_2cpu_8c_a6b992a177073c5da8a89444a1716cdc7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_89@{interrupt\_handler\_89}}
\index{interrupt\_handler\_89@{interrupt\_handler\_89}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_89()}{interrupt\_handler\_89()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+89 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 89. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab0d38da581a58307c9dd81cea4de70de}\label{x86__64_2src_2cpu_8c_ab0d38da581a58307c9dd81cea4de70de}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_9@{interrupt\_handler\_9}}
\index{interrupt\_handler\_9@{interrupt\_handler\_9}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_9()}{interrupt\_handler\_9()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+9 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 9. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af63c70691bbfc03102bb41191960ade1}\label{x86__64_2src_2cpu_8c_af63c70691bbfc03102bb41191960ade1}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_90@{interrupt\_handler\_90}}
\index{interrupt\_handler\_90@{interrupt\_handler\_90}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_90()}{interrupt\_handler\_90()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+90 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 90. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_acba8dd6af4bbe024db28afa3cabe1836}\label{x86__64_2src_2cpu_8c_acba8dd6af4bbe024db28afa3cabe1836}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_91@{interrupt\_handler\_91}}
\index{interrupt\_handler\_91@{interrupt\_handler\_91}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_91()}{interrupt\_handler\_91()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+91 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 91. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af59b08ea13d0ea4702efcba877429db5}\label{x86__64_2src_2cpu_8c_af59b08ea13d0ea4702efcba877429db5}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_92@{interrupt\_handler\_92}}
\index{interrupt\_handler\_92@{interrupt\_handler\_92}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_92()}{interrupt\_handler\_92()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+92 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 92. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae548bad74c08a961c4694ae5dacdc5b7}\label{x86__64_2src_2cpu_8c_ae548bad74c08a961c4694ae5dacdc5b7}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_93@{interrupt\_handler\_93}}
\index{interrupt\_handler\_93@{interrupt\_handler\_93}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_93()}{interrupt\_handler\_93()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+93 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 93. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a0025afd429def88bd42a7c4605c02eb4}\label{x86__64_2src_2cpu_8c_a0025afd429def88bd42a7c4605c02eb4}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_94@{interrupt\_handler\_94}}
\index{interrupt\_handler\_94@{interrupt\_handler\_94}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_94()}{interrupt\_handler\_94()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+94 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 94. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a930c5e387634f7dea14b18dcfc6eb5fb}\label{x86__64_2src_2cpu_8c_a930c5e387634f7dea14b18dcfc6eb5fb}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_95@{interrupt\_handler\_95}}
\index{interrupt\_handler\_95@{interrupt\_handler\_95}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_95()}{interrupt\_handler\_95()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+95 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 95. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae1ca305a53e971e9e8a7ef59979e84b6}\label{x86__64_2src_2cpu_8c_ae1ca305a53e971e9e8a7ef59979e84b6}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_96@{interrupt\_handler\_96}}
\index{interrupt\_handler\_96@{interrupt\_handler\_96}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_96()}{interrupt\_handler\_96()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+96 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 96. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae262409b09f954a85ac8428c7fb4783a}\label{x86__64_2src_2cpu_8c_ae262409b09f954a85ac8428c7fb4783a}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_97@{interrupt\_handler\_97}}
\index{interrupt\_handler\_97@{interrupt\_handler\_97}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_97()}{interrupt\_handler\_97()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+97 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 97. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a1b89c7c13956c3e93b15413ba280931d}\label{x86__64_2src_2cpu_8c_a1b89c7c13956c3e93b15413ba280931d}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_98@{interrupt\_handler\_98}}
\index{interrupt\_handler\_98@{interrupt\_handler\_98}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_98()}{interrupt\_handler\_98()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+98 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 98. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a54764052672f9fc07d5c0ddd095ebd2c}\label{x86__64_2src_2cpu_8c_a54764052672f9fc07d5c0ddd095ebd2c}} 
\index{cpu.c@{cpu.c}!interrupt\_handler\_99@{interrupt\_handler\_99}}
\index{interrupt\_handler\_99@{interrupt\_handler\_99}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{interrupt\_handler\_99()}{interrupt\_handler\_99()}}
{\footnotesize\ttfamily void interrupt\+\_\+handler\+\_\+99 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Assembly interrupt handler for line 99. Saves the context and calls the generic interrupt handler. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a226d3ffd0bd73a0b2f318f3408fdd652}\label{x86__64_2src_2cpu_8c_a226d3ffd0bd73a0b2f318f3408fdd652}} 
\index{cpu.c@{cpu.c}!validate\_architecture@{validate\_architecture}}
\index{validate\_architecture@{validate\_architecture}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{validate\_architecture()}{validate\_architecture()}}
{\footnotesize\ttfamily void validate\+\_\+architecture (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Checks the architecture\textquotesingle{}s feature and requirements for UTK. 

Checks the architecture\textquotesingle{}s feature and requirements for UTK. If a requirement is not met, a kernel panic is raised. 

Definition at line 3393 of file cpu.\+c.


\begin{DoxyCode}{0}
\DoxyCodeLine{3394 \{}
\DoxyCodeLine{3395     \textcolor{comment}{/* eax, ebx, ecx, edx */}}
\DoxyCodeLine{3396     \textcolor{keyword}{volatile} \mbox{\hyperlink{stdint_8h_a32f2e37ee053cf2ce8ca28d1f74630e5}{int32\_t}}  regs[4];}
\DoxyCodeLine{3397     \textcolor{keyword}{volatile} \mbox{\hyperlink{stdint_8h_a32f2e37ee053cf2ce8ca28d1f74630e5}{int32\_t}}  regs\_ext[4];}
\DoxyCodeLine{3398     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}}          ret;}
\DoxyCodeLine{3399 }
\DoxyCodeLine{3400 \textcolor{preprocessor}{\#if KERNEL\_LOG\_LEVEL >= INFO\_LOG\_LEVEL }}
\DoxyCodeLine{3401     \mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}} output\_buff\_index;}
\DoxyCodeLine{3402     \textcolor{keywordtype}{char}     output\_buff[512];}
\DoxyCodeLine{3403     \textcolor{keywordtype}{char}     vendor\_str[26] = \textcolor{stringliteral}{"{}CPU Vendor:             \(\backslash\)n\(\backslash\)0"{}};}
\DoxyCodeLine{3404 }
\DoxyCodeLine{3405     output\_buff\_index = 0;}
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#endif }}
\DoxyCodeLine{3407 }
\DoxyCodeLine{3408     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_VALIDATE\_ARCH\_START, 0);}
\DoxyCodeLine{3409 }
\DoxyCodeLine{3410     \mbox{\hyperlink{kernel__output_8h_ad5a087734220dd655d1effaa240275fa}{KERNEL\_DEBUG}}(\mbox{\hyperlink{config_8h_a839a4259ecdfe945c85c3f26e966f892}{CPU\_DEBUG\_ENABLED}}, \textcolor{stringliteral}{"{}CPU"{}}, \textcolor{stringliteral}{"{}Detecting cpu capabilities"{}});}
\DoxyCodeLine{3411 }
\DoxyCodeLine{3412     ret = \mbox{\hyperlink{i386_2includes_2cpu_8h_a778401c5a46d7aed9552daa4a4ef591f}{\_cpu\_cpuid}}(\mbox{\hyperlink{x86__64_2src_2cpu_8c_a488e635b70949c3a871802bc06cd32aa}{CPUID\_GETVENDORSTRING}}, (\mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}}*)regs);}
\DoxyCodeLine{3413 }
\DoxyCodeLine{3414     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}{CPU\_ASSERT}}(ret != 0,}
\DoxyCodeLine{3415                \textcolor{stringliteral}{"{}CPU does not support CPUID"{}},}
\DoxyCodeLine{3416                \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0af34805d4cac0b0b395690b9c4e67b275}{OS\_ERR\_NOT\_SUPPORTED}});}
\DoxyCodeLine{3417 }
\DoxyCodeLine{3418     \textcolor{comment}{/* Check if CPUID return more that one available function */}}
\DoxyCodeLine{3419 }
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#if KERNEL\_LOG\_LEVEL >= INFO\_LOG\_LEVEL }}
\DoxyCodeLine{3421     \textcolor{keywordflow}{for}(\mbox{\hyperlink{stdint_8h_aef44329758059c91c76d334e8fc09700}{int8\_t}} j = 0; j < 4; ++j)}
\DoxyCodeLine{3422     \{}
\DoxyCodeLine{3423         vendor\_str[12 + j] = (char)((regs[1] >> (j * 8)) \& 0xFF);}
\DoxyCodeLine{3424     \}}
\DoxyCodeLine{3425     \textcolor{keywordflow}{for}(\mbox{\hyperlink{stdint_8h_aef44329758059c91c76d334e8fc09700}{int8\_t}} j = 0; j < 4; ++j)}
\DoxyCodeLine{3426     \{}
\DoxyCodeLine{3427         vendor\_str[16 + j] = (char)((regs[3] >> (j * 8)) \& 0xFF);}
\DoxyCodeLine{3428     \}}
\DoxyCodeLine{3429     \textcolor{keywordflow}{for}(\mbox{\hyperlink{stdint_8h_aef44329758059c91c76d334e8fc09700}{int8\_t}} j = 0; j < 4; ++j)}
\DoxyCodeLine{3430     \{}
\DoxyCodeLine{3431         vendor\_str[20 + j] = (char)((regs[2] >> (j * 8)) \& 0xFF);}
\DoxyCodeLine{3432     \}}
\DoxyCodeLine{3433 }
\DoxyCodeLine{3434     \mbox{\hyperlink{kernel__output_8h_a08a2838165fe9beb1f1ec1e41648ccab}{KERNEL\_INFO}}(vendor\_str);}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#endif }}
\DoxyCodeLine{3436 }
\DoxyCodeLine{3437     \textcolor{comment}{/* Get CPUID features */}}
\DoxyCodeLine{3438     \mbox{\hyperlink{i386_2includes_2cpu_8h_a778401c5a46d7aed9552daa4a4ef591f}{\_cpu\_cpuid}}(\mbox{\hyperlink{x86__64_2src_2cpu_8c_a16d268ca8ae1c52522b46a0b7d6ed2e1}{CPUID\_GETFEATURES}}, (\mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}}*)regs);}
\DoxyCodeLine{3439 }
\DoxyCodeLine{3440 \textcolor{preprocessor}{\#if KERNEL\_LOG\_LEVEL >= INFO\_LOG\_LEVEL }}
\DoxyCodeLine{3441     \mbox{\hyperlink{string_8h_a68d2b40ef2213b9227a1ce3b81997ae5}{memset}}(output\_buff, 0, 512 * \textcolor{keyword}{sizeof}(\textcolor{keywordtype}{char}));}
\DoxyCodeLine{3442     \mbox{\hyperlink{string_8h_abde7e7bf2ba3e1567f130fe7d8481319}{strncpy}}(output\_buff, \textcolor{stringliteral}{"{}CPU Features: "{}}, 14);}
\DoxyCodeLine{3443     output\_buff\_index = 14;}
\DoxyCodeLine{3444 }
\DoxyCodeLine{3445     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aea40363130ccd9d4c7e89aa737f73928}{ECX\_SSE3}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aea40363130ccd9d4c7e89aa737f73928}{ECX\_SSE3}})}
\DoxyCodeLine{3446     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SSE3 -\/ "{}}); \}}
\DoxyCodeLine{3447     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a88006299e38c976b1eb1576f5f0508fe}{ECX\_PCLMULQDQ}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a88006299e38c976b1eb1576f5f0508fe}{ECX\_PCLMULQDQ}})}
\DoxyCodeLine{3448     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PCLMULQDQ -\/ "{}}); \}}
\DoxyCodeLine{3449     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2f0e06cb94d0e0c3f2bab3f8c6d1863f}{ECX\_DTES64}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2f0e06cb94d0e0c3f2bab3f8c6d1863f}{ECX\_DTES64}})}
\DoxyCodeLine{3450     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}DTES64 -\/ "{}}); \}}
\DoxyCodeLine{3451     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a27146cfe684acf96c9817eff2d1d1027}{ECX\_MONITOR}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a27146cfe684acf96c9817eff2d1d1027}{ECX\_MONITOR}})}
\DoxyCodeLine{3452     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MONITOR -\/ "{}}); \}}
\DoxyCodeLine{3453     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a99e3f2da1d8254e07b318ac9e707af19}{ECX\_DS\_CPL}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a99e3f2da1d8254e07b318ac9e707af19}{ECX\_DS\_CPL}})}
\DoxyCodeLine{3454     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}DS\_CPL -\/ "{}}); \}}
\DoxyCodeLine{3455     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aed75bfda2658ce0abde52516068e8dec}{ECX\_VMX}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aed75bfda2658ce0abde52516068e8dec}{ECX\_VMX}})}
\DoxyCodeLine{3456     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}VMX -\/ "{}}); \}}
\DoxyCodeLine{3457     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_afcb5019b5501e71a85eb19e50dc6937d}{ECX\_SMX}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_afcb5019b5501e71a85eb19e50dc6937d}{ECX\_SMX}})}
\DoxyCodeLine{3458     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SMX -\/ "{}}); \}}
\DoxyCodeLine{3459     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a867c000609c5cab333cfe7fdec00da2d}{ECX\_EST}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a867c000609c5cab333cfe7fdec00da2d}{ECX\_EST}})}
\DoxyCodeLine{3460     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}EST -\/ "{}}); \}}
\DoxyCodeLine{3461     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ade524e9bdbe9bcbc9e5891520fd90bc8}{ECX\_TM2}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ade524e9bdbe9bcbc9e5891520fd90bc8}{ECX\_TM2}})}
\DoxyCodeLine{3462     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}TM2 -\/ "{}}); \}}
\DoxyCodeLine{3463     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_adead9f0882ae71eaa184683013c29c09}{ECX\_SSSE3}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_adead9f0882ae71eaa184683013c29c09}{ECX\_SSSE3}})}
\DoxyCodeLine{3464     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SSSE3 -\/ "{}}); \}}
\DoxyCodeLine{3465     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7ce8b2a030b99c9b238d494aa758edb4}{ECX\_CNXT\_ID}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a7ce8b2a030b99c9b238d494aa758edb4}{ECX\_CNXT\_ID}})}
\DoxyCodeLine{3466     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}CNXT\_ID -\/ "{}}); \}}
\DoxyCodeLine{3467     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac8670a3a65aa96e663591d9f277eaccd}{ECX\_FMA}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac8670a3a65aa96e663591d9f277eaccd}{ECX\_FMA}})}
\DoxyCodeLine{3468     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}FMA -\/ "{}}); \}}
\DoxyCodeLine{3469     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a773e7f78a4a9bb86e99a27501c79f6fc}{ECX\_CX16}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a773e7f78a4a9bb86e99a27501c79f6fc}{ECX\_CX16}})}
\DoxyCodeLine{3470     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}CX16 -\/ "{}}); \}}
\DoxyCodeLine{3471     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa907c0beedeb79202076709d4bb09cac}{ECX\_XTPR}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa907c0beedeb79202076709d4bb09cac}{ECX\_XTPR}})}
\DoxyCodeLine{3472     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}XTPR -\/ "{}}); \}}
\DoxyCodeLine{3473     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa87a6cf2cf7e0b63b2630873e46894db}{ECX\_PDCM}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa87a6cf2cf7e0b63b2630873e46894db}{ECX\_PDCM}})}
\DoxyCodeLine{3474     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PDCM -\/ "{}}); \}}
\DoxyCodeLine{3475     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a947bf94a2d4a994827fd10caeb2527e3}{ECX\_PCID}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a947bf94a2d4a994827fd10caeb2527e3}{ECX\_PCID}})}
\DoxyCodeLine{3476     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PCID -\/ "{}}); \}}
\DoxyCodeLine{3477     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aade9b84e1aa8231731065de50a865bb4}{ECX\_DCA}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aade9b84e1aa8231731065de50a865bb4}{ECX\_DCA}})}
\DoxyCodeLine{3478     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}DCA -\/ "{}}); \}}
\DoxyCodeLine{3479     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a910c539f21ccd254628ade665ddfb1ab}{ECX\_SSE41}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a910c539f21ccd254628ade665ddfb1ab}{ECX\_SSE41}})}
\DoxyCodeLine{3480     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SSE41 -\/ "{}}); \}}
\DoxyCodeLine{3481     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a10db7841963e9f64b870ea960e27cd51}{ECX\_SSE42}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a10db7841963e9f64b870ea960e27cd51}{ECX\_SSE42}})}
\DoxyCodeLine{3482     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SSE42 -\/ "{}}); \}}
\DoxyCodeLine{3483     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8c5ff002801115c449bf38cd4abad370}{ECX\_X2APIC}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8c5ff002801115c449bf38cd4abad370}{ECX\_X2APIC}})}
\DoxyCodeLine{3484     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}X2APIC -\/ "{}}); \}}
\DoxyCodeLine{3485     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a673d46b999e2039c8eab155deba2795b}{ECX\_MOVBE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a673d46b999e2039c8eab155deba2795b}{ECX\_MOVBE}})}
\DoxyCodeLine{3486     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MOVBE -\/ "{}}); \}}
\DoxyCodeLine{3487     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9fa42d78070f22e934f5f3008c5aa49f}{ECX\_POPCNT}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9fa42d78070f22e934f5f3008c5aa49f}{ECX\_POPCNT}})}
\DoxyCodeLine{3488     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}POPCNT -\/ "{}}); \}}
\DoxyCodeLine{3489     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_abea85010fe030520df7caa50eb1713b0}{ECX\_TSC}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_abea85010fe030520df7caa50eb1713b0}{ECX\_TSC}})}
\DoxyCodeLine{3490     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}TSC -\/ "{}}); \}}
\DoxyCodeLine{3491     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a392a5490e1de75744ac9e15b2b1e2f10}{ECX\_AESNI}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a392a5490e1de75744ac9e15b2b1e2f10}{ECX\_AESNI}})}
\DoxyCodeLine{3492     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}AESNI -\/ "{}}); \}}
\DoxyCodeLine{3493     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac8bb9abac5611dd05d00482be7c9e808}{ECX\_XSAVE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac8bb9abac5611dd05d00482be7c9e808}{ECX\_XSAVE}})}
\DoxyCodeLine{3494     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}XSAVE -\/ "{}}); \}}
\DoxyCodeLine{3495     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_abb62a3cd9d14bbad65660cb66fd42d81}{ECX\_OSXSAVE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_abb62a3cd9d14bbad65660cb66fd42d81}{ECX\_OSXSAVE}})}
\DoxyCodeLine{3496     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}OSXSAVE -\/ "{}}); \}}
\DoxyCodeLine{3497     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9dd4cf8905dae4fd3e5a8fbeec714a78}{ECX\_AVX}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a9dd4cf8905dae4fd3e5a8fbeec714a78}{ECX\_AVX}})}
\DoxyCodeLine{3498     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}AVX -\/ "{}}); \}}
\DoxyCodeLine{3499     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a493b67200dada6ff6748e64fc59b51ea}{ECX\_F16C}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a493b67200dada6ff6748e64fc59b51ea}{ECX\_F16C}})}
\DoxyCodeLine{3500     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}F16C -\/ "{}}); \}}
\DoxyCodeLine{3501     \textcolor{keywordflow}{if}((regs[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a43ed2edda144fb065a33af72cb74708d}{ECX\_RDRAND}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a43ed2edda144fb065a33af72cb74708d}{ECX\_RDRAND}})}
\DoxyCodeLine{3502     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}RDRAND -\/ "{}}); \}}
\DoxyCodeLine{3503     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8b0ef1551723fe0271392495d155f9ed}{EDX\_FPU}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8b0ef1551723fe0271392495d155f9ed}{EDX\_FPU}})}
\DoxyCodeLine{3504     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}FPU -\/ "{}}); \}}
\DoxyCodeLine{3505     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae09b05a6f9ea9cd8491705aa5a24a6fa}{EDX\_VME}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae09b05a6f9ea9cd8491705aa5a24a6fa}{EDX\_VME}})}
\DoxyCodeLine{3506     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}VME -\/ "{}}); \}}
\DoxyCodeLine{3507     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3ffb4c68958b1a27682f3e86cb8756dc}{EDX\_DE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3ffb4c68958b1a27682f3e86cb8756dc}{EDX\_DE}})}
\DoxyCodeLine{3508     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}DE -\/ "{}}); \}}
\DoxyCodeLine{3509     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a788411e5452e502dc20fcacdf4799ccb}{EDX\_PSE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a788411e5452e502dc20fcacdf4799ccb}{EDX\_PSE}})}
\DoxyCodeLine{3510     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PSE -\/ "{}}); \}}
\DoxyCodeLine{3511     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab6ab73c8dc4cf7f6d6b24800d7991f3a}{EDX\_TSC}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab6ab73c8dc4cf7f6d6b24800d7991f3a}{EDX\_TSC}})}
\DoxyCodeLine{3512     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}TSC -\/ "{}}); \}}
\DoxyCodeLine{3513     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aea31f6d48e27d721488c9237dc82a8ec}{EDX\_MSR}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aea31f6d48e27d721488c9237dc82a8ec}{EDX\_MSR}})}
\DoxyCodeLine{3514     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MSR -\/ "{}}); \}}
\DoxyCodeLine{3515     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aeef18667596f1d5f295ba641b84aea16}{EDX\_PAE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aeef18667596f1d5f295ba641b84aea16}{EDX\_PAE}})}
\DoxyCodeLine{3516     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PAE -\/ "{}}); \}}
\DoxyCodeLine{3517     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab3ec694ce4542e0458eaaf2769b44537}{EDX\_MCE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab3ec694ce4542e0458eaaf2769b44537}{EDX\_MCE}})}
\DoxyCodeLine{3518     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MCE -\/ "{}}); \}}
\DoxyCodeLine{3519     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aad35b13967c9a0ab20179509fcd19ae1}{EDX\_CX8}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aad35b13967c9a0ab20179509fcd19ae1}{EDX\_CX8}})}
\DoxyCodeLine{3520     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}CX8 -\/ "{}}); \}}
\DoxyCodeLine{3521     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad8410aec38ee96c662f35fba3c5ef16b}{EDX\_APIC}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad8410aec38ee96c662f35fba3c5ef16b}{EDX\_APIC}})}
\DoxyCodeLine{3522     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}APIC -\/ "{}}); \}}
\DoxyCodeLine{3523     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a540c4fc3352a42253fe3c942f118306e}{EDX\_SEP}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a540c4fc3352a42253fe3c942f118306e}{EDX\_SEP}})}
\DoxyCodeLine{3524     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SEP -\/ "{}}); \}}
\DoxyCodeLine{3525     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5b0e55fb245f2e2de587822d934d71d5}{EDX\_MTRR}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5b0e55fb245f2e2de587822d934d71d5}{EDX\_MTRR}})}
\DoxyCodeLine{3526     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MTRR -\/ "{}}); \}}
\DoxyCodeLine{3527     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a73d42efffc1c0de0fc011d5a8c905e84}{EDX\_PGE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a73d42efffc1c0de0fc011d5a8c905e84}{EDX\_PGE}})}
\DoxyCodeLine{3528     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PGE -\/ "{}}); \}}
\DoxyCodeLine{3529     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c09c3f6eefb2a1ebea5a9d504b48ae2}{EDX\_MCA}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c09c3f6eefb2a1ebea5a9d504b48ae2}{EDX\_MCA}})}
\DoxyCodeLine{3530     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MCA -\/ "{}}); \}}
\DoxyCodeLine{3531     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a12c3d2ed0a9654f54765a9e7460da598}{EDX\_CMOV}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a12c3d2ed0a9654f54765a9e7460da598}{EDX\_CMOV}})}
\DoxyCodeLine{3532     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}CMOV -\/ "{}}); \}}
\DoxyCodeLine{3533     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac5144147c0a6a325b093e7085f65bceb}{EDX\_PAT}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac5144147c0a6a325b093e7085f65bceb}{EDX\_PAT}})}
\DoxyCodeLine{3534     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PAT -\/ "{}}); \}}
\DoxyCodeLine{3535     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a95daa6db40e5e4ead4580d776415f239}{EDX\_PSE36}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a95daa6db40e5e4ead4580d776415f239}{EDX\_PSE36}})}
\DoxyCodeLine{3536     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PSE36 -\/ "{}}); \}}
\DoxyCodeLine{3537     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2cad8344c1fde4647d3296482da57a1a}{EDX\_PSN}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2cad8344c1fde4647d3296482da57a1a}{EDX\_PSN}})}
\DoxyCodeLine{3538     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PSN -\/ "{}}); \}}
\DoxyCodeLine{3539     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6273a34177b8c2eb9f5c77a15d1bd42f}{EDX\_CLFLUSH}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6273a34177b8c2eb9f5c77a15d1bd42f}{EDX\_CLFLUSH}})}
\DoxyCodeLine{3540     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}CLFLUSH -\/ "{}}); \}}
\DoxyCodeLine{3541     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4a6797d78f8ff5e2faed04e3fdd49d66}{EDX\_DS}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a4a6797d78f8ff5e2faed04e3fdd49d66}{EDX\_DS}})}
\DoxyCodeLine{3542     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}DS -\/ "{}}); \}}
\DoxyCodeLine{3543     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5e42f48d8327853ac9946239b5078f19}{EDX\_ACPI}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a5e42f48d8327853ac9946239b5078f19}{EDX\_ACPI}})}
\DoxyCodeLine{3544     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}ACPI -\/ "{}}); \}}
\DoxyCodeLine{3545     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3a3ef54ca6bc42f3e4815c5c10b66e41}{EDX\_MMX}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a3a3ef54ca6bc42f3e4815c5c10b66e41}{EDX\_MMX}})}
\DoxyCodeLine{3546     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MMX -\/ "{}}); \}}
\DoxyCodeLine{3547     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}{EDX\_FXSR}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}{EDX\_FXSR}})}
\DoxyCodeLine{3548     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}FXSR -\/ "{}}); \}}
\DoxyCodeLine{3549     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1556ce3fb2d89acf7980d369f7ab7d89}{EDX\_SSE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1556ce3fb2d89acf7980d369f7ab7d89}{EDX\_SSE}})}
\DoxyCodeLine{3550     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SSE -\/ "{}}); \}}
\DoxyCodeLine{3551     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c4a6c8eacee56abaf7f7010ae619a4b}{EDX\_SSE2}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c4a6c8eacee56abaf7f7010ae619a4b}{EDX\_SSE2}})}
\DoxyCodeLine{3552     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SSE2 -\/ "{}}); \}}
\DoxyCodeLine{3553     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_adfaf379e276c5129dda2cab7e70846ef}{EDX\_SS}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_adfaf379e276c5129dda2cab7e70846ef}{EDX\_SS}})}
\DoxyCodeLine{3554     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SS -\/ "{}}); \}}
\DoxyCodeLine{3555     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a36c3ca3dc06f341d7b115d20e0764eb2}{EDX\_HTT}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a36c3ca3dc06f341d7b115d20e0764eb2}{EDX\_HTT}})}
\DoxyCodeLine{3556     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}HTT -\/ "{}}); \}}
\DoxyCodeLine{3557     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a89de2f3104e154abe2d289115ef60826}{EDX\_TM}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a89de2f3104e154abe2d289115ef60826}{EDX\_TM}})}
\DoxyCodeLine{3558     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}TM -\/ "{}}); \}}
\DoxyCodeLine{3559     \textcolor{keywordflow}{if}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab25d114021d91efd3861dd1edab22b00}{EDX\_PBE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab25d114021d91efd3861dd1edab22b00}{EDX\_PBE}})}
\DoxyCodeLine{3560     \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PBE -\/ "{}}); \}}
\DoxyCodeLine{3561 }
\DoxyCodeLine{3562     \textcolor{comment}{/* Check for extended features */}}
\DoxyCodeLine{3563     \mbox{\hyperlink{i386_2includes_2cpu_8h_a778401c5a46d7aed9552daa4a4ef591f}{\_cpu\_cpuid}}(\mbox{\hyperlink{x86__64_2src_2cpu_8c_ab9350815e3a1a25336a295b16bc645a6}{CPUID\_INTELEXTENDED\_AVAILABLE}}, (\mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}}*)regs\_ext);}
\DoxyCodeLine{3564     \textcolor{keywordflow}{if}((\mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}})regs\_ext[0] >= (\mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}})\mbox{\hyperlink{x86__64_2src_2cpu_8c_af7dbe270eb49534d54d2a002bdba82f8}{CPUID\_INTELFEATURES}})}
\DoxyCodeLine{3565     \{}
\DoxyCodeLine{3566         \mbox{\hyperlink{i386_2includes_2cpu_8h_a778401c5a46d7aed9552daa4a4ef591f}{\_cpu\_cpuid}}(\mbox{\hyperlink{x86__64_2src_2cpu_8c_af7dbe270eb49534d54d2a002bdba82f8}{CPUID\_INTELFEATURES}}, (\mbox{\hyperlink{stdint_8h_a324c5d28c0d82f502a234ab99efac87a}{uint32\_t}}*)regs\_ext);}
\DoxyCodeLine{3567 }
\DoxyCodeLine{3568         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a818a32e2d1996dd7c79ae06d3aa4c6b6}{EDX\_SYSCALL}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a818a32e2d1996dd7c79ae06d3aa4c6b6}{EDX\_SYSCALL}})}
\DoxyCodeLine{3569         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SYSCALL -\/ "{}}); \}}
\DoxyCodeLine{3570         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac67fcad41aa64234f4334e88f4969b80}{EDX\_MP}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac67fcad41aa64234f4334e88f4969b80}{EDX\_MP}})}
\DoxyCodeLine{3571         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MP -\/ "{}}); \}}
\DoxyCodeLine{3572         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6f8e81fc64a30bc76f7b477629d130cf}{EDX\_XD}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6f8e81fc64a30bc76f7b477629d130cf}{EDX\_XD}})}
\DoxyCodeLine{3573         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}XD -\/ "{}}); \}}
\DoxyCodeLine{3574         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a37965cbef81b0839cca627550f3e915a}{EDX\_MMX\_EX}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a37965cbef81b0839cca627550f3e915a}{EDX\_MMX\_EX}})}
\DoxyCodeLine{3575         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MMX\_EX -\/ "{}}); \}}
\DoxyCodeLine{3576         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}{EDX\_FXSR}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}{EDX\_FXSR}})}
\DoxyCodeLine{3577         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}FXSR -\/ "{}}); \}}
\DoxyCodeLine{3578         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a86d4a58038067bae396c64c68721f180}{EDX\_FXSR\_OPT}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a86d4a58038067bae396c64c68721f180}{EDX\_FXSR\_OPT}})}
\DoxyCodeLine{3579         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}FXSR\_OPT -\/ "{}}); \}}
\DoxyCodeLine{3580         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ade94ed02d5475ab6008229944b594dd0}{EDX\_1GB\_PAGE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ade94ed02d5475ab6008229944b594dd0}{EDX\_1GB\_PAGE}})}
\DoxyCodeLine{3581         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}1GB\_PAGE -\/ "{}}); \}}
\DoxyCodeLine{3582         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0cb3f8b38750485ac9715dcfbc407b9b}{EDX\_RDTSCP}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0cb3f8b38750485ac9715dcfbc407b9b}{EDX\_RDTSCP}})}
\DoxyCodeLine{3583         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}RDTSCP -\/ "{}}); \}}
\DoxyCodeLine{3584         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6fad8a7de471fcd3e77bdecdff29985b}{EDX\_64\_BIT}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a6fad8a7de471fcd3e77bdecdff29985b}{EDX\_64\_BIT}})}
\DoxyCodeLine{3585         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}X64 -\/ "{}}); \}}
\DoxyCodeLine{3586         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa740ebf87f3be11e1cce78672a279e04}{EDX\_3DNOW\_EX}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa740ebf87f3be11e1cce78672a279e04}{EDX\_3DNOW\_EX}})}
\DoxyCodeLine{3587         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}3DNOW\_EX -\/ "{}}); \}}
\DoxyCodeLine{3588         \textcolor{keywordflow}{if}((regs\_ext[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac88d2bc3afe53843e177f2d77e914c9f}{EDX\_3DNOW}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac88d2bc3afe53843e177f2d77e914c9f}{EDX\_3DNOW}})}
\DoxyCodeLine{3589         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}3DNOW -\/ "{}}); \}}
\DoxyCodeLine{3590         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_afd78513cdfb8208f03af6d1966a5868c}{ECX\_LAHF\_LM}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_afd78513cdfb8208f03af6d1966a5868c}{ECX\_LAHF\_LM}})}
\DoxyCodeLine{3591         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}LAHF\_LM -\/ "{}}); \}}
\DoxyCodeLine{3592         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a64d0f0380321c1bd8404fc6eb00d6f4b}{ECX\_CMP\_LEG}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a64d0f0380321c1bd8404fc6eb00d6f4b}{ECX\_CMP\_LEG}})}
\DoxyCodeLine{3593         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}CMP\_LEG -\/ "{}}); \}}
\DoxyCodeLine{3594         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa64685097d9313701e3ea9315c883fa1}{ECX\_SVM}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa64685097d9313701e3ea9315c883fa1}{ECX\_SVM}})}
\DoxyCodeLine{3595         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SVM -\/ "{}}); \}}
\DoxyCodeLine{3596         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aad7afa23878cf3fb18e3a29cf4124bef}{ECX\_EXTAPIC}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aad7afa23878cf3fb18e3a29cf4124bef}{ECX\_EXTAPIC}})}
\DoxyCodeLine{3597         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}EXTAPIC -\/ "{}}); \}}
\DoxyCodeLine{3598         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_afe20e0bff9821f88121b6ecec6629659}{ECX\_CR8\_LEG}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_afe20e0bff9821f88121b6ecec6629659}{ECX\_CR8\_LEG}})}
\DoxyCodeLine{3599         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}CR8\_LEG -\/ "{}}); \}}
\DoxyCodeLine{3600         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae112cb26aa6e69501f90fcbb6d431aed}{ECX\_ABM}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae112cb26aa6e69501f90fcbb6d431aed}{ECX\_ABM}})}
\DoxyCodeLine{3601         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}ABM -\/ "{}}); \}}
\DoxyCodeLine{3602         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae7c287071ff137da9c1152c2d47a2a31}{ECX\_SSE4A}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae7c287071ff137da9c1152c2d47a2a31}{ECX\_SSE4A}})}
\DoxyCodeLine{3603         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SSE4A -\/ "{}}); \}}
\DoxyCodeLine{3604         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_afe1d94d9dd25f0fee610e6d7970a7656}{ECX\_MISASSE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_afe1d94d9dd25f0fee610e6d7970a7656}{ECX\_MISASSE}})}
\DoxyCodeLine{3605         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}MISALIGNED\_SSE -\/ "{}}); \}}
\DoxyCodeLine{3606         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac88914d67b400d2917986302dca76f15}{ECX\_PREFETCH}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac88914d67b400d2917986302dca76f15}{ECX\_PREFETCH}})}
\DoxyCodeLine{3607         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PREFETCH -\/ "{}}); \}}
\DoxyCodeLine{3608         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0682948e99dfc7ac16c1be343f050dfb}{ECX\_OSVW}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a0682948e99dfc7ac16c1be343f050dfb}{ECX\_OSVW}})}
\DoxyCodeLine{3609         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}OSVW -\/ "{}}); \}}
\DoxyCodeLine{3610         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aec3f6bb666b0a59863dde12aba9d2cbb}{ECX\_IBS}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aec3f6bb666b0a59863dde12aba9d2cbb}{ECX\_IBS}})}
\DoxyCodeLine{3611         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}IBS -\/ "{}}); \}}
\DoxyCodeLine{3612         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_affbd63acb3a4e62e3a5d3bfefafc3acd}{ECX\_XOP}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_affbd63acb3a4e62e3a5d3bfefafc3acd}{ECX\_XOP}})}
\DoxyCodeLine{3613         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}XOP -\/ "{}}); \}}
\DoxyCodeLine{3614         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac80f45a29445fe52f7f56ab17d0a6e05}{ECX\_SKINIT}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac80f45a29445fe52f7f56ab17d0a6e05}{ECX\_SKINIT}})}
\DoxyCodeLine{3615         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}SKINIT -\/ "{}}); \}}
\DoxyCodeLine{3616         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a110448e0f526d5d87a62901eb08fd2e5}{ECX\_WDT}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a110448e0f526d5d87a62901eb08fd2e5}{ECX\_WDT}})}
\DoxyCodeLine{3617         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}WDT -\/ "{}}); \}}
\DoxyCodeLine{3618         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a59166c54bc0d83ba62ff288997e98c2c}{ECX\_LWP}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a59166c54bc0d83ba62ff288997e98c2c}{ECX\_LWP}})}
\DoxyCodeLine{3619         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}LWP -\/ "{}}); \}}
\DoxyCodeLine{3620         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab98bea9dde0e743d99d08e6a9a1b2077}{ECX\_FMA4}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab98bea9dde0e743d99d08e6a9a1b2077}{ECX\_FMA4}})}
\DoxyCodeLine{3621         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}FMA4 -\/ "{}}); \}}
\DoxyCodeLine{3622         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a260666eada63753955ccba433dc821de}{ECX\_TCE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a260666eada63753955ccba433dc821de}{ECX\_TCE}})}
\DoxyCodeLine{3623         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}TCE -\/ "{}}); \}}
\DoxyCodeLine{3624         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a90a14d2461c11d0e6fcbda00bb1d316f}{ECX\_NODEIDMSR}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a90a14d2461c11d0e6fcbda00bb1d316f}{ECX\_NODEIDMSR}})}
\DoxyCodeLine{3625         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}NODE\_ID\_MSR -\/ "{}}); \}}
\DoxyCodeLine{3626         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_abab0367bb80c194328b334dd8f586dff}{ECX\_TBM}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_abab0367bb80c194328b334dd8f586dff}{ECX\_TBM}})}
\DoxyCodeLine{3627         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}TMB -\/ "{}}); \}}
\DoxyCodeLine{3628         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa8393fbfd1b0fec5c608aea0d2fbd7a0}{ECX\_TOPOEX}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aa8393fbfd1b0fec5c608aea0d2fbd7a0}{ECX\_TOPOEX}})}
\DoxyCodeLine{3629         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}TOPOEX -\/ "{}}); \}}
\DoxyCodeLine{3630         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae20ed5e0901e8ea672ebdcdc211b36e2}{ECX\_PERF\_CORE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae20ed5e0901e8ea672ebdcdc211b36e2}{ECX\_PERF\_CORE}})}
\DoxyCodeLine{3631         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PERF\_CORE -\/ "{}}); \}}
\DoxyCodeLine{3632         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_afce5fefc432c2bca3bfef484b9b88c62}{ECX\_PERF\_NB}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_afce5fefc432c2bca3bfef484b9b88c62}{ECX\_PERF\_NB}})}
\DoxyCodeLine{3633         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PERF\_NB -\/ "{}}); \}}
\DoxyCodeLine{3634         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a78e09f4feac654e6d81ea4bf44030ea7}{ECX\_DBX}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a78e09f4feac654e6d81ea4bf44030ea7}{ECX\_DBX}})}
\DoxyCodeLine{3635         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}DBX -\/ "{}}); \}}
\DoxyCodeLine{3636         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_aef2a68ea07c5eddf14ec82a0d9297aaf}{ECX\_PERF\_TSC}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_aef2a68ea07c5eddf14ec82a0d9297aaf}{ECX\_PERF\_TSC}})}
\DoxyCodeLine{3637         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}TSC -\/ "{}}); \}}
\DoxyCodeLine{3638         \textcolor{keywordflow}{if}((regs\_ext[2] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a19196c54d382f2f222af82f2e9340837}{ECX\_PCX\_L2I}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a19196c54d382f2f222af82f2e9340837}{ECX\_PCX\_L2I}})}
\DoxyCodeLine{3639         \{ \mbox{\hyperlink{x86__64_2src_2cpu_8c_a20e1a1f3f52cc3a8ef8d9d76b2216d18}{CONCAT\_STR}}(output\_buff, output\_buff\_index, \textcolor{stringliteral}{"{}PCX\_L2I -\/ "{}}); \}}
\DoxyCodeLine{3640     \}}
\DoxyCodeLine{3641 }
\DoxyCodeLine{3642     output\_buff[output\_buff\_index -\/ 2] = \textcolor{charliteral}{'\(\backslash\)n'};}
\DoxyCodeLine{3643     output\_buff[output\_buff\_index -\/ 1] = 0;}
\DoxyCodeLine{3644     \mbox{\hyperlink{kernel__output_8h_a08a2838165fe9beb1f1ec1e41648ccab}{KERNEL\_INFO}}(output\_buff);}
\DoxyCodeLine{3645 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{3646     (void)regs\_ext;}
\DoxyCodeLine{3647 \textcolor{preprocessor}{\#endif }}
\DoxyCodeLine{3648 }
\DoxyCodeLine{3649     \textcolor{comment}{/* Validate features */}}
\DoxyCodeLine{3650     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}{CPU\_ASSERT}}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a540c4fc3352a42253fe3c942f118306e}{EDX\_SEP}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a540c4fc3352a42253fe3c942f118306e}{EDX\_SEP}},}
\DoxyCodeLine{3651                \textcolor{stringliteral}{"{}CPU does not support SYSENTER"{}},}
\DoxyCodeLine{3652                \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0af34805d4cac0b0b395690b9c4e67b275}{OS\_ERR\_NOT\_SUPPORTED}});}
\DoxyCodeLine{3653     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}{CPU\_ASSERT}}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8b0ef1551723fe0271392495d155f9ed}{EDX\_FPU}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8b0ef1551723fe0271392495d155f9ed}{EDX\_FPU}},}
\DoxyCodeLine{3654                \textcolor{stringliteral}{"{}CPU does not support FPU"{}},}
\DoxyCodeLine{3655                \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0af34805d4cac0b0b395690b9c4e67b275}{OS\_ERR\_NOT\_SUPPORTED}});}
\DoxyCodeLine{3656     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}{CPU\_ASSERT}}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab6ab73c8dc4cf7f6d6b24800d7991f3a}{EDX\_TSC}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ab6ab73c8dc4cf7f6d6b24800d7991f3a}{EDX\_TSC}},}
\DoxyCodeLine{3657                \textcolor{stringliteral}{"{}CPU does not support TSC"{}},}
\DoxyCodeLine{3658                \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0af34805d4cac0b0b395690b9c4e67b275}{OS\_ERR\_NOT\_SUPPORTED}});}
\DoxyCodeLine{3659     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}{CPU\_ASSERT}}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad8410aec38ee96c662f35fba3c5ef16b}{EDX\_APIC}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_ad8410aec38ee96c662f35fba3c5ef16b}{EDX\_APIC}},}
\DoxyCodeLine{3660                \textcolor{stringliteral}{"{}CPU does not support APIC"{}},}
\DoxyCodeLine{3661                \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0af34805d4cac0b0b395690b9c4e67b275}{OS\_ERR\_NOT\_SUPPORTED}});}
\DoxyCodeLine{3662     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}{CPU\_ASSERT}}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}{EDX\_FXSR}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a8153a684e9964ae00247a4ca5fd2a22e}{EDX\_FXSR}},}
\DoxyCodeLine{3663                \textcolor{stringliteral}{"{}CPU does not support FX instructions"{}},}
\DoxyCodeLine{3664                \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0af34805d4cac0b0b395690b9c4e67b275}{OS\_ERR\_NOT\_SUPPORTED}});}
\DoxyCodeLine{3665     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}{CPU\_ASSERT}}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1556ce3fb2d89acf7980d369f7ab7d89}{EDX\_SSE}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a1556ce3fb2d89acf7980d369f7ab7d89}{EDX\_SSE}},}
\DoxyCodeLine{3666                \textcolor{stringliteral}{"{}CPU does not support SSE"{}},}
\DoxyCodeLine{3667                \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0af34805d4cac0b0b395690b9c4e67b275}{OS\_ERR\_NOT\_SUPPORTED}});}
\DoxyCodeLine{3668     \mbox{\hyperlink{x86__64_2src_2cpu_8c_ac6dc48072530ac72a9cbf6485259a210}{CPU\_ASSERT}}((regs[3] \& \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c4a6c8eacee56abaf7f7010ae619a4b}{EDX\_SSE2}}) == \mbox{\hyperlink{x86__64_2src_2cpu_8c_a2c4a6c8eacee56abaf7f7010ae619a4b}{EDX\_SSE2}},}
\DoxyCodeLine{3669                \textcolor{stringliteral}{"{}CPU does not support SSE2"{}},}
\DoxyCodeLine{3670                \mbox{\hyperlink{kerror_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0af34805d4cac0b0b395690b9c4e67b275}{OS\_ERR\_NOT\_SUPPORTED}});}
\DoxyCodeLine{3671 }
\DoxyCodeLine{3672     \mbox{\hyperlink{tracing_8h_a631034fc8d54090aa7f8fca47f5f4d58}{KERNEL\_TRACE\_EVENT}}(EVENT\_KERNEL\_VALIDATE\_ARCH\_END, 0);}
\DoxyCodeLine{3673 \}}

\end{DoxyCode}
Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{x86__64_2src_2cpu_8c_a226d3ffd0bd73a0b2f318f3408fdd652_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=295pt]{x86__64_2src_2cpu_8c_a226d3ffd0bd73a0b2f318f3408fdd652_icgraph}
\end{center}
\end{figure}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a7c236c006a94ee861ae115ea0d7eee8a}\label{x86__64_2src_2cpu_8c_a7c236c006a94ee861ae115ea0d7eee8a}} 
\index{cpu.c@{cpu.c}!\_KERNEL\_STACKS\_BASE@{\_KERNEL\_STACKS\_BASE}}
\index{\_KERNEL\_STACKS\_BASE@{\_KERNEL\_STACKS\_BASE}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{\_KERNEL\_STACKS\_BASE}{\_KERNEL\_STACKS\_BASE}}
{\footnotesize\ttfamily \mbox{\hyperlink{stdint_8h_aef44329758059c91c76d334e8fc09700}{int8\+\_\+t}} \+\_\+\+KERNEL\+\_\+\+STACKS\+\_\+\+BASE\hspace{0.3cm}{\ttfamily [extern]}}



Kernel stacks base symbol. 

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}\label{x86__64_2src_2cpu_8c_aca4fd82e983823db5ba886641c00f09c}} 
\index{cpu.c@{cpu.c}!cpu\_gdt@{cpu\_gdt}}
\index{cpu\_gdt@{cpu\_gdt}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_gdt}{cpu\_gdt}}
{\footnotesize\ttfamily \mbox{\hyperlink{stdint_8h_aaa5d1cd013383c889537491c3cfd9aad}{uint64\+\_\+t}} cpu\+\_\+gdt\mbox{[}\mbox{\hyperlink{x86__64_2src_2cpu_8c_a297f2b8ecd7aef9861d7b84527ee0c4e}{GDT\+\_\+\+ENTRY\+\_\+\+COUNT}}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



CPU GDT space in memory. 



Definition at line 1924 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}\label{x86__64_2src_2cpu_8c_a6dca232684b9de11fd6ae6496eb7e7ab}} 
\index{cpu.c@{cpu.c}!cpu\_gdt\_ptr@{cpu\_gdt\_ptr}}
\index{cpu\_gdt\_ptr@{cpu\_gdt\_ptr}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_gdt\_ptr}{cpu\_gdt\_ptr}}
{\footnotesize\ttfamily \mbox{\hyperlink{structgdt__ptr__t}{gdt\+\_\+ptr\+\_\+t}} cpu\+\_\+gdt\+\_\+ptr\hspace{0.3cm}{\ttfamily [static]}}



Kernel GDT structure. 



Definition at line 1926 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_af0898d1c910efe8d3f938c5ea07462f5}\label{x86__64_2src_2cpu_8c_af0898d1c910efe8d3f938c5ea07462f5}} 
\index{cpu.c@{cpu.c}!cpu\_idt@{cpu\_idt}}
\index{cpu\_idt@{cpu\_idt}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_idt}{cpu\_idt}}
{\footnotesize\ttfamily \mbox{\hyperlink{x86__64_2src_2cpu_8c_ae2dd16f12d2d6f7a316ebf32b33d6fdf}{cpu\+\_\+idt\+\_\+entry\+\_\+t}} cpu\+\_\+idt\mbox{[}\mbox{\hyperlink{x86__64_2includes_2cpu__interrupt_8h_ac5ba6506506314600fc35d49780e0072}{IDT\+\_\+\+ENTRY\+\_\+\+COUNT}}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



CPU IDT space in memory. 



Definition at line 1929 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}\label{x86__64_2src_2cpu_8c_ab5dcd2488b3a66d0f60acd8f4fca0ea7}} 
\index{cpu.c@{cpu.c}!cpu\_idt\_ptr@{cpu\_idt\_ptr}}
\index{cpu\_idt\_ptr@{cpu\_idt\_ptr}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_idt\_ptr}{cpu\_idt\_ptr}}
{\footnotesize\ttfamily \mbox{\hyperlink{structidt__ptr__t}{idt\+\_\+ptr\+\_\+t}} cpu\+\_\+idt\+\_\+ptr\hspace{0.3cm}{\ttfamily [static]}}



Kernel IDT structure. 



Definition at line 1931 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ab12f2d49fa89243d2f1b7313ae34eb9a}\label{x86__64_2src_2cpu_8c_ab12f2d49fa89243d2f1b7313ae34eb9a}} 
\index{cpu.c@{cpu.c}!cpu\_int\_handlers@{cpu\_int\_handlers}}
\index{cpu\_int\_handlers@{cpu\_int\_handlers}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_int\_handlers}{cpu\_int\_handlers}}
{\footnotesize\ttfamily uintptr\+\_\+t cpu\+\_\+int\+\_\+handlers\mbox{[}\mbox{\hyperlink{x86__64_2includes_2cpu__interrupt_8h_ac5ba6506506314600fc35d49780e0072}{IDT\+\_\+\+ENTRY\+\_\+\+COUNT}}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Stores the CPU interrupt handlers entry point. 



Definition at line 1937 of file cpu.\+c.

\mbox{\Hypertarget{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}\label{x86__64_2src_2cpu_8c_ae30577c37c707c08ecc8f10c520969ec}} 
\index{cpu.c@{cpu.c}!cpu\_tss@{cpu\_tss}}
\index{cpu\_tss@{cpu\_tss}!cpu.c@{cpu.c}}
\doxysubsubsection{\texorpdfstring{cpu\_tss}{cpu\_tss}}
{\footnotesize\ttfamily \mbox{\hyperlink{structcpu__tss__entry__t}{cpu\+\_\+tss\+\_\+entry\+\_\+t}} cpu\+\_\+tss\mbox{[}\mbox{\hyperlink{config_8h_add08506024a2c5399f9f9f6a797392ef}{MAX\+\_\+\+CPU\+\_\+\+COUNT}}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



CPU TSS structures. 



Definition at line 1934 of file cpu.\+c.

