//********************************************
//
// project file
//
//********************************************

+incdir+../../rtl/
+incdir+../../bench/

../../rtl/ask_mod.v
../../rtl/sin_carrier.v
../../bench/top.v






