// Seed: 998433878
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    output tri id_7,
    input tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    output wand id_11,
    output tri id_12,
    output wor id_13
);
  wire id_15;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  wire  id_6,
    input  tri   id_7,
    output wire  id_8,
    input  tri   id_9,
    output tri0  id_10,
    input  uwire id_11
);
  initial @* id_10 = id_4;
  assign id_10 = 1;
  final id_10 = id_0 - id_3;
  wire id_13;
  module_0(
      id_8, id_5, id_1, id_5, id_2, id_9, id_7, id_10, id_6, id_8, id_1, id_10, id_2, id_8
  );
endmodule
