heat_3d_refsrc_14_Isrc_3_17_9_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - Isrc2))
heat_3d_refsrc_14_Isrc_3_17_9_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - Isrc2))
heat_3d_refsrc_0_Isrc_11_17_5_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else Isnk0)
heat_3d_refsrc_0_Isrc_11_17_5_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else Isnk0)
heat_3d_refsrc_8_Isrc_17_4_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isnk0 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_4_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isnk0 < B1)) then 0 else 1)
heat_3d_refsrc_3_Isrc_10_1_7_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk2 * Isnk0))
heat_3d_refsrc_3_Isrc_10_1_7_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk2 * Isnk0))
heat_3d_refsrc_14_Isrc_12_12_2_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_12_12_2_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_4_5_7_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_5_7_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_18_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_7_18_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_16_1_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_16_1_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_6_12_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_2_6_12_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_3_Isrc_6_14_8_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_3_Isrc_6_14_8_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_9_Isrc_7_10_15_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_10_15_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_8_Isrc_7_9_9_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_17_14_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (Isnk3 - 4))
heat_3d_refsrc_14_Isrc_17_14_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (Isnk3 - 4))
heat_3d_refsrc_7_Isrc_16_17_2_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_16_17_2_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_17_4_5_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk0 - 6))
heat_3d_refsrc_0_Isrc_17_4_5_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk0 - 6))
heat_3d_refsrc_5_Isrc_9_5_2_7_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_13_8_14_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_8_14_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_12_13_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_12_13_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_0_Isrc_2_2_5_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 + 4))
heat_3d_refsrc_0_Isrc_2_2_5_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 + 4))
heat_3d_refsrc_10_Isrc_1_6_10_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_6_10_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_10_13_9_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (Isrc1 - 2))
heat_3d_refsrc_13_Isrc_10_13_9_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (Isrc1 - 2))
heat_3d_refsrc_7_Isrc_14_17_2_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_17_2_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_9_4_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_18_9_4_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_8_13_7_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_8_13_7_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_14_14_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isnk0 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_14_14_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isnk0 < B1)) then 0 else 2)
heat_3d_refsrc_16_Isrc_2_10_10_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_19_14_1_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_19_14_1_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 2)
heat_3d_refsrc_6_Isrc_4_5_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_5_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_4_14_18_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_14_18_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_12_9_2_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_18_Isrc_12_9_2_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_19_Isrc_15_14_16_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_14_16_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_11_Isrc_2_7_10_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (Isnk3 - 2))
heat_3d_refsrc_11_Isrc_2_7_10_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (Isnk3 - 2))
heat_3d_refsrc_19_Isrc_18_7_13_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_7_13_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 1)
heat_3d_refsrc_11_Isrc_14_2_11_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else Isnk3)
heat_3d_refsrc_11_Isrc_14_2_11_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else Isnk3)
heat_3d_refsrc_17_Isrc_3_17_5_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_17_Isrc_3_17_5_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_0_Isrc_6_16_6_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 5))
heat_3d_refsrc_0_Isrc_6_16_6_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 5))
heat_3d_refsrc_16_Isrc_12_12_10_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_14_3_10_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_3_14_7_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_18_15_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_18_16_6_18_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_5_1_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_3_2_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_8_Isrc_6_18_18_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_20_4_6_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_6_6_2_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_5_7_7_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_6_13_7_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_14_13_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_20_13_10_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_6_17_10_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_4_5_12_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_8_15_10_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_9_14_6_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_8_12_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_9_1_3_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_16_10_17_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_17_Isrc_9_17_15_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 6)
heat_3d_refsrc_3_Isrc_9_17_10_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_2_7_12_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_15_14_4_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_18_16_8_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_3_9_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_16_2_12_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_10_18_14_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_12_14_18_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_4_18_12_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_12_8_1_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_14_13_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_4_1_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_21_Isrc_20_15_2_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_11_11_16_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_1_1_3_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_13_12_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_4_5_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_4_8_8_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_7_18_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_1_3_3_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_7_18_18_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_2_3_3_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_18_13_4_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_17_4_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_4_1_1_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_11_7_12_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_10_15_6_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_2_12_10_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_2_18_14_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_12_6_9_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_1_12_17_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_2_10_2_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_4_11_7_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_17_6_6_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_2_7_15_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_2_4_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_7_9_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_18_5_12_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_20_11_14_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_5_2_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_9_12_11_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_5_16_12_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_12_6_18_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_12_16_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_10_1_16_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_11_5_10_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_4_1_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_4_14_12_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_4_1_18_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 6)
heat_3d_refsrc_7_Isrc_2_16_3_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_13_17_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_12_10_14_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_4_15_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_18_14_11_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_14_1_7_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_14_12_11_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_7_14_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_3_2_17_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_3_4_6_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_9_13_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_18_7_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_7_4_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 3)
heat_3d_refsrc_18_Isrc_11_5_6_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_12_8_14_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_12_12_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_14_4_8_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_10_11_3_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_19_Isrc_4_12_1_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_18_14_16_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_12_13_2_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_4_17_7_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_10_11_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_18_Isrc_1_8_18_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_7_2_12_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_17_6_9_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_1_3_10_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_1_Isrc_8_11_2_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_7_2_15_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_10_13_2_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_19_6_12_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_10_12_7_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_3_5_17_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_12_13_15_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_12_1_4_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_5_4_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_19_17_4_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_12_17_18_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_12_16_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_15_17_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_6_5_5_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_16_1_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_5_7_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_7_Isrc_12_16_11_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_4_7_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_1_18_17_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_12_12_8_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_5_3_8_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_5_1_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_18_1_16_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_18_6_16_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_19_1_3_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_6_6_9_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_1_7_17_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_1_13_3_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_4_Isrc_2_4_14_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_13_11_7_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_6_1_3_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_6_16_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_12_16_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_14_8_10_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_3_14_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_20_Isrc_5_5_4_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_5_5_15_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_10_3_3_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_5_14_14_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_1_7_11_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_6_12_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_14_12_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_12_10_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_4_5_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_2_7_15_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_5_3_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_3_14_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_10_5_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_13_7_12_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_12_4_18_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_3_11_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_19_9_8_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_2_6_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_18_2_1_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_12_3_17_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_3_17_1_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_6_Isrc_13_5_12_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_3_14_16_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_2_12_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_2_10_7_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_6_8_11_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_2_14_4_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_19_Isrc_7_4_1_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_12_2_14_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_9_2_14_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_17_14_8_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_6_12_15_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_11_2_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_4_13_16_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_13_6_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_16_1_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_9_Isrc_12_7_10_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_4_6_6_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_1_13_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_15_6_3_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_11_12_5_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_15_16_10_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_4_14_7_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_2_15_18_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_3_13_4_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_11_12_2_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_6_14_12_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_10_12_18_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_10_9_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_3_5_7_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_18_12_16_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_20_6_17_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_4_15_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_19_9_16_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_10_Isrc_4_2_6_11_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_9_3_8_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_8_6_14_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_18_6_3_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_15_6_13_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_15_12_4_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_1_18_5_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_7_16_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_18_1_3_4_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_3_9_3_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_1_11_4_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_12_7_1_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_9_14_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_12_3_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_14_6_1_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_15_5_8_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_3_10_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_19_4_3_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_12_12_2_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_8_18_3_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_9_3_13_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_6_3_17_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_15_16_7_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_12_4_6_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_16_8_8_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_14_12_1_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_12_9_8_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_13_13_12_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_2_11_17_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_14_Isrc_17_9_9_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_4_8_18_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_1_12_16_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_17_12_14_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_4_5_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_15_6_17_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_8_17_7_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_5_17_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else 3)
heat_3d_refsrc_15_Isrc_1_6_3_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_16_17_14_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_19_13_6_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_8_10_7_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_15_17_1_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_13_Isrc_14_16_17_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_17_3_5_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_11_6_1_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_6_2_17_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_8_10_18_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_5_Isrc_2_2_7_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_3_17_12_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_4_12_12_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_7_8_8_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_13_Isrc_8_5_10_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_4_12_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_17_18_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_17_12_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_19_16_2_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_4_5_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_21_Isrc_13_8_12_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_10_11_14_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_17_9_12_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_6_16_3_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_1_7_11_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_2_17_15_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_15_12_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_3_16_10_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_9_Isrc_6_12_7_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_5_14_8_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_3_13_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_2_Isrc_19_6_11_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_5_13_6_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_18_15_17_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_12_14_16_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_16_9_8_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_7_9_11_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_20_14_15_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_13_6_14_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_1_1_16_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_7_3_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_1_8_16_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_11_3_2_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_5_17_4_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_12_Isrc_8_8_6_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_19_11_6_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_19_17_15_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_3_18_11_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_21_Isrc_17_3_6_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_17_3_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_17_6_9_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_14_13_9_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_2_11_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_13_5_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_10_6_5_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_17_10_16_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_13_9_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_20_13_15_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_17_5_15_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_11_11_7_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_18_9_15_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_11_5_8_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_19_6_2_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_2_13_18_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_14_11_17_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_2_2_18_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_17_1_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_6_14_18_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_5_10_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_4_3_16_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_9_14_12_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_1_15_14_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_2_6_13_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_8_9_15_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_17_3_5_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_19_5_3_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_5_9_1_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_12_10_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_5_12_1_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_12_7_12_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_20_17_12_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_19_13_6_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_3_16_8_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_6_5_12_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_13_9_2_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_20_6_4_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_1_1_6_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_8_3_8_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_3_10_5_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_19_8_12_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_8_14_7_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_2_9_13_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_3_2_10_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_15_13_5_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_8_18_5_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_15_5_4_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_13_11_16_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_5_1_5_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_1_13_4_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_3_6_12_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_14_8_7_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_6_9_7_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_11_1_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_1_10_11_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_12_18_18_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_2_6_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_15_10_14_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_15_14_7_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_17_1_3_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_2_8_6_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_15_2_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_17_3_10_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_2_11_3_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_0_Isrc_3_1_6_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_13_6_13_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_10_6_15_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_17_6_3_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_20_18_13_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_13_15_16_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_3_Isrc_1_4_11_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_3_4_12_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_1_18_16_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_3_17_10_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_1_Isrc_4_7_7_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_18_6_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_14_9_6_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_16_6_14_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_2_14_11_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_16_Isrc_15_5_15_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_11_12_4_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_7_1_5_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_9_7_3_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_12_7_3_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_3_13_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_5_1_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_2_18_11_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_6_10_11_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_18_1_1_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_3_4_7_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_1_3_10_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_18_14_6_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_7_7_16_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_3_18_12_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_10_7_8_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_5_10_12_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_8_6_7_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_17_7_17_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_2_5_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_12_7_9_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_2_13_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_4_1_3_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_12_9_17_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_9_14_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_16_6_14_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_4_18_5_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_1_11_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_7_Isrc_3_12_15_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_3_1_14_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_10_17_15_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_20_8_3_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_13_2_12_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_5_13_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_21_Isrc_20_18_10_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_6_2_17_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_7_4_12_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_7_12_12_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_8_12_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_6_8_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_2_15_18_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_15_2_15_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_20_16_16_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_14_16_9_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_17_2_1_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_20_8_14_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_9_9_14_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_11_8_12_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_17_6_5_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_8_6_2_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_10_6_2_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_11_4_12_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_19_6_10_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_4_17_3_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_15_12_13_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_12_11_14_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_11_12_3_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_9_14_1_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_18_3_12_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_7_16_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_11_14_12_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_12_18_8_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_3_7_7_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_1_7_4_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_11_17_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_8_12_13_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_1_9_10_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_16_Isrc_1_9_17_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_15_8_12_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_10_18_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_19_15_15_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_7_9_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_14_17_8_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_15_12_12_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_5_13_18_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_7_18_2_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_11_5_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_12_4_15_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_16_15_3_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_13_15_17_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_5_15_6_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_14_10_1_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_6_1_18_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_11_5_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_7_13_15_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_8_13_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_6_8_14_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_10_17_15_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_14_6_16_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_5_10_18_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_4_16_13_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_6_1_13_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_5_12_8_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_4_13_5_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_12_1_11_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_16_7_10_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_11_11_9_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_5_Isrc_15_6_6_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_1_6_11_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_8_17_16_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_11_1_10_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_9_4_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_5_7_10_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_9_14_13_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk2 < Isrc1) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_16_Isrc_19_10_10_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_12_15_13_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_13_14_13_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_14_1_4_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < Isrc3) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_6_Isrc_5_6_15_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_6_7_16_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_15_6_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_10_3_4_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_12_6_15_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_16_13_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_15_Isrc_4_4_4_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_8_Isrc_8_12_8_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_12_10_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_8_16_2_15_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_18_4_5_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_14_9_12_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_11_9_11_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_3_10_18_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_5_17_6_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_12_8_9_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_5_16_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_9_10_15_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_18_16_16_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_13_Isrc_3_13_10_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_15_17_17_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_15_15_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_14_1_10_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_3_8_2_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_13_12_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_8_17_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_6_12_10_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_12_5_16_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_1_4_15_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_6_11_8_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_7_6_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_3_3_13_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_17_11_13_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_14_15_10_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_13_6_12_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_19_1_7_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_12_18_7_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_2_12_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_16_4_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_4_Isrc_15_13_4_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_17_12_8_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_2_8_16_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_10_Isrc_6_11_3_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_6_12_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_18_6_3_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_8_1_8_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_10_1_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_2_Isrc_3_7_10_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_4_2_10_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_3_17_1_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_6_9_2_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_3_5_10_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_1_4_17_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_2_5_6_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_11_16_11_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_13_18_6_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_9_10_1_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_12_14_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_2_12_4_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_16_15_13_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_0_Isrc_3_2_13_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_13_16_10_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_18_18_8_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_14_14_5_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_19_8_15_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_4_17_9_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_18_6_16_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_4_5_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_10_1_17_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_6_16_10_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_6_3_9_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_11_4_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_18_13_14_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_9_13_6_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_20_8_18_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_20_4_15_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_1_17_10_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_17_5_3_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_3_6_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_19_13_4_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_6_14_5_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_7_5_18_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_14_4_16_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_13_1_6_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_3_9_13_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_19_17_1_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_11_16_6_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_15_14_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_16_12_1_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_9_1_6_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_4_8_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_18_18_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_11_4_17_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_20_6_12_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_9_18_1_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_9_8_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_15_5_1_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_14_7_1_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_12_15_7_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_18_11_2_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_18_17_5_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_9_9_8_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_4_13_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_8_15_16_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_2_13_14_15_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_4_10_11_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_3_11_12_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_18_11_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_8_17_6_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_3_11_17_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_13_15_6_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_6_1_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_11_17_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_13_3_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_2_14_13_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_3_14_17_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_11_8_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_20_5_6_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_20_3_2_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_10_12_12_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_4_6_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_8_12_16_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_7_5_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_6_7_18_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_19_6_14_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_3_15_6_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_18_3_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_20_12_12_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_16_7_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_8_11_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_9_6_15_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_13_5_4_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_15_15_3_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_6_1_12_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_18_10_14_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_18_Isrc_1_7_11_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_16_Isrc_6_8_6_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_19_7_9_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_6_7_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_6_4_11_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_16_9_6_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_12_16_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_15_12_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_5_2_17_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_16_1_2_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_9_10_14_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_3_9_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_7_1_6_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_3_1_14_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 5))
heat_3d_refsrc_5_Isrc_6_6_9_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_5_7_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_7_18_1_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_6_6_17_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_1_3_14_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_13_3_11_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_5_3_4_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_5_3_12_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_5_12_3_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_7_11_6_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_11_18_5_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_13_16_4_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_12_14_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_5_2_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_15_Isrc_6_14_15_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_18_18_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_3_10_9_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_1_14_13_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_5_10_9_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_12_14_6_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_20_6_2_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_1_17_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_12_12_18_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_11_3_10_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_13_8_15_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_12_8_8_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_2_6_14_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_6_8_12_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_4_17_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_6_9_14_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_13_11_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_19_13_6_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_2_18_7_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_15_Isrc_6_8_2_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_2_13_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_7_16_15_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_11_11_11_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_5_5_18_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_11_Isrc_18_16_13_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_12_12_4_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_7_5_7_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_2_Isrc_1_3_3_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_2_15_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_3_6_2_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_1_5_4_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_4_4_9_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_11_10_10_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_14_2_15_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_13_Isrc_19_16_9_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_12_8_11_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_16_12_4_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_10_6_10_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_13_3_12_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_13_12_9_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_4_11_7_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_6_12_17_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_2_4_12_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_12_16_8_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_3_9_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_3_10_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_20_3_11_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_6_9_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_7_2_15_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 6)
heat_3d_refsrc_3_Isrc_15_15_10_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_16_16_13_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_1_7_2_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_4_5_2_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_3_2_7_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_15_12_16_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_16_10_4_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_10_6_7_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_18_13_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else ((4 + 5) * (B0 - 2)))
heat_3d_refsrc_16_Isrc_3_12_8_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_12_17_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_3_12_11_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_2_17_9_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_12_14_11_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_1_6_18_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_1_11_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_17_12_14_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_15_5_4_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_9_6_5_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_16_1_17_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_3_14_11_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_2_15_1_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_5_9_3_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_8_16_12_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_7_17_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_17_9_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_8_8_12_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_3_17_10_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_7_9_2_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_19_4_6_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_3_3_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_1_8_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_3_18_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_20_Isrc_18_15_7_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_14_Isrc_12_1_6_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_11_8_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_12_10_14_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_6_13_15_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_2_1_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_4_8_6_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_13_1_17_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_2_7_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_9_3_16_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_8_6_11_11_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_3_5_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_1_Isrc_5_12_3_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_6_4_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_6_10_14_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_11_11_11_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_20_6_16_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_3_1_10_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_3_18_6_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_19_12_13_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_7_4_9_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_12_12_11_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_18_6_3_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_8_4_15_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_4_5_14_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_18_2_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_10_10_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_19_17_18_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_9_8_4_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_11_12_10_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_3_6_15_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_14_15_6_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_15_2_9_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_6_16_7_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_13_14_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_12_4_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_20_12_3_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_3_9_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_11_6_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_1_2_10_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_14_13_13_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_12_6_11_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_14_2_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_6_14_7_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_16_4_17_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_1_4_10_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_15_7_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_14_4_3_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_13_Isrc_1_8_10_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_8_14_5_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_18_18_9_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_14_11_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_1_6_3_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_9_11_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_2_17_2_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_11_8_7_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_10_17_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_12_10_10_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_20_17_6_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_3_7_15_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_16_Isrc_7_11_14_18_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_8_18_10_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_8_11_6_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_18_3_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_9_9_15_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_4_3_10_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_15_7_9_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_15_Isrc_12_17_14_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_9_14_6_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_13_4_5_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_4_8_14_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_12_4_16_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_14_4_16_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_7_10_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_12_14_8_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_8_14_12_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_16_2_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_12_2_12_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_17_17_7_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_14_17_3_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_5_14_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_12_2_5_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_4_8_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_18_8_13_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_5_15_16_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_13_2_18_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_20_3_9_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_8_1_5_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_10_16_14_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_5_3_3_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_12_2_16_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_10_4_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_6_14_13_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_15_1_6_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_6_15_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_13_5_14_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_3_Isrc_6_3_15_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_9_6_2_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_16_7_14_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_5_5_16_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_19_5_16_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_6_16_4_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_3_17_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_14_1_12_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_17_3_10_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_18_4_17_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_10_14_13_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_4_14_17_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_17_9_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_1_4_8_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_2_5_14_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_18_6_2_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_17_13_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_18_Isrc_15_8_6_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_3_10_5_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_12_5_4_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_17_11_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_18_12_7_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_13_4_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_12_14_10_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_10_18_8_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_12_14_11_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_18_18_9_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_9_10_1_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_2_7_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_17_12_13_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_9_18_12_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_2_7_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_3_15_9_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_11_7_3_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_8_9_13_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_6_11_8_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_19_2_1_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else (5 + 5))
heat_3d_refsrc_14_Isrc_7_7_16_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_8_16_5_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_19_Isrc_5_1_1_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_9_7_2_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_1_18_15_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_3_6_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_12_13_3_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_18_9_10_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_14_6_2_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_19_11_9_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_9_Isrc_17_9_9_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_6_5_1_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_11_7_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_6_16_13_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_20_14_6_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_3_17_16_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 5))
heat_3d_refsrc_7_Isrc_1_18_10_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_17_4_1_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_4_10_16_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 5))
heat_3d_refsrc_9_Isrc_17_17_5_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_14_Isrc_11_4_3_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_12_3_8_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_5_10_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_16_7_7_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_18_Isrc_3_10_13_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_9_15_4_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_18_12_7_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_1_2_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (5 + 6)
heat_3d_refsrc_11_Isrc_13_9_2_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_18_6_18_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_4_15_6_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_1_13_15_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_19_16_1_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_2_16_1_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_11_16_5_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_5_Isrc_6_5_7_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_3_18_17_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_17_6_5_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_16_18_7_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_20_7_17_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 6)
