

================================================================
== Vitis HLS Report for 'gemver_Pipeline_VITIS_LOOP_14_1_loop_2'
================================================================
* Date:           Sun Jun 23 03:30:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65553|    65553|  0.328 ms|  0.328 ms|  65553|  65553|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1_loop_2  |    65551|    65551|        17|          1|          1|  65536|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln201 = alloca i32 1"   --->   Operation 21 'alloca' 'add_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:13]   --->   Operation 23 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln13 = store i17 0, i17 %ii" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:13]   --->   Operation 31 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln14 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 32 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln18 = store i9 0, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 33 'store' 'store_ln18' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 35 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.12ns)   --->   "%icmp_ln14 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 36 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.12ns)   --->   "%add_ln14 = add i17 %indvar_flatten_load, i17 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 37 'add' 'add_ln14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc17, void %for.inc41.preheader.exitStub" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 38 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.90ns)   --->   "%icmp_ln18 = icmp_eq  i9 %j_load, i9 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 41 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%select_ln13 = select i1 %icmp_ln18, i9 0, i9 %j_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:13]   --->   Operation 42 'select' 'select_ln13' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.90ns)   --->   "%add_ln14_1 = add i9 %i_load, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 43 'add' 'add_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%select_ln14_1 = select i1 %icmp_ln18, i9 %add_ln14_1, i9 %i_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 44 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %select_ln14_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 45 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%u1_addr = getelementptr i32 %u1, i64 0, i64 %zext_ln14" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:15]   --->   Operation 46 'getelementptr' 'u1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.29ns)   --->   "%u1_load = load i8 %u1_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:15]   --->   Operation 47 'load' 'u1_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%u2_addr = getelementptr i32 %u2, i64 0, i64 %zext_ln14" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:16]   --->   Operation 48 'getelementptr' 'u2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%u2_load = load i8 %u2_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:16]   --->   Operation 49 'load' 'u2_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %select_ln13" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 50 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln18" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 51 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.29ns)   --->   "%v1_load = load i8 %v1_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 52 'load' 'v1_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr i32 %v2, i64 0, i64 %zext_ln18" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 53 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%v2_load = load i8 %v2_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 54 'load' 'v2_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/1] (0.90ns)   --->   "%add_ln18 = add i9 %select_ln13, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 55 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln14 = store i17 %add_ln14, i17 %indvar_flatten" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 56 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_2 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln14 = store i9 %select_ln14_1, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 57 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln18 = store i9 %add_ln18, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 59 [1/2] (1.29ns)   --->   "%u1_load = load i8 %u1_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:15]   --->   Operation 59 'load' 'u1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/2] (1.29ns)   --->   "%u2_load = load i8 %u2_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:16]   --->   Operation 60 'load' 'u2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 61 [1/2] (1.29ns)   --->   "%v1_load = load i8 %v1_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 61 'load' 'v1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/2] (1.29ns)   --->   "%v2_load = load i8 %v2_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 62 'load' 'v2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%u11 = bitcast i32 %u1_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:15]   --->   Operation 63 'bitcast' 'u11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%u22 = bitcast i32 %u2_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:16]   --->   Operation 64 'bitcast' 'u22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %v1_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 65 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [4/4] (2.78ns)   --->   "%mul = fmul i32 %u11, i32 %bitcast_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 66 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %v2_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 67 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [4/4] (2.78ns)   --->   "%mul1 = fmul i32 %u22, i32 %bitcast_ln19_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 68 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 69 [3/4] (2.78ns)   --->   "%mul = fmul i32 %u11, i32 %bitcast_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 69 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [3/4] (2.78ns)   --->   "%mul1 = fmul i32 %u22, i32 %bitcast_ln19_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 70 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 71 [2/4] (2.78ns)   --->   "%mul = fmul i32 %u11, i32 %bitcast_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 71 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [2/4] (2.78ns)   --->   "%mul1 = fmul i32 %u22, i32 %bitcast_ln19_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 72 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 73 [1/4] (2.78ns)   --->   "%mul = fmul i32 %u11, i32 %bitcast_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 73 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/4] (2.78ns)   --->   "%mul1 = fmul i32 %u22, i32 %bitcast_ln19_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 74 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 75 [5/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 75 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 76 [4/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 76 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 77 [3/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 77 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%add_ln201_load = load i17 %add_ln201" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 78 'load' 'add_ln201_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%ii_load = load i17 %ii" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 79 'load' 'ii_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.32ns)   --->   "%select_ln14 = select i1 %icmp_ln18, i17 %add_ln201_load, i17 %ii_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 80 'select' 'select_ln14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i17 %select_ln14" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 81 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i9 %select_ln13" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 82 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (1.12ns)   --->   "%add_ln19 = add i16 %zext_ln18_1, i16 %trunc_ln14" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 84 'add' 'add_ln19' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %add_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 85 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 86 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [2/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 87 'load' 'A_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 88 [1/1] (1.12ns)   --->   "%add_ln20 = add i17 %select_ln14, i17 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:20]   --->   Operation 88 'add' 'add_ln20' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.46ns)   --->   "%store_ln13 = store i17 %select_ln14, i17 %ii" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:13]   --->   Operation 89 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln20 = store i17 %add_ln20, i17 %add_ln201" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:20]   --->   Operation 90 'store' 'store_ln20' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 91 [1/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 91 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 92 'load' 'A_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 93 'bitcast' 'bitcast_ln19_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [5/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 94 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 95 [4/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 95 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 96 [3/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 96 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 97 [2/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 97 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 98 [1/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 98 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_1_loop_2_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 101 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %add1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 102 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (1.29ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_3, i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 103 'store' 'store_ln19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 104 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [16]  (0.460 ns)

 <State 2>: 2.651ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', HLS-benchmarks/C-Slow/gemver/gemver.cpp:18) on local variable 'j', HLS-benchmarks/C-Slow/gemver/gemver.cpp:18 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln18', HLS-benchmarks/C-Slow/gemver/gemver.cpp:18) [33]  (0.902 ns)
	'select' operation 9 bit ('select_ln13', HLS-benchmarks/C-Slow/gemver/gemver.cpp:13) [34]  (0.387 ns)
	'add' operation 9 bit ('add_ln18', HLS-benchmarks/C-Slow/gemver/gemver.cpp:18) [66]  (0.902 ns)
	'store' operation 0 bit ('store_ln18', HLS-benchmarks/C-Slow/gemver/gemver.cpp:18) of variable 'add_ln18', HLS-benchmarks/C-Slow/gemver/gemver.cpp:18 on local variable 'j', HLS-benchmarks/C-Slow/gemver/gemver.cpp:18 [72]  (0.460 ns)

 <State 3>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('u1_load', HLS-benchmarks/C-Slow/gemver/gemver.cpp:15) on array 'u1' [41]  (1.297 ns)

 <State 4>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [52]  (2.787 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [52]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [52]  (2.787 ns)

 <State 7>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [52]  (2.787 ns)

 <State 8>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [57]  (3.579 ns)

 <State 9>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [57]  (3.579 ns)

 <State 10>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [57]  (3.579 ns)

 <State 11>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [57]  (3.579 ns)

 <State 12>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [57]  (3.579 ns)

 <State 13>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [63]  (3.579 ns)

 <State 14>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [63]  (3.579 ns)

 <State 15>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [63]  (3.579 ns)

 <State 16>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [63]  (3.579 ns)

 <State 17>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) [63]  (3.579 ns)

 <State 18>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln19', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19) of variable 'bitcast_ln19_3', HLS-benchmarks/C-Slow/gemver/gemver.cpp:19 on array 'A' [65]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
