/dts-v1/;

#include <dt-bindings/gpio/gpio.h>

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "freechips,rocket-chip-dev";
	model = "freechips,rocket-chip-vcu128";

	chosen {
		bootargs = "earlycon console=ttyS0,115200n8";
		stdout-path = "/soc/serial@60200000";
	};

	aliases {
		serial0 = &uart0;
		spi0 = &qspi0;
		eth0 = &eth0;
		i2c0 = &i2c0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <500000>;

		cpu0: cpu@0 {
			clock-frequency = <50000000>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <1>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&ram0>;
			reg = <0x0>;
			riscv,isa = "rv64imafdcZicsr_Zifencei_Zihpm_Zba_Zbb_Zbc_Zbkb_Zbkc_Zbkx_Zbs_Zknd_Zkne_Zknh_Zksed_Zksh_Xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			cpu0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		cpu1: cpu@1 {
			clock-frequency = <50000000>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <1>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&ram0>;
			reg = <0x1>;
			riscv,isa = "rv64imafdcZicsr_Zifencei_Zihpm_Zba_Zbb_Zbc_Zbkb_Zbkc_Zbkx_Zbs_Zknd_Zkne_Zknh_Zksed_Zksh_Xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			cpu1_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	ram0: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x20000000>;
	};
	clocks {
		axi_clk: axi_clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <100000000>;
		};
	};
	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "freechips,rocketchip-unknown-soc", "simple-bus";
		ranges;

		clk100M: clk100M {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <100000000>;
		};
		clint0: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&cpu0_intc 3 &cpu0_intc 7 &cpu1_intc 3 &cpu1_intc 7>;
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
		};
		error0: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x0 0x3000 0x0 0x1000>;
		};
		plic0: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&cpu0_intc 11 &cpu0_intc 9 &cpu1_intc 11 &cpu1_intc 9>;
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <6>;
		};
		mmio0: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x0 0x60000000 0x60000000 0x20000000>;
		};
		boot_rom0: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x0 0x10000 0x0 0x10000>;
			reg-names = "mem";
		};
		pbus0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
		uart0: serial@60200000 {
			compatible = "ns16550a";
			reg = <0x0 0x60200000 0x0 0x2000>;
			reg-shift = <2>;
			reg-offset = <0x1000>;
			clock-frequency = <100000000>;
			interrupts-extended = <&plic0 1>;
		};
		qspi0: spi@60100000 {
			compatible = "xlnx,xps-spi-2.00.a";
			reg = <0x0 0x60100000 0x0 0x1000>;
			fifo-size = <256>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts-extended = <&plic0 2>;
			xlnx,num-ss-bits = <0x1>;
			status = "disabled";

			// 256MB
			flash@0 {
				compatible = "mt25qu02g", "jedec,spi-nor";
				reg = <0>;
				spi-max-frequency = <30000000>;

				partitions {
					compatible = "fixed-partitions";
					#address-cells = <1>;
					#size-cells = <1>;

					// 128MiB bitstream
					partition@0 {
						label = "bitstream";
						reg = <0x0 0x8000000>;
					};

					// 16MiB data partition
					partition@100000 {
						label = "data";
						reg = <0x8000000 0x1000000>;
					};
				};
			};
		};
		eth_dma0: eth_dma@60300000 {
			reg = <0x0 0x60300000 0x0 0x10000>;
			interrupts-extended = <&plic0 5 &plic0 4>; // TX, RX
		};
		eth0: eth0@60400000 {
			compatible = "xlnx,axi-ethernet-1.00.a";
			reg = <0x0 0x60400000 0x0 0x10000>;
			mac-address = [00 11 22 33 44 55];
			device_type = "network";
			axistream-connected = <&eth_dma0>;
			phy-handle = <&ti_dp83867>;
			phy-mode = "sgmii";
			interrupts-extended = <&plic0 3>;
			clock-names = "s_axi_lite_clk", "axis_clk";
			clocks = <&axi_clk>, <&axi_clk>;

			mdio: mdio {
				#address-cells = <1>;
				#size-cells = <0>;
				// reset-gpios = <&tca6416a 6 GPIO_ACTIVE_LOW>;
				// reset-delay-us = <2>;

				// PCS/PMA PHY
				xilinx_phy: phy@0 {
					#phy-cells = <1>;
					device_type = "ethernet-phy";
					reg = <0>;
				};

				// External PHY
				ti_dp83867: phy@3 {
					#phy-cells = <1>;
					device_type = "ethernet-phy";
					reg = <3>;
					ti,sgmii-ref-clock-output-enable;
					ti,dp83867-rxctrl-strap-quirk;
				};
			};
		};
		i2c0: i2c@60500000 {
			compatible = "xlnx,xps-iic-2.00.a";
			reg = <0x0 0x60500000 0x0 0x10000>;
			#size-cells = <0>;
			#address-cells = <1>;
			clock-frequency = <1000>;
			interrupts-extended = <&plic0 6>;
			clocks = <&clk100M>;

			// GPIO Expander
			tca6416a: gpio@20 {
				compatible = "ti,tca6416";
				reg = <0x20>;
				#gpio-cells = <2>;
				gpio-controller;
			};
		};
	};
};