// Seed: 3100689002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_7;
  wire  id_8;
  assign id_4 = id_7 * 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1
    , id_31,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output uwire id_8,
    input logic id_9,
    input wire id_10,
    input wand id_11,
    output supply1 id_12,
    output logic id_13,
    output wand id_14,
    input wire id_15,
    input tri id_16,
    input wand id_17,
    input wand id_18,
    output wor id_19,
    input tri0 id_20,
    output logic id_21,
    output uwire id_22,
    output logic id_23,
    output logic id_24,
    input wor id_25,
    input uwire id_26
    , id_32,
    input wor id_27
    , id_33,
    input supply1 id_28,
    output wor id_29
);
  reg id_34, id_35;
  wor id_36 = 1;
  module_0(
      id_36, id_36, id_36, id_36, id_36, id_36
  );
  always_comb @(posedge 1 or posedge 1) begin
    if (id_33) id_35 <= 1;
    else begin
      fork
        id_29 = id_27;
        id_31 <= id_33;
        disable id_37;
      join_none
      id_21 <= 1;
      id_24 = id_33;
      id_13 <= id_9;
      id_31 = 1;
      id_23 <= ~id_32;
    end
    disable id_38;
  end
  wire id_39;
endmodule
