/*
 * Copyright (c) 2018-2022, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include "dt-bindings/clock/tegra234-clock.h"

//#if defined(SGX_YUV_GMSL2)
#include "sgx-yuv-gmsl2.dtsi"
//#endif

/* camera control gpio definitions */
#define CAM0_RST_L		TEGRA234_MAIN_GPIO(H, 3)
#define CAM0_PWDN		TEGRA234_MAIN_GPIO(H, 6)
#define CAM1_RST_L		TEGRA234_MAIN_GPIO(AC, 1)
#define CAM1_PWDN		TEGRA234_MAIN_GPIO(AC, 0)
#define CAM_VDD_SYS_EN	TEGRA234_MAIN_GPIO(AC, 7)

#define IMU_INT1		TEGRA234_AON_GPIO(CC, 2)
#define IMU_INT2		TEGRA234_AON_GPIO(CC, 3)
#define IMU_INT3		TEGRA234_AON_GPIO(CC, 1)
#define IMU_INT4		TEGRA234_AON_GPIO(CC, 0)

#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)


/ {
	gpio@2200000 {
		camera-control-output-low {
			gpio-hog;
			output-low;
			gpios = <CAM0_RST_L 1 CAM0_PWDN 0 CAM1_RST_L 1 CAM1_PWDN 0 CAM_VDD_SYS_EN 0>;
			label = "cam0-rst", "cam0-pwdn","cam1-rst", "cam1-pwdn", "cam_vdd_sys_en";
		};
	};

	i2c@3180000 {
		tca9543@70 {
			compatible = "nxp,pca9543";
			reg = <0x70>;
			#address-cells = <1>;
			#size-cells = <0>;
			skip_mux_detect = "yes";
			vif-supply = <&p3737_vdd_1v8_sys>;
			vcc-supply = <&p3737_vdd_1v8_sys>;
			vcc-pullup-supply = <&battery_reg>;
			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;

			i2c@0 {
				reg = <0>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;

				max96712_0@29 {
					compatible = "nvidia,max96712_0";
					reg = <0x29>;
				};

				cam_0@1a {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					der_id = <0>;//
					reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					poc-gpios = <&tegra_main_gpio CAM_VDD_SYS_EN GPIO_ACTIVE_HIGH>;
				};
				cam_1@1b {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					der_id = <0>;//
					reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					poc-gpios = <&tegra_main_gpio CAM_VDD_SYS_EN GPIO_ACTIVE_HIGH>;
				};
				cam_2@1c {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					der_id = <0>;//
					reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					poc-gpios = <&tegra_main_gpio CAM_VDD_SYS_EN GPIO_ACTIVE_HIGH>;
				};
				cam_3@1d {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					der_id = <0>;//
					reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					poc-gpios = <&tegra_main_gpio CAM_VDD_SYS_EN GPIO_ACTIVE_HIGH>;
				};
			};
		
			i2c@1 {
				reg = <1>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;

				max96712_1@2d {
					compatible = "nvidia,max96712_1";
					reg = <0x2d>;
				};

				cam_4@1a {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					der_id = <1>;//
					reset-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
					poc-gpios = <&tegra_main_gpio CAM_VDD_SYS_EN GPIO_ACTIVE_HIGH>;
				};
				cam_5@1b {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					der_id = <1>;//
					reset-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
					poc-gpios = <&tegra_main_gpio CAM_VDD_SYS_EN GPIO_ACTIVE_HIGH>;
				};
				cam_6@1c {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					der_id = <1>;//
					reset-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
					poc-gpios = <&tegra_main_gpio CAM_VDD_SYS_EN GPIO_ACTIVE_HIGH>;
				};
				cam_7@1d {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					der_id = <1>;//
					reset-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
					poc-gpios = <&tegra_main_gpio CAM_VDD_SYS_EN GPIO_ACTIVE_HIGH>;
				};
			};
		};
	};

	i2c@31e0000 {
		bmi088@68 {
			compatible = "bmi,bmi088";
			accel_i2c_addr = <0x18>;
			status = "okay";
			reg = <0x68>;
			accel_irq_gpio = <&tegra_aon_gpio IMU_INT1 GPIO_ACTIVE_HIGH>;
			gyro_irq_gpio = <&tegra_aon_gpio IMU_INT3 GPIO_ACTIVE_HIGH>;
			accel_matrix = [01 00 00 00 01 00 00 00 01];
			gyro_matrix = [01 00 00 00 01 00 00 00 01];
			accel_reg_0x53 = <0x0A>;
			gyro_reg_0x16 = <0x01>;
			gyro_reg_0x18 = <0x01>;
		};
	};
};
