<stg><name>max_pool.1</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %m_0 = phi i5 [ 0, %0 ], [ %m, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln73 = icmp eq i5 %m_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %m = add i5 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln73, label %7, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="5">
<![CDATA[
.preheader3.preheader:0  %zext_ln83 = zext i5 %m_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader3.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %m_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="9">
<![CDATA[
.preheader3.preheader:2  %zext_ln83_1 = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader3.preheader:3  %tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %m_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="6">
<![CDATA[
.preheader3.preheader:4  %zext_ln83_2 = zext i6 %tmp_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3.preheader:5  %sub_ln83 = sub i10 %zext_ln83_1, %zext_ln83_2

]]></Node>
<StgValue><ssdm name="sub_ln83"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="10">
<![CDATA[
.preheader3.preheader:6  %sext_ln83 = sext i10 %sub_ln83 to i33

]]></Node>
<StgValue><ssdm name="sext_ln83"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader3.preheader:7  %tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %m_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="8">
<![CDATA[
.preheader3.preheader:8  %zext_ln87 = zext i8 %tmp_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3.preheader:9  %sub_ln87 = sub i9 %zext_ln87, %zext_ln83

]]></Node>
<StgValue><ssdm name="sub_ln87"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="9">
<![CDATA[
.preheader3.preheader:10  %sext_ln87 = sext i9 %sub_ln87 to i10

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:11  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0  %i_0 = phi i3 [ 0, %.preheader3.preheader ], [ %i, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %icmp_ln75 = icmp eq i3 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln75, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader.preheader:0  %x = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %zext_ln80 = zext i4 %x to i32

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:2  %add_ln80 = add i4 2, %x

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %zext_ln80_1 = zext i4 %add_ln80 to i32

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="3">
<![CDATA[
.preheader.preheader:4  %zext_ln87_1 = zext i3 %i_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:5  %add_ln87 = add i10 %sext_ln87, %zext_ln87_1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:6  %sext_ln87_1 = sext i10 %add_ln87 to i11

]]></Node>
<StgValue><ssdm name="sext_ln87_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:7  %trunc_ln87 = trunc i10 %add_ln87 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader.preheader:8  %p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln87, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:9  %sub_ln87_1 = sub i11 %p_shl3_cast, %sext_ln87_1

]]></Node>
<StgValue><ssdm name="sub_ln87_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i3 [ %j, %6 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln77 = icmp eq i3 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln77, label %.preheader3.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:0  %y = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_0, i1 false)

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
:1  %zext_ln81 = zext i4 %y to i32

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %add_ln81 = add i4 %y, 2

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
:3  %zext_ln81_1 = zext i4 %add_ln81 to i32

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %max_record_0 = phi half [ 0xFFF0000000000000, %1 ], [ %max_record_1, %5 ]

]]></Node>
<StgValue><ssdm name="max_record_0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %x_0 = phi i32 [ %zext_ln80, %1 ], [ %x_1, %5 ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln80 = icmp slt i32 %x_0, %zext_ln80_1

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln80, label %3, label %6

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="33" op_0_bw="32">
<![CDATA[
:0  %sext_ln83_1 = sext i32 %x_0 to i33

]]></Node>
<StgValue><ssdm name="sext_ln83_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %add_ln83 = add i33 %sext_ln83_1, %sext_ln83

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="33">
<![CDATA[
:2  %trunc_ln83 = trunc i33 %add_ln83 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
:3  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln83, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="33">
<![CDATA[
:4  %trunc_ln83_1 = trunc i33 %add_ln83 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
:5  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %trunc_ln83_1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %sub_ln83_1 = sub i13 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="sub_ln83_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="3">
<![CDATA[
:0  %zext_ln87_2 = zext i3 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln87_2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln87_1 = add i11 %sub_ln87_1, %zext_ln87_2

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln87_3 = zext i11 %add_ln87_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_3"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_addr = getelementptr [784 x half]* %out_r, i64 0, i64 %zext_ln87_3

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:4  store half %max_record_0, half* %out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %max_record_1 = phi half [ %max_record_0, %3 ], [ %max_record_2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="max_record_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %y_0 = phi i32 [ %zext_ln81, %3 ], [ %y_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln81 = icmp slt i32 %y_0, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln81, label %._crit_edge, label %5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:0  %trunc_ln83_2 = trunc i32 %y_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln83_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:1  %add_ln83_1 = add i13 %sub_ln83_1, %trunc_ln83_2

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge:2  %zext_ln83_3 = zext i13 %add_ln83_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_3"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %in_addr = getelementptr [3136 x half]* %in_r, i64 0, i64 %zext_ln83_3

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge:4  %max_record = load half* %in_addr, align 2

]]></Node>
<StgValue><ssdm name="max_record"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %y_1 = add nsw i32 1, %y_0

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_1 = add nsw i32 %x_0, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge:4  %max_record = load half* %in_addr, align 2

]]></Node>
<StgValue><ssdm name="max_record"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:5  %tmp = fcmp ogt half %max_record, %max_record_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:6  %max_record_2 = select i1 %tmp, half %max_record, half %max_record_1

]]></Node>
<StgValue><ssdm name="max_record_2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8  br label %4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="103" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="106" from="StgValue_105" to="m_0" fromId="105" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="br_ln73" to="m_0" fromId="9" toId="10">
</dataflow>
<dataflow id="108" from="m" to="m_0" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln0" to="m_0" fromId="44" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="110" from="m_0" to="icmp_ln73" fromId="10" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln73" fromId="111" toId="11">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="113" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_115" to="empty" fromId="115" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_115" to="empty" fromId="115" toId="12">
</dataflow>
<dataflow id="118" from="StgValue_115" to="empty" fromId="115" toId="12">
</dataflow>
<dataflow id="119" from="m_0" to="m" fromId="10" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_120" to="m" fromId="120" toId="13">
</dataflow>
<dataflow id="122" from="icmp_ln73" to="br_ln73" fromId="11" toId="14">
</dataflow>
<dataflow id="123" from="m_0" to="zext_ln83" fromId="10" toId="15">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_s" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="m_0" to="tmp_s" fromId="10" toId="16">
</dataflow>
<dataflow id="128" from="StgValue_127" to="tmp_s" fromId="127" toId="16">
</dataflow>
<dataflow id="129" from="tmp_s" to="zext_ln83_1" fromId="16" toId="17">
</dataflow>
<dataflow id="131" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_1" fromId="130" toId="18">
</dataflow>
<dataflow id="132" from="m_0" to="tmp_1" fromId="10" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_133" to="tmp_1" fromId="133" toId="18">
</dataflow>
<dataflow id="135" from="tmp_1" to="zext_ln83_2" fromId="18" toId="19">
</dataflow>
<dataflow id="136" from="zext_ln83_1" to="sub_ln83" fromId="17" toId="20">
</dataflow>
<dataflow id="137" from="zext_ln83_2" to="sub_ln83" fromId="19" toId="20">
</dataflow>
<dataflow id="138" from="sub_ln83" to="sext_ln83" fromId="20" toId="21">
</dataflow>
<dataflow id="140" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_2" fromId="139" toId="22">
</dataflow>
<dataflow id="141" from="m_0" to="tmp_2" fromId="10" toId="22">
</dataflow>
<dataflow id="143" from="StgValue_142" to="tmp_2" fromId="142" toId="22">
</dataflow>
<dataflow id="144" from="tmp_2" to="zext_ln87" fromId="22" toId="23">
</dataflow>
<dataflow id="145" from="zext_ln87" to="sub_ln87" fromId="23" toId="24">
</dataflow>
<dataflow id="146" from="zext_ln83" to="sub_ln87" fromId="15" toId="24">
</dataflow>
<dataflow id="147" from="sub_ln87" to="sext_ln87" fromId="24" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_142" to="i_0" fromId="142" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="br_ln75" to="i_0" fromId="26" toId="28">
</dataflow>
<dataflow id="150" from="i" to="i_0" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="br_ln0" to="i_0" fromId="55" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="152" from="i_0" to="icmp_ln75" fromId="28" toId="29">
</dataflow>
<dataflow id="154" from="StgValue_153" to="icmp_ln75" fromId="153" toId="29">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecLoopTripCount" to="empty_49" fromId="113" toId="30">
</dataflow>
<dataflow id="157" from="StgValue_156" to="empty_49" fromId="156" toId="30">
</dataflow>
<dataflow id="158" from="StgValue_156" to="empty_49" fromId="156" toId="30">
</dataflow>
<dataflow id="159" from="StgValue_156" to="empty_49" fromId="156" toId="30">
</dataflow>
<dataflow id="160" from="i_0" to="i" fromId="28" toId="31">
</dataflow>
<dataflow id="162" from="StgValue_161" to="i" fromId="161" toId="31">
</dataflow>
<dataflow id="163" from="icmp_ln75" to="br_ln75" fromId="29" toId="32">
</dataflow>
<dataflow id="165" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="x" fromId="164" toId="33">
</dataflow>
<dataflow id="166" from="i_0" to="x" fromId="28" toId="33">
</dataflow>
<dataflow id="167" from="StgValue_133" to="x" fromId="133" toId="33">
</dataflow>
<dataflow id="168" from="x" to="zext_ln80" fromId="33" toId="34">
</dataflow>
<dataflow id="170" from="StgValue_169" to="add_ln80" fromId="169" toId="35">
</dataflow>
<dataflow id="171" from="x" to="add_ln80" fromId="33" toId="35">
</dataflow>
<dataflow id="172" from="add_ln80" to="zext_ln80_1" fromId="35" toId="36">
</dataflow>
<dataflow id="173" from="i_0" to="zext_ln87_1" fromId="28" toId="37">
</dataflow>
<dataflow id="174" from="sext_ln87" to="add_ln87" fromId="25" toId="38">
</dataflow>
<dataflow id="175" from="zext_ln87_1" to="add_ln87" fromId="37" toId="38">
</dataflow>
<dataflow id="176" from="add_ln87" to="sext_ln87_1" fromId="38" toId="39">
</dataflow>
<dataflow id="177" from="add_ln87" to="trunc_ln87" fromId="38" toId="40">
</dataflow>
<dataflow id="179" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="p_shl3_cast" fromId="178" toId="41">
</dataflow>
<dataflow id="180" from="trunc_ln87" to="p_shl3_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="181" from="StgValue_142" to="p_shl3_cast" fromId="142" toId="41">
</dataflow>
<dataflow id="182" from="p_shl3_cast" to="sub_ln87_1" fromId="41" toId="42">
</dataflow>
<dataflow id="183" from="sext_ln87_1" to="sub_ln87_1" fromId="39" toId="42">
</dataflow>
<dataflow id="184" from="j" to="j_0" fromId="48" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="br_ln77" to="j_0" fromId="73" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="186" from="StgValue_142" to="j_0" fromId="142" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="br_ln77" to="j_0" fromId="43" toId="45">
</dataflow>
<dataflow id="188" from="j_0" to="icmp_ln77" fromId="45" toId="46">
</dataflow>
<dataflow id="189" from="StgValue_153" to="icmp_ln77" fromId="153" toId="46">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopTripCount" to="empty_50" fromId="113" toId="47">
</dataflow>
<dataflow id="191" from="StgValue_156" to="empty_50" fromId="156" toId="47">
</dataflow>
<dataflow id="192" from="StgValue_156" to="empty_50" fromId="156" toId="47">
</dataflow>
<dataflow id="193" from="StgValue_156" to="empty_50" fromId="156" toId="47">
</dataflow>
<dataflow id="194" from="j_0" to="j" fromId="45" toId="48">
</dataflow>
<dataflow id="195" from="StgValue_161" to="j" fromId="161" toId="48">
</dataflow>
<dataflow id="196" from="icmp_ln77" to="br_ln77" fromId="46" toId="49">
</dataflow>
<dataflow id="197" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="y" fromId="164" toId="50">
</dataflow>
<dataflow id="198" from="j_0" to="y" fromId="45" toId="50">
</dataflow>
<dataflow id="199" from="StgValue_133" to="y" fromId="133" toId="50">
</dataflow>
<dataflow id="200" from="y" to="zext_ln81" fromId="50" toId="51">
</dataflow>
<dataflow id="201" from="y" to="add_ln81" fromId="50" toId="52">
</dataflow>
<dataflow id="202" from="StgValue_169" to="add_ln81" fromId="169" toId="52">
</dataflow>
<dataflow id="203" from="add_ln81" to="zext_ln81_1" fromId="52" toId="53">
</dataflow>
<dataflow id="205" from="StgValue_204" to="max_record_0" fromId="204" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln80" to="max_record_0" fromId="54" toId="56">
</dataflow>
<dataflow id="207" from="max_record_1" to="max_record_0" fromId="74" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="br_ln80" to="max_record_0" fromId="85" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="209" from="zext_ln80" to="x_0" fromId="34" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="br_ln80" to="x_0" fromId="54" toId="57">
</dataflow>
<dataflow id="211" from="x_1" to="x_0" fromId="84" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="212" from="br_ln80" to="x_0" fromId="85" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="213" from="x_0" to="icmp_ln80" fromId="57" toId="58">
</dataflow>
<dataflow id="214" from="zext_ln80_1" to="icmp_ln80" fromId="36" toId="58">
</dataflow>
<dataflow id="215" from="icmp_ln80" to="br_ln80" fromId="58" toId="59">
</dataflow>
<dataflow id="216" from="x_0" to="sext_ln83_1" fromId="57" toId="60">
</dataflow>
<dataflow id="217" from="sext_ln83_1" to="add_ln83" fromId="60" toId="61">
</dataflow>
<dataflow id="218" from="sext_ln83" to="add_ln83" fromId="21" toId="61">
</dataflow>
<dataflow id="219" from="add_ln83" to="trunc_ln83" fromId="61" toId="62">
</dataflow>
<dataflow id="221" from="_ssdm_op_BitConcatenate.i13.i9.i4" to="p_shl4_cast" fromId="220" toId="63">
</dataflow>
<dataflow id="222" from="trunc_ln83" to="p_shl4_cast" fromId="62" toId="63">
</dataflow>
<dataflow id="223" from="StgValue_127" to="p_shl4_cast" fromId="127" toId="63">
</dataflow>
<dataflow id="224" from="add_ln83" to="trunc_ln83_1" fromId="61" toId="64">
</dataflow>
<dataflow id="226" from="_ssdm_op_BitConcatenate.i13.i12.i1" to="p_shl5_cast" fromId="225" toId="65">
</dataflow>
<dataflow id="227" from="trunc_ln83_1" to="p_shl5_cast" fromId="64" toId="65">
</dataflow>
<dataflow id="228" from="StgValue_133" to="p_shl5_cast" fromId="133" toId="65">
</dataflow>
<dataflow id="229" from="p_shl4_cast" to="sub_ln83_1" fromId="63" toId="66">
</dataflow>
<dataflow id="230" from="p_shl5_cast" to="sub_ln83_1" fromId="65" toId="66">
</dataflow>
<dataflow id="231" from="j_0" to="zext_ln87_2" fromId="45" toId="68">
</dataflow>
<dataflow id="232" from="sub_ln87_1" to="add_ln87_1" fromId="42" toId="69">
</dataflow>
<dataflow id="233" from="zext_ln87_2" to="add_ln87_1" fromId="68" toId="69">
</dataflow>
<dataflow id="234" from="add_ln87_1" to="zext_ln87_3" fromId="69" toId="70">
</dataflow>
<dataflow id="235" from="out_r" to="out_addr" fromId="104" toId="71">
</dataflow>
<dataflow id="237" from="StgValue_236" to="out_addr" fromId="236" toId="71">
</dataflow>
<dataflow id="238" from="zext_ln87_3" to="out_addr" fromId="70" toId="71">
</dataflow>
<dataflow id="239" from="max_record_0" to="store_ln87" fromId="56" toId="72">
</dataflow>
<dataflow id="240" from="out_addr" to="store_ln87" fromId="71" toId="72">
</dataflow>
<dataflow id="241" from="max_record_0" to="max_record_1" fromId="56" toId="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="br_ln81" to="max_record_1" fromId="67" toId="74">
</dataflow>
<dataflow id="243" from="max_record_2" to="max_record_1" fromId="88" toId="74">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="br_ln81" to="max_record_1" fromId="89" toId="74">
<BackEdge/>
</dataflow>
<dataflow id="245" from="zext_ln81" to="y_0" fromId="51" toId="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="br_ln81" to="y_0" fromId="67" toId="75">
</dataflow>
<dataflow id="247" from="y_1" to="y_0" fromId="83" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="248" from="br_ln81" to="y_0" fromId="89" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="249" from="y_0" to="icmp_ln81" fromId="75" toId="76">
</dataflow>
<dataflow id="250" from="zext_ln81_1" to="icmp_ln81" fromId="53" toId="76">
</dataflow>
<dataflow id="251" from="icmp_ln81" to="br_ln81" fromId="76" toId="77">
</dataflow>
<dataflow id="252" from="y_0" to="trunc_ln83_2" fromId="75" toId="78">
</dataflow>
<dataflow id="253" from="sub_ln83_1" to="add_ln83_1" fromId="66" toId="79">
</dataflow>
<dataflow id="254" from="trunc_ln83_2" to="add_ln83_1" fromId="78" toId="79">
</dataflow>
<dataflow id="255" from="add_ln83_1" to="zext_ln83_3" fromId="79" toId="80">
</dataflow>
<dataflow id="256" from="in_r" to="in_addr" fromId="103" toId="81">
</dataflow>
<dataflow id="257" from="StgValue_236" to="in_addr" fromId="236" toId="81">
</dataflow>
<dataflow id="258" from="zext_ln83_3" to="in_addr" fromId="80" toId="81">
</dataflow>
<dataflow id="259" from="in_addr" to="max_record" fromId="81" toId="82">
</dataflow>
<dataflow id="261" from="StgValue_260" to="y_1" fromId="260" toId="83">
</dataflow>
<dataflow id="262" from="y_0" to="y_1" fromId="75" toId="83">
</dataflow>
<dataflow id="263" from="x_0" to="x_1" fromId="57" toId="84">
</dataflow>
<dataflow id="264" from="StgValue_260" to="x_1" fromId="260" toId="84">
</dataflow>
<dataflow id="265" from="in_addr" to="max_record" fromId="81" toId="86">
</dataflow>
<dataflow id="266" from="max_record" to="tmp" fromId="86" toId="87">
</dataflow>
<dataflow id="267" from="max_record_1" to="tmp" fromId="74" toId="87">
</dataflow>
<dataflow id="268" from="tmp" to="max_record_2" fromId="87" toId="88">
</dataflow>
<dataflow id="269" from="max_record" to="max_record_2" fromId="86" toId="88">
</dataflow>
<dataflow id="270" from="max_record_1" to="max_record_2" fromId="74" toId="88">
</dataflow>
<dataflow id="271" from="icmp_ln73" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="272" from="icmp_ln75" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="273" from="icmp_ln77" to="StgValue_4" fromId="46" toId="4">
</dataflow>
<dataflow id="274" from="icmp_ln80" to="StgValue_5" fromId="58" toId="5">
</dataflow>
<dataflow id="275" from="icmp_ln81" to="StgValue_6" fromId="76" toId="6">
</dataflow>
</dataflows>


</stg>
