// Seed: 461605690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  type_9 id_7 (
      .id_0(id_4),
      .id_1(1'b0),
      .id_2(1'h0)
  );
  logic id_8;
  always @(posedge id_3) begin
    id_6 <= id_5;
    id_6 <= 1;
  end
endmodule
