
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -141.60

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -1.08

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -1.08

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.77 source latency sa10_sr[3]$_DFF_P_/CLK ^
  -0.68 target latency sa22_sr[3]$_DFF_P_/CLK ^
  -0.01 CRPR
--------------
   0.07 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: key[98] (input port clocked by clk)
Endpoint: u0.w[0][2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 v input external delay
     1    0.01    0.00    0.00    0.60 v key[98] (in)
                                         key[98] (net)
                  0.00    0.00    0.60 v input126/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.07    0.16    0.18    0.78 v input126/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net213 (net)
                  0.16    0.00    0.78 v _16770_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.11    0.89 ^ _16770_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _07944_ (net)
                  0.10    0.00    0.89 ^ _16771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.05    0.04    0.94 v _16771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00311_ (net)
                  0.05    0.00    0.94 v u0.w[0][2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  0.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    1.20    0.46    0.38    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.46    0.00    0.52 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.24    0.12    0.23    0.76 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    0.76 ^ u0.w[0][2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    0.76   clock reconvergence pessimism
                          0.10    0.86   library hold time
                                  0.86   data required time
-----------------------------------------------------------------------------
                                  0.86   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u0.w[2][25]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u3.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    1.21    0.47    0.39    0.53 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.47    0.00    0.53 ^ clkbuf_leaf_6_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    35    0.26    0.12    0.24    0.77 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_6_clk (net)
                  0.12    0.00    0.77 ^ u0.w[2][25]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     5    0.18    0.36    0.59    1.36 ^ u0.w[2][25]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         u0.w[2][25] (net)
                  0.36    0.00    1.36 ^ _16434_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.29    1.65 v _16434_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07681_ (net)
                  0.08    0.00    1.65 v _16435_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.06    0.23    0.41    2.06 ^ _16435_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07682_ (net)
                  0.23    0.00    2.06 ^ _16438_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.03    0.09    0.17    2.23 ^ _16438_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _07685_ (net)
                  0.09    0.00    2.23 ^ _16440_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.05    0.16    0.11    2.34 v _16440_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _07687_ (net)
                  0.16    0.00    2.34 v _16442_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.18    0.42    0.30    2.64 ^ _16442_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15650_ (net)
                  0.42    0.00    2.64 ^ _18622_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     7    0.12    0.19    0.16    2.80 v _18622_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _15639_ (net)
                  0.19    0.00    2.80 v _31912_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     3    0.08    0.18    0.44    3.24 ^ _31912_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _15642_ (net)
                  0.18    0.00    3.24 ^ _18643_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     2    0.05    0.13    0.12    3.36 v _18643_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09751_ (net)
                  0.13    0.00    3.36 v _18644_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     6    0.13    0.40    0.29    3.65 ^ _18644_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _09752_ (net)
                  0.40    0.00    3.65 ^ _18645_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.09    0.21    0.15    3.80 v _18645_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _09753_ (net)
                  0.21    0.00    3.80 v _18732_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     8    0.13    0.16    0.15    3.94 ^ _18732_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _09840_ (net)
                  0.16    0.00    3.94 ^ _18763_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.10    0.08    4.02 v _18763_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09871_ (net)
                  0.10    0.00    4.02 v _18764_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.15    4.17 ^ _18764_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09872_ (net)
                  0.22    0.00    4.17 ^ _18765_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.16    0.12    4.29 v _18765_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09873_ (net)
                  0.16    0.00    4.29 v _18783_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.18    0.13    4.42 ^ _18783_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09891_ (net)
                  0.18    0.00    4.42 ^ _18784_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.14    0.10    4.52 v _18784_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09892_ (net)
                  0.14    0.00    4.52 v _18785_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.05    0.16    0.14    4.66 ^ _18785_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00024_ (net)
                  0.16    0.00    4.66 ^ u0.u3.d[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.66   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.17    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.13    3.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    3.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    1.20    0.46    0.35    3.47 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.46    0.00    3.47 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.24    0.12    0.21    3.69 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    3.69 ^ u0.u3.d[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.01    3.70   clock reconvergence pessimism
                         -0.12    3.58   library setup time
                                  3.58   data required time
-----------------------------------------------------------------------------
                                  3.58   data required time
                                 -4.66   data arrival time
-----------------------------------------------------------------------------
                                 -1.08   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u0.w[2][25]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u3.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    1.21    0.47    0.39    0.53 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.47    0.00    0.53 ^ clkbuf_leaf_6_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    35    0.26    0.12    0.24    0.77 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_6_clk (net)
                  0.12    0.00    0.77 ^ u0.w[2][25]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     5    0.18    0.36    0.59    1.36 ^ u0.w[2][25]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         u0.w[2][25] (net)
                  0.36    0.00    1.36 ^ _16434_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.29    1.65 v _16434_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07681_ (net)
                  0.08    0.00    1.65 v _16435_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.06    0.23    0.41    2.06 ^ _16435_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07682_ (net)
                  0.23    0.00    2.06 ^ _16438_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.03    0.09    0.17    2.23 ^ _16438_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _07685_ (net)
                  0.09    0.00    2.23 ^ _16440_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.05    0.16    0.11    2.34 v _16440_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _07687_ (net)
                  0.16    0.00    2.34 v _16442_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.18    0.42    0.30    2.64 ^ _16442_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15650_ (net)
                  0.42    0.00    2.64 ^ _18622_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     7    0.12    0.19    0.16    2.80 v _18622_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _15639_ (net)
                  0.19    0.00    2.80 v _31912_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     3    0.08    0.18    0.44    3.24 ^ _31912_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _15642_ (net)
                  0.18    0.00    3.24 ^ _18643_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     2    0.05    0.13    0.12    3.36 v _18643_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09751_ (net)
                  0.13    0.00    3.36 v _18644_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     6    0.13    0.40    0.29    3.65 ^ _18644_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _09752_ (net)
                  0.40    0.00    3.65 ^ _18645_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.09    0.21    0.15    3.80 v _18645_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _09753_ (net)
                  0.21    0.00    3.80 v _18732_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     8    0.13    0.16    0.15    3.94 ^ _18732_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _09840_ (net)
                  0.16    0.00    3.94 ^ _18763_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.10    0.08    4.02 v _18763_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09871_ (net)
                  0.10    0.00    4.02 v _18764_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.15    4.17 ^ _18764_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09872_ (net)
                  0.22    0.00    4.17 ^ _18765_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.16    0.12    4.29 v _18765_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09873_ (net)
                  0.16    0.00    4.29 v _18783_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.18    0.13    4.42 ^ _18783_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09891_ (net)
                  0.18    0.00    4.42 ^ _18784_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.14    0.10    4.52 v _18784_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09892_ (net)
                  0.14    0.00    4.52 v _18785_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.05    0.16    0.14    4.66 ^ _18785_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00024_ (net)
                  0.16    0.00    4.66 ^ u0.u3.d[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.66   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.17    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.13    3.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    3.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    1.20    0.46    0.35    3.47 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.46    0.00    3.47 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.24    0.12    0.21    3.69 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    3.69 ^ u0.u3.d[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.01    3.70   clock reconvergence pessimism
                         -0.12    3.58   library setup time
                                  3.58   data required time
-----------------------------------------------------------------------------
                                  3.58   data required time
                                 -4.66   data arrival time
-----------------------------------------------------------------------------
                                 -1.08   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.0215988159179688

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7220

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.24358220398426056

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9035

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[2][25]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u3.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.39    0.53 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.77 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.77 ^ u0.w[2][25]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.59    1.36 ^ u0.w[2][25]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.29    1.65 v _16434_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.41    2.06 ^ _16435_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.17    2.23 ^ _16438_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.11    2.34 v _16440_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.30    2.64 ^ _16442_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.16    2.80 v _18622_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.44    3.24 ^ _31912_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.12    3.36 v _18643_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.29    3.65 ^ _18644_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.15    3.80 v _18645_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.15    3.94 ^ _18732_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.08    4.02 v _18763_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.15    4.17 ^ _18764_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.12    4.29 v _18765_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.13    4.42 ^ _18783_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.10    4.52 v _18784_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.14    4.66 ^ _18785_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.00    4.66 ^ u0.u3.d[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.66   data arrival time

   3.00    3.00   clock clk (rise edge)
   0.00    3.00   clock source latency
   0.00    3.00 ^ clk (in)
   0.13    3.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.35    3.47 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    3.69 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    3.69 ^ u0.u3.d[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.01    3.70   clock reconvergence pessimism
  -0.12    3.58   library setup time
           3.58   data required time
---------------------------------------------------------
           3.58   data required time
          -4.66   data arrival time
---------------------------------------------------------
          -1.08   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.35    0.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.69 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.69 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.46    1.14 ^ u0.w[1][14]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.05    1.19 v _16669_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    1.19 v u0.w[1][14]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           1.19   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.39    0.53 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.76 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.76 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
  -0.07    0.69   clock reconvergence pessimism
   0.10    0.79   library hold time
           0.79   data required time
---------------------------------------------------------
           0.79   data required time
          -1.19   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6908

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.7577

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.6585

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-1.0784

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-23.149082

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.58e-01   1.64e-01   3.40e-07   5.22e-01   4.3%
Combinational          5.61e+00   5.71e+00   3.63e-06   1.13e+01  93.8%
Clock                  1.36e-01   9.39e-02   1.65e-07   2.30e-01   1.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.10e+00   5.97e+00   4.13e-06   1.21e+01 100.0%
                          50.6%      49.4%       0.0%
