<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="63" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="225" />
   <clocksource preferredWidth="223" />
   <frequency preferredWidth="213" />
  </columns>
 </clocktable>
 <window width="973" height="693" x="408" y="179" />
 <library expandedCategories="Project,Library" />
 <hdlexample language="VERILOG" />
 <generation
   simulation="VERILOG"
   path="_PROJECT_NAME_"
   block_symbol_file="1"
   testbench_system="NONE"
   testbench_simulation="VERILOG" />
</preferences>
