// Seed: 1319825020
module module_0 #(
    parameter id_4 = 32'd18
) (
    id_1,
    id_2
);
  inout wand id_2;
  output wire id_1;
  reg [-1 : -1  !=  (  -1  ==  1  )] id_3;
  assign id_2 = -1;
  wire _id_4;
  always @(1'b0) begin : LABEL_0
    id_3 = {id_2{id_4}};
  end
  wire id_5;
  logic [1 'b0 : id_4] id_6 = id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  input wire id_1;
  wire id_3;
endmodule
