{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530526275115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530526275116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 02 19:11:14 2018 " "Processing started: Mon Jul 02 19:11:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530526275116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530526275116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530526275116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1530526276134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526276202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526276202 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(703) " "Verilog HDL warning at FPGA_Processing.v(703): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 703 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1530526276208 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(705) " "Verilog HDL warning at FPGA_Processing.v(705): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1530526276208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Processing " "Found entity 1: FPGA_Processing" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526276208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526276208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526276214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526276214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Processing " "Elaborating entity \"FPGA_Processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530526277042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "evenframe FPGA_Processing.v(79) " "Verilog HDL or VHDL warning at FPGA_Processing.v(79): object \"evenframe\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277044 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IMAGE FPGA_Processing.v(85) " "Verilog HDL or VHDL warning at FPGA_Processing.v(85): object \"IMAGE\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277430 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XL_addr FPGA_Processing.v(214) " "Verilog HDL or VHDL warning at FPGA_Processing.v(214): object \"XL_addr\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277515 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XR_addr FPGA_Processing.v(214) " "Verilog HDL or VHDL warning at FPGA_Processing.v(214): object \"XR_addr\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277515 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "YT_addr FPGA_Processing.v(215) " "Verilog HDL or VHDL warning at FPGA_Processing.v(215): object \"YT_addr\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277515 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "YB_addr FPGA_Processing.v(215) " "Verilog HDL or VHDL warning at FPGA_Processing.v(215): object \"YB_addr\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277515 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LT FPGA_Processing.v(217) " "Verilog HDL or VHDL warning at FPGA_Processing.v(217): object \"LT\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277515 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CT FPGA_Processing.v(217) " "Verilog HDL or VHDL warning at FPGA_Processing.v(217): object \"CT\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277515 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RT FPGA_Processing.v(217) " "Verilog HDL or VHDL warning at FPGA_Processing.v(217): object \"RT\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277515 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LM FPGA_Processing.v(218) " "Verilog HDL or VHDL warning at FPGA_Processing.v(218): object \"LM\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277516 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RM FPGA_Processing.v(218) " "Verilog HDL or VHDL warning at FPGA_Processing.v(218): object \"RM\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277516 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LB FPGA_Processing.v(219) " "Verilog HDL or VHDL warning at FPGA_Processing.v(219): object \"LB\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277516 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CB FPGA_Processing.v(219) " "Verilog HDL or VHDL warning at FPGA_Processing.v(219): object \"CB\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277516 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RB FPGA_Processing.v(219) " "Verilog HDL or VHDL warning at FPGA_Processing.v(219): object \"RB\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530526277516 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(165) " "Verilog HDL assignment warning at FPGA_Processing.v(165): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277559 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(166) " "Verilog HDL assignment warning at FPGA_Processing.v(166): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277559 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(167) " "Verilog HDL assignment warning at FPGA_Processing.v(167): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277560 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(168) " "Verilog HDL assignment warning at FPGA_Processing.v(168): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277560 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(169) " "Verilog HDL assignment warning at FPGA_Processing.v(169): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277560 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(173) " "Verilog HDL assignment warning at FPGA_Processing.v(173): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277560 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(174) " "Verilog HDL assignment warning at FPGA_Processing.v(174): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277560 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(175) " "Verilog HDL assignment warning at FPGA_Processing.v(175): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277560 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(176) " "Verilog HDL assignment warning at FPGA_Processing.v(176): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277560 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(177) " "Verilog HDL assignment warning at FPGA_Processing.v(177): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526277561 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CM FPGA_Processing.v(242) " "Verilog HDL Always Construct warning at FPGA_Processing.v(242): inferring latch(es) for variable \"CM\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530526284868 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 FPGA_Processing.v(313) " "Verilog HDL assignment warning at FPGA_Processing.v(313): truncated value with size 12 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526284869 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 FPGA_Processing.v(314) " "Verilog HDL assignment warning at FPGA_Processing.v(314): truncated value with size 12 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526284869 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 FPGA_Processing.v(315) " "Verilog HDL assignment warning at FPGA_Processing.v(315): truncated value with size 12 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530526284869 "|FPGA_Processing"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vdd FPGA_Processing.v(665) " "Verilog HDL Always Construct warning at FPGA_Processing.v(665): variable \"vdd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 665 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530526284882 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "FPGA_Processing.v(665) " "Verilog HDL Synthesis Attribute warning at FPGA_Processing.v(665): ignoring full_case attribute on case statement with explicit default case item" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 665 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1530526284883 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[0\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[0\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[1\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[1\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[2\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[2\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[3\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[3\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[4\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[4\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[5\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[5\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[6\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[6\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[7\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[7\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[8\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[8\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[9\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[9\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[10\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[10\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289632 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[11\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[11\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[12\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[12\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[13\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[13\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[14\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[14\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[15\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[15\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[16\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[16\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[17\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[17\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[18\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[18\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[19\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[19\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[20\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[20\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[21\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[21\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[22\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[22\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CM\[23\] FPGA_Processing.v(242) " "Inferred latch for \"CM\[23\]\" at FPGA_Processing.v(242)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530526289633 "|FPGA_Processing"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "IMAGE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"IMAGE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1530526290006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "FPGA_Processing.v" "pll_inst" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526290365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100 " "Parameter \"clk0_multiply_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290366 ""}  } { { "pll.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530526290366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526290440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526290440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FPGA_Processing.v" "RAM_inst" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290488 ""}  } { { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530526290488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49g1 " "Found entity 1: altsyncram_49g1" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526290581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526290581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_49g1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated " "Elaborating entity \"altsyncram_49g1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526290654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526290654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_49g1.tdf" "decode3" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pob " "Found entity 1: mux_pob" {  } { { "db/mux_pob.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/mux_pob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526290725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526290725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pob RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|mux_pob:mux2 " "Elaborating entity \"mux_pob\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|mux_pob:mux2\"" {  } { { "db/altsyncram_49g1.tdf" "mux2" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530526290727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u14 " "Found entity 1: altsyncram_0u14" {  } { { "db/altsyncram_0u14.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_0u14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526291816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526291816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526291980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526291980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526292077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526292077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pei " "Found entity 1: cntr_pei" {  } { { "db/cntr_pei.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/cntr_pei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526292203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526292203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526292278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526292278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526292393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526292393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526292501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526292501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526292570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526292570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526292666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526292666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530526292733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530526292733 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526292807 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1014 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1037 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1083 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a64 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a65 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a66 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a67 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a68 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a69 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a70 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a71 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 1681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a88 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2072 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a89 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a90 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a91 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a92 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a93 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a94 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a95 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a112 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a113 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a114 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a115 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2693 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a116 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2716 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a117 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2739 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a118 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2762 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a119 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 2785 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a136 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3176 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a137 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a138 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3222 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a139 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a140 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a141 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3291 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a142 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a143 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a160 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3728 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a161 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a162 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3774 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a163 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a164 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a165 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3843 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a166 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a167 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 3889 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a184 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 4280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a185 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 4303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a186 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 4326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a187 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 4349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a188 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 4372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a189 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 4395 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a190 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 4418 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a191 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_49g1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_49g1.tdf" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/db/altsyncram_49g1.tdf" 4441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/RAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 632 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526293284 "|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ram_block1a191"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1530526293284 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1530526293284 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[15\] " "Converted tri-state buffer \"vmem_data\[15\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[14\] " "Converted tri-state buffer \"vmem_data\[14\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[13\] " "Converted tri-state buffer \"vmem_data\[13\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[12\] " "Converted tri-state buffer \"vmem_data\[12\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[11\] " "Converted tri-state buffer \"vmem_data\[11\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[10\] " "Converted tri-state buffer \"vmem_data\[10\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[9\] " "Converted tri-state buffer \"vmem_data\[9\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[0\] " "Converted tri-state buffer \"vmem_data\[0\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[8\] " "Converted tri-state buffer \"vmem_data\[8\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[1\] " "Converted tri-state buffer \"vmem_data\[1\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[7\] " "Converted tri-state buffer \"vmem_data\[7\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[2\] " "Converted tri-state buffer \"vmem_data\[2\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[6\] " "Converted tri-state buffer \"vmem_data\[6\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[3\] " "Converted tri-state buffer \"vmem_data\[3\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[4\] " "Converted tri-state buffer \"vmem_data\[4\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[5\] " "Converted tri-state buffer \"vmem_data\[5\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 611 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530526293518 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530526293518 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530526294528 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 519 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 521 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 641 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 520 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530526294615 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530526294615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526294829 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530526295174 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530526295230 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530526295230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530526295315 "|FPGA_Processing|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530526295315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526295495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/output_files/SoC_Brain.map.smsg " "Generated suppressed messages file C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/output_files/SoC_Brain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530526295915 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 7 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1530526296715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530526296767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526296767 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[0\] " "No output dependent on input pin \"vpo\[0\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[1\] " "No output dependent on input pin \"vpo\[1\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[2\] " "No output dependent on input pin \"vpo\[2\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[3\] " "No output dependent on input pin \"vpo\[3\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[4\] " "No output dependent on input pin \"vpo\[4\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[5\] " "No output dependent on input pin \"vpo\[5\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[6\] " "No output dependent on input pin \"vpo\[6\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[7\] " "No output dependent on input pin \"vpo\[7\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[8\] " "No output dependent on input pin \"vpo\[8\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[9\] " "No output dependent on input pin \"vpo\[9\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[10\] " "No output dependent on input pin \"vpo\[10\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[11\] " "No output dependent on input pin \"vpo\[11\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[12\] " "No output dependent on input pin \"vpo\[12\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[13\] " "No output dependent on input pin \"vpo\[13\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[14\] " "No output dependent on input pin \"vpo\[14\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[15\] " "No output dependent on input pin \"vpo\[15\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/thdtj/OneDrive/SoC/SoC_Brain/fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530526297156 "|FPGA_Processing|vpo[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530526297156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1093 " "Implemented 1093 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530526297161 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530526297161 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1530526297161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "896 " "Implemented 896 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530526297161 ""} { "Info" "ICUT_CUT_TM_RAMS" "131 " "Implemented 131 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1530526297161 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1530526297161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530526297161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6200 " "Peak virtual memory: 6200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530526297237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 02 19:11:37 2018 " "Processing ended: Mon Jul 02 19:11:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530526297237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530526297237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530526297237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530526297237 ""}
