Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: System.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "System.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "System"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : System
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M.v" into library work
Parsing module <DCM_50M>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M\example_design\DCM_50M_exdes.v" into library work
Parsing module <DCM_50M_exdes>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ZeroPad.v" into library work
Parsing module <ZeroPad>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\SignExtender.v" into library work
Parsing module <SignExtender>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Shifter.v" into library work
Parsing module <Shifter>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Mux.v" into library work
Parsing module <Mux>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ALU.v" into library work
Parsing module <ALU>.
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ALU.v" Line 41. parameter declaration becomes local in ALU with formal parameter declaration list
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\vgaControl.v" into library work
Parsing module <vgaControl>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ProgramStatusRegister.v" into library work
Parsing module <ProgramStatusRegister>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ProgramCounter.v" into library work
Parsing module <ProgramCounter>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\NES_CONTROLLER.v" into library work
Parsing module <NES_CONTROLLER>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" into library work
Parsing module <LogicController>.
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 31. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 32. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 37. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 47. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 58. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 63. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 67. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 70. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 81. parameter declaration becomes local in LogicController with formal parameter declaration list
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\InstructionROM.v" into library work
Parsing module <InstructionROM>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\InstructionDecoder.v" into library work
Parsing module <InstructionDecoder>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ExecutionStage.v" into library work
Parsing module <ExecutionStage>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\CharacterROM.v" into library work
Parsing module <CharacterROM>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\CharacterDisplayRAM.v" into library work
Parsing module <CharacterDisplayRAM>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Titan.v" into library work
Parsing module <Titan>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\MemoryController.v" into library work
Parsing module <MemoryController>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\IOMemory.v" into library work
Parsing module <IOMemory>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\DisplayVGA.v" into library work
Parsing module <DisplayVGA>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\DataRAM.v" into library work
Parsing module <DataRAM>.
Analyzing Verilog file "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\System.v" into library work
Parsing module <System>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <System>.

Elaborating module <Titan>.

Elaborating module <ProgramCounter>.

Elaborating module <Mux>.

Elaborating module <InstructionROM>.
Reading initialization file \"ControllerTest.dat\".
WARNING:HDLCompiler:1670 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\InstructionROM.v" Line 41: Signal <inst_ROM> in initial block is partially initialized.

Elaborating module <InstructionDecoder>.

Elaborating module <ExecutionStage>.

Elaborating module <RegFile>.

Elaborating module <Mux(WIDTH=5)>.

Elaborating module <ALU>.

Elaborating module <Shifter>.

Elaborating module <SignExtender>.

Elaborating module <LogicController>.

Elaborating module <ProgramStatusRegister>.

Elaborating module <ZeroPad>.

Elaborating module <MemoryController>.

Elaborating module <DataRAM>.

Elaborating module <IOMemory>.

Elaborating module <NES_CONTROLLER>.
WARNING:HDLCompiler:413 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\NES_CONTROLLER.v" Line 195: Result of 23-bit expression is truncated to fit in 22-bit target.

Elaborating module <DisplayVGA>.

Elaborating module <vgaControl>.

Elaborating module <CharacterDisplayRAM>.
Reading initialization file \"mTestRAM.dat\".

Elaborating module <CharacterROM>.
Reading initialization file \"TestROM.dat\".
WARNING:HDLCompiler:1670 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\CharacterROM.v" Line 35: Signal <charROM> in initial block is partially initialized.

Elaborating module <DCM_50M>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M.v" Line 132: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <System>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\System.v".
        WIDTH = 32
INFO:Xst:3210 - "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\System.v" line 70: Output port <LOCKED> of the instance <dcm_50M> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <System> synthesized.

Synthesizing Unit <Titan>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Titan.v".
        ALUOPBITS = 3
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        WIDTH = 32
    Summary:
	no macro.
Unit <Titan> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ProgramCounter.v".
        REGBITS = 5
        WIDTH = 32
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <returnAddr> created at line 52.
    Found 32-bit adder for signal <BranchImm> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <Mux>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Mux.v".
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux> synthesized.

Synthesizing Unit <InstructionROM>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\InstructionROM.v".
        WIDTH = 32
        ROM_ADDR_BITS = 12
WARNING:Xst:2999 - Signal 'inst_ROM', unconnected in block 'InstructionROM', is tied to its initial value.
    Found 4096x32-bit single-port Read Only RAM <Mram_inst_ROM> for signal <inst_ROM>.
    Summary:
	inferred   1 RAM(s).
Unit <InstructionROM> synthesized.

Synthesizing Unit <InstructionDecoder>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\InstructionDecoder.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <InstructionDecoder> synthesized.

Synthesizing Unit <ExecutionStage>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ExecutionStage.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        ALUOPBITS = 3
        WIDTH = 32
    Summary:
	no macro.
Unit <ExecutionStage> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\RegFile.v".
        REGBITS = 5
        WIDTH = 32
    Found 32x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred   5 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <Mux_1>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Mux.v".
        WIDTH = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_1> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ALU.v".
        ALUOPBITS = 3
        REGBITS = 5
        WIDTH = 32
    Found 32-bit subtractor for signal <diff> created at line 61.
    Found 33-bit adder for signal <n0047> created at line 52.
    Found 1-bit adder for signal <n0039> created at line 67.
    Found 32x32-bit multiplier for signal <n0036> created at line 114.
    Found 32-bit 8-to-1 multiplexer for signal <aluop[2]_diff[31]_wide_mux_11_OUT> created at line 87.
    Found 32-bit comparator greater for signal <L> created at line 71
    Found 32-bit comparator greater for signal <N> created at line 75
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Shifter>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\Shifter.v".
        WIDTH = 32
    Found 32-bit adder for signal <shiftmag> created at line 34.
    Found 32-bit shifter logical right for signal <arg[31]_shiftmag[31]_shift_right_5_OUT[31:0]> created at line 47
    Found 32-bit shifter logical left for signal <arg[31]_shiftamount[31]_shift_left_8_OUT[31:0]> created at line 54
    Found 32-bit shifter arithmetic right for signal <arg[31]_shiftmag[31]_shift_right_9_OUT[31:0]> created at line 58
    Found 32-bit comparator lessequal for signal <n0005> created at line 53
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <Shifter> synthesized.

Synthesizing Unit <SignExtender>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\SignExtender.v".
        IMMBITS = 18
        WIDTH = 32
    Summary:
	no macro.
Unit <SignExtender> synthesized.

Synthesizing Unit <LogicController>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\LogicController.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
    Found 1-bit register for signal <NS>.
    Found 1-bit register for signal <PS>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <LogicController> synthesized.

Synthesizing Unit <ProgramStatusRegister>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ProgramStatusRegister.v".
        REGBITS = 5
        WIDTH = 32
    Found 1-bit register for signal <PSR<3>>.
    Found 1-bit register for signal <PSR<2>>.
    Found 1-bit register for signal <PSR<1>>.
    Found 1-bit register for signal <PSR<0>>.
    Found 1-bit register for signal <PSR<4>>.
    Found 1-bit 15-to-1 multiplexer for signal <_n0085> created at line 29.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ProgramStatusRegister> synthesized.

Synthesizing Unit <ZeroPad>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ZeroPad.v".
        WIDTH = 32
    Summary:
	no macro.
Unit <ZeroPad> synthesized.

Synthesizing Unit <MemoryController>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\MemoryController.v".
        WIDTH = 32
WARNING:Xst:647 - Input <addressIN<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <CPUdata_OUT> created at line 46.
    Summary:
	inferred   7 Multiplexer(s).
Unit <MemoryController> synthesized.

Synthesizing Unit <DataRAM>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\DataRAM.v".
        WIDTH = 32
        RAM_ADDR_BITS = 10
WARNING:Xst:647 - Input <address<13:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_dataRAM> for signal <dataRAM>.
    Summary:
	inferred   1 RAM(s).
Unit <DataRAM> synthesized.

Synthesizing Unit <IOMemory>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\IOMemory.v".
        WIDTH = 8
        RAM_ADDR_BITS = 14
WARNING:Xst:647 - Input <address<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <leds>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IOMemory> synthesized.

Synthesizing Unit <NES_CONTROLLER>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\NES_CONTROLLER.v".
    Found 1-bit register for signal <controller_data<6>>.
    Found 1-bit register for signal <controller_data<5>>.
    Found 1-bit register for signal <controller_data<4>>.
    Found 1-bit register for signal <controller_data<3>>.
    Found 1-bit register for signal <controller_data<2>>.
    Found 1-bit register for signal <controller_data<1>>.
    Found 1-bit register for signal <controller_data<0>>.
    Found 22-bit register for signal <count>.
    Found 1-bit register for signal <controller_data<7>>.
    Found 22-bit adder for signal <count[21]_GND_54_o_add_51_OUT> created at line 195.
    Found 22-bit comparator greater for signal <latch> created at line 43
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_3_o> created at line 49
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_5_o> created at line 55
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_7_o> created at line 61
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_9_o> created at line 67
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_11_o> created at line 73
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_13_o> created at line 79
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_15_o> created at line 85
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_17_o> created at line 92
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_19_o> created at line 98
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_21_o> created at line 104
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_23_o> created at line 110
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_25_o> created at line 116
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_27_o> created at line 122
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_29_o> created at line 128
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_31_o> created at line 134
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <NES_CONTROLLER> synthesized.

Synthesizing Unit <DisplayVGA>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\DisplayVGA.v".
WARNING:Xst:647 - Input <addrCPU<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <DisplayVGA> synthesized.

Synthesizing Unit <vgaControl>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\vgaControl.v".
    Found 12-bit register for signal <hCount>.
    Found 12-bit register for signal <vCount>.
    Found 10-bit register for signal <hPixel>.
    Found 9-bit register for signal <vPixel>.
    Found 1-bit register for signal <vSync>.
    Found 1-bit register for signal <bright>.
    Found 1-bit register for signal <hSync>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <clk25M>.
    Found 12-bit adder for signal <hCount[11]_GND_56_o_add_0_OUT> created at line 51.
    Found 10-bit adder for signal <hPixel[9]_GND_56_o_add_5_OUT> created at line 70.
    Found 12-bit adder for signal <vCount[11]_GND_56_o_add_9_OUT> created at line 80.
    Found 9-bit adder for signal <vPixel[8]_GND_56_o_add_17_OUT> created at line 90.
    Found 2-bit adder for signal <count[1]_GND_56_o_add_39_OUT> created at line 128.
    Found 12-bit comparator greater for signal <hCount[11]_GND_56_o_LessThan_2_o> created at line 56
    Found 12-bit comparator lessequal for signal <n0002> created at line 64
    Found 12-bit comparator greater for signal <hCount[11]_GND_56_o_LessThan_4_o> created at line 64
    Found 12-bit comparator greater for signal <n0006> created at line 69
    Found 12-bit comparator greater for signal <GND_56_o_INV_132_o> created at line 73
    Found 12-bit comparator greater for signal <vCount[11]_GND_56_o_LessThan_9_o> created at line 79
    Found 12-bit comparator lessequal for signal <n0022> created at line 89
    Found 12-bit comparator greater for signal <vCount[11]_GND_56_o_LessThan_17_o> created at line 89
    Found 12-bit comparator greater for signal <vCount[11]_GND_56_o_LessThan_33_o> created at line 98
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <vgaControl> synthesized.

Synthesizing Unit <CharacterDisplayRAM>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\CharacterDisplayRAM.v".
        RAM_WIDTH = 7
        RAM_ADDR_BITS = 13
WARNING:Xst:3035 - Index value(s) does not match array range for signal <charDispRAM>, simulation mismatch.
    Found 4800x7-bit dual-port RAM <Mram_charDispRAM> for signal <charDispRAM>.
    Found 13-bit adder for signal <vgaAddress> created at line 51.
    Found 7x6-bit multiplier for signal <n0016> created at line 51.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <CharacterDisplayRAM> synthesized.

Synthesizing Unit <CharacterROM>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\CharacterROM.v".
        ROM_WIDTH = 8
        ROM_ADDR_BITS = 12
        PIXEL_BITS = 3
        CHAR_AMNT = 7
WARNING:Xst:647 - Input <glyphAddr<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'charROM', unconnected in block 'CharacterROM', is tied to its initial value.
    Found 4096x8-bit single-port Read Only RAM <Mram_charROM> for signal <charROM>.
    Summary:
	inferred   1 RAM(s).
Unit <CharacterROM> synthesized.

Synthesizing Unit <DCM_50M>.
    Related source file is "C:\Users\Travis\Documents\GitHub\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M.v".
    Summary:
	no macro.
Unit <DCM_50M> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x32-bit single-port RAM                           : 1
 32x32-bit dual-port RAM                               : 2
 4096x32-bit single-port Read Only RAM                 : 1
 4096x8-bit single-port Read Only RAM                  : 1
 4800x7-bit dual-port RAM                              : 1
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 1
 7x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 13
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 12-bit adder                                          : 2
 13-bit adder                                          : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 27
 1-bit register                                        : 19
 10-bit register                                       : 1
 12-bit register                                       : 2
 2-bit register                                        : 1
 22-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 28
 12-bit comparator greater                             : 7
 12-bit comparator lessequal                           : 2
 22-bit comparator greater                             : 16
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 103
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 52
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 1-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 19
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CharacterDisplayRAM>.
	Multiplier <Mmult_n0016> in block <CharacterDisplayRAM> and adder/subtractor <Madd_vgaAddress> in block <CharacterDisplayRAM> are combined into a MAC<Maddsub_n0016>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_charDispRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4800-word x 7-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <cpuWriteEn>    | high     |
    |     addrA          | connected to signal <addrCPU>       |          |
    |     diA            | connected to signal <writeData>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4800-word x 7-bit                   |          |
    |     addrB          | connected to signal <vgaAddress>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CharacterDisplayRAM> synthesized (advanced).

Synthesizing (advanced) Unit <CharacterROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_charROM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(glyphAddr,vPixel,hPixel)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CharacterROM> synthesized (advanced).

Synthesizing (advanced) Unit <DataRAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dataRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <memWrite_0>    | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <input_data>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DataRAM> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_inst_ROM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCadr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InstructionROM> synthesized (advanced).

Synthesizing (advanced) Unit <NES_CONTROLLER>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <NES_CONTROLLER> synthesized (advanced).

Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <_n0022>        |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Rs>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <_n0022>        |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Rt>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).

Synthesizing (advanced) Unit <vgaControl>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <vCount>: 1 register on signal <vCount>.
The following registers are absorbed into counter <hPixel>: 1 register on signal <hPixel>.
The following registers are absorbed into counter <vPixel>: 1 register on signal <vPixel>.
Unit <vgaControl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x32-bit single-port distributed RAM               : 1
 32x32-bit dual-port distributed RAM                   : 2
 4096x32-bit single-port distributed Read Only RAM     : 1
 4096x8-bit single-port distributed Read Only RAM      : 1
 4800x7-bit dual-port distributed RAM                  : 1
# MACs                                                 : 1
 7x6-to-13-bit MAC                                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 7
 1-bit adder                                           : 1
 12-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 71
 Flip-Flops                                            : 71
# Comparators                                          : 28
 12-bit comparator greater                             : 7
 12-bit comparator lessequal                           : 2
 22-bit comparator greater                             : 16
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 99
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 52
 12-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 19
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00363> of sequential type is unconnected in block <ALU>.

Optimizing unit <System> ...

Optimizing unit <ExecutionStage> ...

Optimizing unit <RegFile> ...

Optimizing unit <ALU> ...

Optimizing unit <Shifter> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <LogicController> ...

Optimizing unit <ProgramStatusRegister> ...

Optimizing unit <IOMemory> ...

Optimizing unit <NES_CONTROLLER> ...

Optimizing unit <vgaControl> ...
WARNING:Xst:1710 - FF/Latch <dispVGA/vgaCtrl/vCount_11> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dispVGA/vgaCtrl/vCount_10> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dispVGA/vgaCtrl/hCount_11> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dispVGA/vgaCtrl/hCount_10> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block System, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 122
 Flip-Flops                                            : 122

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : System.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2212
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 60
#      LUT2                        : 86
#      LUT3                        : 87
#      LUT4                        : 282
#      LUT5                        : 246
#      LUT6                        : 924
#      MUXCY                       : 242
#      MUXF7                       : 57
#      VCC                         : 1
#      XORCY                       : 221
# FlipFlops/Latches                : 122
#      FDC                         : 13
#      FDCE                        : 61
#      FDE_1                       : 8
#      FDR                         : 23
#      FDRE                        : 13
#      FDS                         : 4
# RAMS                             : 408
#      RAM128X1D                   : 259
#      RAM256X1S                   : 128
#      RAM32M                      : 10
#      RAM32X1D                    : 4
#      RAM64X1D                    : 7
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 23
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 20
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             122  out of  18224     0%  
 Number of Slice LUTs:                 3300  out of   9112    36%  
    Number used as Logic:              1690  out of   9112    18%  
    Number used as Memory:             1610  out of   2176    73%  
       Number used as RAM:             1610

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3316
   Number with an unused Flip Flop:    3194  out of   3316    96%  
   Number with an unused LUT:            16  out of   3316     0%  
   Number of fully used LUT-FF pairs:   106  out of   3316     3%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+-------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)               | Load  |
------------------------------------+-------------------------------------+-------+
clk                                 | DCM_SP:CLK0                         | 269   |
clk                                 | DCM_SP:CLKDV                        | 211   |
pulse_OBUF(ioMem/nes/Mmux_pulse15:O)| NONE(*)(ioMem/nes/controller_data_7)| 8     |
dispVGA/vgaCtrl/clk25M              | BUFG                                | 42    |
------------------------------------+-------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 17.307ns (Maximum Frequency: 57.781MHz)
   Minimum input arrival time before clock: 21.849ns
   Maximum output required time after clock: 18.694ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.307ns (frequency: 57.781MHz)
  Total number of paths / destination ports: 3258119649 / 3980
-------------------------------------------------------------------------
Delay:               17.307ns (Levels of Logic = 11)
  Source:            titan/PC/PC_10 (FF)
  Destination:       dispVGA/charDispRAM/Mram_charDispRAM9 (RAM)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising

  Data Path: titan/PC/PC_10 to dispVGA/charDispRAM/Mram_charDispRAM9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            28   0.447   1.463  titan/PC/PC_10 (titan/PC/PC_10)
     LUT3:I0->O            1   0.205   0.580  titan/instROM/Mram_inst_ROM62119_SW0 (N661)
     LUT6:I5->O            1   0.205   0.808  titan/instROM/Mram_inst_ROM62119 (titan/instROM/Mram_inst_ROM62118)
     LUT5:I2->O           33   0.205   1.410  titan/instROM/Mram_inst_ROM621113 (titan/instruction<31>)
     LUT5:I3->O           19   0.203   1.072  titan/LogicCtrl/Mmux_RtSrcReg11 (titan/RtSrcReg)
     LUT6:I5->O           11   0.205   0.883  titan/ExStage/regfile/out11_2 (titan/ExStage/regfile/out111)
     LUT4:I3->O            6   0.205   0.744  titan/ExStage/aluSrcbMUX/Mmux_out110 (titan/ExStage/ALUMuxOUT<0>)
     DSP48A1:B0->P14       2   4.394   0.961  titan/ExStage/alu/Mmult_n0036 (titan/ExStage/alu/n0036<14>)
     LUT6:I1->O            1   0.203   0.000  titan/ExStage/memSrcMUX/Mmux_out69_1_G (N1163)
     MUXF7:I1->O           4   0.140   0.788  titan/ExStage/memSrcMUX/Mmux_out69_1 (titan/ExStage/memSrcMUX/Mmux_out69)
     LUT4:I2->O           16   0.203   1.005  inst_LPM_DECODE81_SW0 (N963)
     LUT6:I5->O            7   0.205   0.773  write_ctrl8 (write_ctrl8)
     RAM128X1D:WE              0.000          dispVGA/charDispRAM/Mram_charDispRAM9
    ----------------------------------------
    Total                     17.307ns (6.820ns logic, 10.487ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dispVGA/vgaCtrl/clk25M'
  Clock period: 6.488ns (frequency: 154.123MHz)
  Total number of paths / destination ports: 3916 / 71
-------------------------------------------------------------------------
Delay:               6.488ns (Levels of Logic = 4)
  Source:            dispVGA/vgaCtrl/hCount_2 (FF)
  Destination:       dispVGA/vgaCtrl/vPixel_8 (FF)
  Source Clock:      dispVGA/vgaCtrl/clk25M rising
  Destination Clock: dispVGA/vgaCtrl/clk25M rising

  Data Path: dispVGA/vgaCtrl/hCount_2 to dispVGA/vgaCtrl/vPixel_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  dispVGA/vgaCtrl/hCount_2 (dispVGA/vgaCtrl/hCount_2)
     LUT4:I0->O            4   0.203   1.028  dispVGA/vgaCtrl/hCount[11]_GND_56_o_LessThan_4_o21 (dispVGA/vgaCtrl/hCount[11]_GND_56_o_LessThan_4_o2)
     LUT6:I1->O            1   0.203   0.580  dispVGA/vgaCtrl/GND_56_o_hCount[11]_AND_1103_o3 (dispVGA/vgaCtrl/GND_56_o_hCount[11]_AND_1103_o2)
     LUT6:I5->O           26   0.205   1.571  dispVGA/vgaCtrl/GND_56_o_hCount[11]_AND_1103_o4 (dispVGA/vgaCtrl/GND_56_o_hCount[11]_AND_1103_o_inv_inv)
     LUT6:I0->O            9   0.203   0.829  dispVGA/vgaCtrl/_n0133_inv1 (dispVGA/vgaCtrl/_n0133_inv)
     FDCE:CE                   0.322          dispVGA/vgaCtrl/vPixel_0
    ----------------------------------------
    Total                      6.488ns (1.583ns logic, 4.905ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18071714 / 3990
-------------------------------------------------------------------------
Offset:              21.849ns (Levels of Logic = 11)
  Source:            reset (PAD)
  Destination:       titan/ExStage/regfile/Mram_RAM15 (RAM)
  Destination Clock: clk rising 0.5X

  Data Path: reset to titan/ExStage/regfile/Mram_RAM15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           323   1.222   2.418  reset_IBUF (reset_IBUF)
     LUT5:I0->O           19   0.203   1.072  titan/LogicCtrl/Mmux_RtSrcReg11 (titan/RtSrcReg)
     LUT6:I5->O           11   0.205   0.883  titan/ExStage/regfile/out11_2 (titan/ExStage/regfile/out111)
     LUT4:I3->O            6   0.205   0.744  titan/ExStage/aluSrcbMUX/Mmux_out110 (titan/ExStage/ALUMuxOUT<0>)
     DSP48A1:B0->P47      18   4.394   1.049  titan/ExStage/alu/Mmult_n0036 (titan/ExStage/alu/Mmult_n0036_P47_to_Mmult_n00361)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  titan/ExStage/alu/Mmult_n00361 (titan/ExStage/alu/Mmult_n00361_PCOUT_to_Mmult_n00362_PCIN_47)
     DSP48A1:PCIN47->P10    1   2.264   0.808  titan/ExStage/alu/Mmult_n00362 (titan/ExStage/alu/n0036<27>)
     LUT6:I3->O            1   0.205   0.827  titan/ExStage/RaWriteEnMUX/Mmux_out209 (titan/ExStage/RaWriteEnMUX/Mmux_out208)
     LUT5:I1->O            1   0.203   0.580  titan/ExStage/RaWriteEnMUX/Mmux_out2011_SW0 (N1086)
     LUT6:I5->O            1   0.205   0.827  titan/ExStage/RaWriteEnMUX/Mmux_out2011 (titan/ExStage/RaWriteEnMUX/Mmux_out2010)
     LUT6:I2->O            2   0.203   0.616  titan/ExStage/RaWriteEnMUX/Mmux_out2012 (titan/ExStage/writeData<27>)
     RAM32M:DIB1               0.028          titan/ExStage/regfile/Mram_RAM6
    ----------------------------------------
    Total                     21.849ns (12.026ns logic, 9.823ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pulse_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.910ns (Levels of Logic = 2)
  Source:            NESinputData (PAD)
  Destination:       ioMem/nes/controller_data_7 (FF)
  Destination Clock: pulse_OBUF falling

  Data Path: NESinputData to ioMem/nes/controller_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  NESinputData_IBUF (NESinputData_IBUF)
     INV:I->O              8   0.206   0.802  ioMem/nes/data_INV_123_o1_INV_0 (ioMem/nes/data_INV_123_o)
     FDE_1:D                   0.102          ioMem/nes/controller_data_5
    ----------------------------------------
    Total                      2.910ns (1.530ns logic, 1.380ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dispVGA/vgaCtrl/clk25M'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              3.725ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       dispVGA/vgaCtrl/vCount_9 (FF)
  Destination Clock: dispVGA/vgaCtrl/clk25M rising

  Data Path: reset to dispVGA/vgaCtrl/vCount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           323   1.222   2.073  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          dispVGA/vgaCtrl/bright
    ----------------------------------------
    Total                      3.725ns (1.652ns logic, 2.073ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dispVGA/vgaCtrl/clk25M'
  Total number of paths / destination ports: 33625 / 7
-------------------------------------------------------------------------
Offset:              18.694ns (Levels of Logic = 11)
  Source:            dispVGA/vgaCtrl/vPixel_8 (FF)
  Destination:       rgb<0> (PAD)
  Source Clock:      dispVGA/vgaCtrl/clk25M rising

  Data Path: dispVGA/vgaCtrl/vPixel_8 to rgb<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  dispVGA/vgaCtrl/vPixel_8 (dispVGA/vgaCtrl/vPixel_8)
     DSP48A1:A5->P11      48   4.560   1.884  dispVGA/charDispRAM/Maddsub_n0016 (dispVGA/charDispRAM/vgaAddress<11>)
     LUT6:I0->O            1   0.203   0.827  inst_LPM_MUX8_122 (inst_LPM_MUX8_122)
     LUT6:I2->O            1   0.203   0.684  inst_LPM_MUX8_7 (inst_LPM_MUX8_7)
     LUT6:I4->O           21   0.203   1.458  dispVGA/charDispRAM/vgaAddress<12>11 (dispVGA/outputVGA<1>)
     LUT6:I1->O            2   0.203   0.981  dispVGA/charROM/Mram_charROM71220 (dispVGA/charROM/Mram_charROM71219)
     LUT6:I0->O            1   0.203   0.827  dispVGA/charROM/Mram_charROM71228 (dispVGA/charROM/Mram_charROM71227)
     LUT6:I2->O            1   0.203   0.924  dispVGA/charROM/Mram_charROM71231 (dispVGA/charROM/Mram_charROM71230)
     LUT6:I1->O            1   0.203   0.000  dispVGA/charROM/Mram_charROM71232_F (N2041)
     MUXF7:I0->O           1   0.131   0.580  dispVGA/charROM/Mram_charROM71232 (dispVGA/color<0>)
     LUT2:I1->O            1   0.205   0.579  dispVGA/Mmux_rgb11 (rgb_0_OBUF)
     OBUF:I->O                 2.571          rgb_0_OBUF (rgb<0>)
    ----------------------------------------
    Total                     18.694ns (9.335ns logic, 9.359ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 537 / 15
-------------------------------------------------------------------------
Offset:              12.683ns (Levels of Logic = 9)
  Source:            ioMem/nes/count_8 (FF)
  Destination:       pulse (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: ioMem/nes/count_8 to pulse
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.447   1.210  ioMem/nes/count_8 (ioMem/nes/count_8)
     LUT3:I0->O            3   0.205   1.015  ioMem/nes/count[21]_GND_54_o_LessThan_31_o3111 (ioMem/nes/count[21]_GND_54_o_LessThan_31_o311)
     LUT6:I0->O            1   0.203   0.827  ioMem/nes/count[21]_GND_54_o_LessThan_31_o3_SW0 (N862)
     LUT6:I2->O            2   0.203   0.961  ioMem/nes/count[21]_GND_54_o_LessThan_31_o3 (ioMem/nes/count[21]_GND_54_o_LessThan_31_o)
     LUT5:I0->O            2   0.203   0.961  ioMem/nes/Mmux_pulse11111 (ioMem/nes/Mmux_pulse1111)
     LUT6:I1->O            1   0.203   0.827  ioMem/nes/Mmux_pulse11 (ioMem/nes/Mmux_pulse1)
     LUT6:I2->O            1   0.203   0.827  ioMem/nes/Mmux_pulse12 (ioMem/nes/Mmux_pulse11)
     LUT6:I2->O            1   0.203   0.580  ioMem/nes/Mmux_pulse13 (ioMem/nes/Mmux_pulse12)
     LUT6:I5->O            9   0.205   0.829  ioMem/nes/Mmux_pulse15 (pulse_OBUF)
     OBUF:I->O                 2.571          pulse_OBUF (pulse)
    ----------------------------------------
    Total                     12.683ns (4.646ns logic, 8.037ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk                   |   23.533|         |         |         |
dispVGA/vgaCtrl/clk25M|    6.675|         |         |         |
pulse_OBUF            |         |    4.051|         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dispVGA/vgaCtrl/clk25M
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
dispVGA/vgaCtrl/clk25M|    6.488|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulse_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    8.648|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.27 secs
 
--> 

Total memory usage is 284264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    8 (   0 filtered)

