<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="DigLogClock" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 12 22 15:29:22.018" version="5.3" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="DigLogClock.lpc" type="lpc" modified="2012 12 22 15:29:20.154"/>
		<File name="DigLogClock.vhd" type="top_level_vhdl" modified="2012 12 22 15:29:20.185"/>
		<File name="DigLogClock_tmpl.vhd" type="template_vhdl" modified="2012 12 22 15:29:20.185"/>
  </Package>
</DiamondModule>
