Info: constrained 'o_led[0]' to bel 'X7/Y33/io1'
Info: constrained 'o_led[1]' to bel 'X6/Y33/io1'
Info: constrained 'o_led[2]' to bel 'X5/Y33/io1'
Info: constrained 'o_led[3]' to bel 'X4/Y33/io1'
Info: constrained 'o_led[4]' to bel 'X4/Y33/io0'
Info: constrained 'o_led[5]' to bel 'X3/Y33/io1'
Info: constrained 'o_led[6]' to bel 'X3/Y33/io0'
Info: constrained 'o_led[7]' to bel 'X1/Y33/io0'
Info: constrained 'clk' to bel 'X0/Y16/io1'
Info: constrained 'o_test[0]' to bel 'X33/Y28/io0'
Info: constrained 'o_test[1]' to bel 'X33/Y30/io0'
Info: constrained 'o_test[2]' to bel 'X33/Y24/io0'
Info: constrained 'o_test[3]' to bel 'X33/Y31/io0'
Info: constrained 'i_adc' to bel 'X0/Y3/io1'
Info: constrained 'o_adcfb_n' to bel 'X0/Y5/io1'
Info: constrained 'o_adcfb_p' to bel 'X0/Y4/io1'
Info: constrained 'o_clk' to bel 'X0/Y6/io0'
Info: constrained 'o_sclk' to bel 'X0/Y8/io0'
Info: constrained 'o_dac' to bel 'X0/Y11/io0'
Info: constrained 'i_RS232_RX' to bel 'X24/Y33/io0'
Info: constrained 'o_RS232_TX' to bel 'X24/Y33/io1'
Warning: unmatched constraint 'RTSn' (on line 40)
Warning: unmatched constraint 'CTSn' (on line 41)
Warning: unmatched constraint 'DTRn' (on line 42)
Warning: unmatched constraint 'DSRn' (on line 43)
Warning: unmatched constraint 'DCDn' (on line 44)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1308 LCs used as LUT4 only
Info:     2189 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:     1386 LCs used as DFF only
Info: Packing carries..
Info:      214 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_25mhz.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info:   PLL 'pll_25mhz.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_25mhz.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting o_sclk$SB_IO_OUT (fanout 1415)
Info: promoting dclk (fanout 1076)
Info: promoting cic_q0.dec[17] (fanout 1076)
Info: promoting min.latch_inputs [cen] (fanout 32)
Info: promoting $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183 [cen] (fanout 32)
Info: promoting clk25 (fanout 14)
Info: promoting $PACKER_GND_NET (fanout 4)
Info: Constraining chains...
Info:       13 LCs used to legalise carry chains.
Info: Checksum: 0x95cd6d32

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x3bb45dca

Info: Device utilisation:
Info: 	         ICESTORM_LC:  5113/ 7680    66%
Info: 	        ICESTORM_RAM:     5/   32    15%
Info: 	               SB_IO:    21/  256     8%
Info: 	               SB_GB:     7/    8    87%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 23 cells based on constraints.
Info: Creating initial analytic placement for 2890 cells, random placement wirelen = 118459.
Info:     at initial placer iter 0, wirelen = 6986
Info:     at initial placer iter 1, wirelen = 3769
Info:     at initial placer iter 2, wirelen = 3732
Info:     at initial placer iter 3, wirelen = 3788
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 3722, spread = 42335, legal = 44807; time = 0.12s
Info:     at iteration #2, type ALL: wirelen solved = 17404, spread = 42611, legal = 50155; time = 0.10s
Info:     at iteration #3, type ALL: wirelen solved = 18764, spread = 35103, legal = 44027; time = 0.11s
Info:     at iteration #4, type ALL: wirelen solved = 18742, spread = 34228, legal = 40297; time = 0.12s
Info:     at iteration #5, type ALL: wirelen solved = 20808, spread = 31665, legal = 37284; time = 0.10s
Info:     at iteration #6, type ALL: wirelen solved = 20784, spread = 32254, legal = 33351; time = 0.10s
Info:     at iteration #7, type ALL: wirelen solved = 21099, spread = 32479, legal = 39716; time = 0.12s
Info:     at iteration #8, type ALL: wirelen solved = 22099, spread = 32781, legal = 36496; time = 0.09s
Info:     at iteration #9, type ALL: wirelen solved = 23140, spread = 32504, legal = 37922; time = 0.10s
Info:     at iteration #10, type ALL: wirelen solved = 23263, spread = 30887, legal = 34652; time = 0.10s
Info:     at iteration #11, type ALL: wirelen solved = 23837, spread = 31111, legal = 35858; time = 0.09s
Info: HeAP Placer Time: 2.19s
Info:   of which solving equations: 0.90s
Info:   of which spreading cells: 0.13s
Info:   of which strict legalisation: 0.26s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 186, wirelen = 33351
Info:   at iteration #5: temp = 0.000000, timing cost = 138, wirelen = 25174
Info:   at iteration #10: temp = 0.000000, timing cost = 146, wirelen = 23684
Info:   at iteration #15: temp = 0.000000, timing cost = 149, wirelen = 22957
Info:   at iteration #20: temp = 0.000000, timing cost = 151, wirelen = 22339
Info:   at iteration #25: temp = 0.000000, timing cost = 150, wirelen = 21856
Info:   at iteration #30: temp = 0.000000, timing cost = 140, wirelen = 21700
Info:   at iteration #35: temp = 0.000000, timing cost = 139, wirelen = 21631
Info:   at iteration #38: temp = 0.000000, timing cost = 136, wirelen = 21608 
Info: SA placement time 6.10s

Info: Max frequency for clock 'o_sclk$SB_IO_OUT_$glb_clk': 49.97 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock             'dclk_$glb_clk': 48.58 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock   'cic_q0.dec[17]_$glb_clk': 49.72 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk25_$glb_clk': 267.09 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                           -> <async>                          : 1.69 ns
Info: Max delay <async>                           -> posedge o_sclk$SB_IO_OUT_$glb_clk: 1.06 ns
Info: Max delay posedge cic_q0.dec[17]_$glb_clk   -> posedge o_sclk$SB_IO_OUT_$glb_clk: 3.03 ns
Info: Max delay posedge clk25_$glb_clk            -> <async>                          : 2.23 ns
Info: Max delay posedge clk25_$glb_clk            -> posedge o_sclk$SB_IO_OUT_$glb_clk: 2.63 ns
Info: Max delay posedge dclk_$glb_clk             -> posedge o_sclk$SB_IO_OUT_$glb_clk: 3.03 ns
Info: Max delay posedge o_sclk$SB_IO_OUT_$glb_clk -> <async>                          : 7.00 ns
Info: Max delay posedge o_sclk$SB_IO_OUT_$glb_clk -> posedge cic_q0.dec[17]_$glb_clk  : 2.36 ns
Info: Max delay posedge o_sclk$SB_IO_OUT_$glb_clk -> posedge dclk_$glb_clk            : 2.83 ns

Info: Slack histogram:
Info:  legend: * represents 47 endpoint(s)
Info:          + represents [1,47) endpoint(s)
Info: [ 62747,  63724) |+
Info: [ 63724,  64701) |**+
Info: [ 64701,  65678) |**+
Info: [ 65678,  66655) |**+
Info: [ 66655,  67632) |**+
Info: [ 67632,  68609) |**+
Info: [ 68609,  69586) |**+
Info: [ 69586,  70563) |**+
Info: [ 70563,  71540) |**+
Info: [ 71540,  72517) |**+
Info: [ 72517,  73494) |**+
Info: [ 73494,  74471) |****+
Info: [ 74471,  75448) |**+
Info: [ 75448,  76425) |**+
Info: [ 76425,  77402) |**+
Info: [ 77402,  78379) |***+
Info: [ 78379,  79356) |*****+
Info: [ 79356,  80333) |******************+
Info: [ 80333,  81310) |************************************************************ 
Info: [ 81310,  82287) |*****************************************+
Info: Checksum: 0xc1cecbb9

Info: Routing..
Info: Setting up routing queue.
Info: Routing 13046 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |        0        999 |    0   999 |     12047|       0.06       0.06|
Info:       2000 |        0       1999 |    0  1000 |     11047|       0.02       0.08|
Info:       3000 |        0       2999 |    0  1000 |     10047|       0.02       0.09|
Info:       4000 |        0       3999 |    0  1000 |      9047|       0.02       0.11|
Info:       5000 |       63       4936 |   63   937 |      8128|       0.13       0.25|
Info:       6000 |      112       5887 |   49   951 |      7182|       0.16       0.41|
Info:       7000 |      132       6867 |   20   980 |      6203|       0.11       0.52|
Info:       8000 |      258       7741 |  126   874 |      5335|       0.21       0.73|
Info:       9000 |      449       8550 |  191   809 |      4545|       0.38       1.11|
Info:      10000 |      922       9077 |  473   527 |      4099|       0.55       1.66|
Info:      11000 |     1466       9533 |  544   456 |      3732|       0.60       2.26|
Info:      12000 |     1831      10168 |  365   635 |      3151|       0.42       2.68|
Info:      13000 |     2036      10963 |  205   795 |      2381|       0.24       2.92|
Info:      14000 |     2070      11929 |   34   966 |      1415|       0.07       2.99|
Info:      15000 |     2092      12907 |   22   978 |       439|       0.34       3.33|
Info:      15450 |     2104      13346 |   12   439 |         0|       0.53       3.87|
Info: Routing complete.
Info: Router1 time 3.87s
Info: Checksum: 0x88a84fe1

Info: Critical path report for clock 'o_sclk$SB_IO_OUT_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source $auto$alumacc.cc:474:replace_alu$9605.slice[0].adder_LC.O
Info:  2.1  2.6    Net cic_q0.int_stage[4][0] budget 64.275002 ns (16,15) -> (17,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[0].carry$CARRY.I1
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:29
Info:  0.3  2.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[0].carry$CARRY.COUT
Info:  0.0  2.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[1] budget 0.000000 ns (17,2) -> (17,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[1].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[1].adder_LC.COUT
Info:  0.0  3.0    Net $auto$alumacc.cc:474:replace_alu$9608.C[2] budget 0.000000 ns (17,2) -> (17,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[2].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[2].adder_LC.COUT
Info:  0.0  3.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[3] budget 0.000000 ns (17,2) -> (17,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[3].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[3].adder_LC.COUT
Info:  0.0  3.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[4] budget 0.000000 ns (17,2) -> (17,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[4].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[4].adder_LC.COUT
Info:  0.0  3.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[5] budget 0.000000 ns (17,2) -> (17,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[5].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[5].adder_LC.COUT
Info:  0.0  3.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[6] budget 0.000000 ns (17,2) -> (17,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[6].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[6].adder_LC.COUT
Info:  0.0  3.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[7] budget 0.000000 ns (17,2) -> (17,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[7].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[7].adder_LC.COUT
Info:  0.2  3.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[8] budget 0.190000 ns (17,2) -> (17,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[8].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[8].adder_LC.COUT
Info:  0.0  4.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[9] budget 0.000000 ns (17,3) -> (17,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[9].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[9].adder_LC.COUT
Info:  0.0  4.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[10] budget 0.000000 ns (17,3) -> (17,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[10].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[10].adder_LC.COUT
Info:  0.0  4.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[11] budget 0.000000 ns (17,3) -> (17,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[11].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[11].adder_LC.COUT
Info:  0.0  4.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[12] budget 0.000000 ns (17,3) -> (17,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[12].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[12].adder_LC.COUT
Info:  0.0  4.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[13] budget 0.000000 ns (17,3) -> (17,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[13].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[13].adder_LC.COUT
Info:  0.0  4.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[14] budget 0.000000 ns (17,3) -> (17,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[14].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[14].adder_LC.COUT
Info:  0.0  4.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[15] budget 0.000000 ns (17,3) -> (17,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[15].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[15].adder_LC.COUT
Info:  0.2  5.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[16] budget 0.190000 ns (17,3) -> (17,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[16].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[16].adder_LC.COUT
Info:  0.0  5.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[17] budget 0.000000 ns (17,4) -> (17,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[17].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[17].adder_LC.COUT
Info:  0.0  5.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[18] budget 0.000000 ns (17,4) -> (17,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[18].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[18].adder_LC.COUT
Info:  0.0  5.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[19] budget 0.000000 ns (17,4) -> (17,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[19].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[19].adder_LC.COUT
Info:  0.0  5.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[20] budget 0.000000 ns (17,4) -> (17,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[20].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[20].adder_LC.COUT
Info:  0.0  5.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[21] budget 0.000000 ns (17,4) -> (17,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[21].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[21].adder_LC.COUT
Info:  0.0  5.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[22] budget 0.000000 ns (17,4) -> (17,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[22].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[22].adder_LC.COUT
Info:  0.0  6.0    Net $auto$alumacc.cc:474:replace_alu$9608.C[23] budget 0.000000 ns (17,4) -> (17,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[23].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[23].adder_LC.COUT
Info:  0.2  6.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[24] budget 0.190000 ns (17,4) -> (17,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[24].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[24].adder_LC.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[25] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[25].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[25].adder_LC.COUT
Info:  0.0  6.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[26] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[26].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[26].adder_LC.COUT
Info:  0.0  6.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[27] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[27].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[27].adder_LC.COUT
Info:  0.0  6.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[28] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[28].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[28].adder_LC.COUT
Info:  0.0  7.0    Net $auto$alumacc.cc:474:replace_alu$9608.C[29] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[29].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[29].adder_LC.COUT
Info:  0.0  7.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[30] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[30].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[30].adder_LC.COUT
Info:  0.0  7.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[31] budget 0.000000 ns (17,5) -> (17,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[31].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[31].adder_LC.COUT
Info:  0.2  7.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[32] budget 0.190000 ns (17,5) -> (17,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[32].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[32].adder_LC.COUT
Info:  0.0  7.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[33] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[33].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[33].adder_LC.COUT
Info:  0.0  7.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[34] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[34].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[34].adder_LC.COUT
Info:  0.0  7.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[35] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[35].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[35].adder_LC.COUT
Info:  0.0  8.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[36] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[36].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[36].adder_LC.COUT
Info:  0.0  8.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[37] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[37].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[37].adder_LC.COUT
Info:  0.0  8.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[38] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[38].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[38].adder_LC.COUT
Info:  0.0  8.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[39] budget 0.000000 ns (17,6) -> (17,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[39].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[39].adder_LC.COUT
Info:  0.2  8.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[40] budget 0.190000 ns (17,6) -> (17,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[40].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[40].adder_LC.COUT
Info:  0.0  8.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[41] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[41].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[41].adder_LC.COUT
Info:  0.0  9.0    Net $auto$alumacc.cc:474:replace_alu$9608.C[42] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[42].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[42].adder_LC.COUT
Info:  0.0  9.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[43] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[43].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[43].adder_LC.COUT
Info:  0.0  9.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[44] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[44].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[44].adder_LC.COUT
Info:  0.0  9.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[45] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[45].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[45].adder_LC.COUT
Info:  0.0  9.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[46] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[46].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[46].adder_LC.COUT
Info:  0.0  9.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[47] budget 0.000000 ns (17,7) -> (17,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[47].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[47].adder_LC.COUT
Info:  0.2 10.0    Net $auto$alumacc.cc:474:replace_alu$9608.C[48] budget 0.190000 ns (17,7) -> (17,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[48].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[48].adder_LC.COUT
Info:  0.0 10.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[49] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[49].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[49].adder_LC.COUT
Info:  0.0 10.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[50] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[50].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[50].adder_LC.COUT
Info:  0.0 10.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[51] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[51].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[51].adder_LC.COUT
Info:  0.0 10.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[52] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[52].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[52].adder_LC.COUT
Info:  0.0 10.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[53] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[53].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[53].adder_LC.COUT
Info:  0.0 10.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[54] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[54].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[54].adder_LC.COUT
Info:  0.0 10.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[55] budget 0.000000 ns (17,8) -> (17,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[55].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[55].adder_LC.COUT
Info:  0.2 11.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[56] budget 0.190000 ns (17,8) -> (17,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[56].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[56].adder_LC.COUT
Info:  0.0 11.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[57] budget 0.000000 ns (17,9) -> (17,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[57].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[57].adder_LC.COUT
Info:  0.0 11.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[58] budget 0.000000 ns (17,9) -> (17,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[58].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[58].adder_LC.COUT
Info:  0.0 11.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[59] budget 0.000000 ns (17,9) -> (17,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[59].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[59].adder_LC.COUT
Info:  0.0 11.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[60] budget 0.000000 ns (17,9) -> (17,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[60].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[60].adder_LC.COUT
Info:  0.0 11.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[61] budget 0.000000 ns (17,9) -> (17,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[61].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[61].adder_LC.COUT
Info:  0.0 11.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[62] budget 0.000000 ns (17,9) -> (17,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[62].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[62].adder_LC.COUT
Info:  0.0 12.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[63] budget 0.000000 ns (17,9) -> (17,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[63].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[63].adder_LC.COUT
Info:  0.2 12.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[64] budget 0.190000 ns (17,9) -> (17,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[64].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[64].adder_LC.COUT
Info:  0.0 12.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[65] budget 0.000000 ns (17,10) -> (17,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[65].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[65].adder_LC.COUT
Info:  0.0 12.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[66] budget 0.000000 ns (17,10) -> (17,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[66].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[66].adder_LC.COUT
Info:  0.0 12.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[67] budget 0.000000 ns (17,10) -> (17,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[67].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[67].adder_LC.COUT
Info:  0.0 12.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[68] budget 0.000000 ns (17,10) -> (17,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[68].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[68].adder_LC.COUT
Info:  0.0 13.0    Net $auto$alumacc.cc:474:replace_alu$9608.C[69] budget 0.000000 ns (17,10) -> (17,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[69].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[69].adder_LC.COUT
Info:  0.0 13.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[70] budget 0.000000 ns (17,10) -> (17,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[70].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[70].adder_LC.COUT
Info:  0.0 13.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[71] budget 0.000000 ns (17,10) -> (17,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[71].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[71].adder_LC.COUT
Info:  0.2 13.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[72] budget 0.190000 ns (17,10) -> (17,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[72].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[72].adder_LC.COUT
Info:  0.0 13.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[73] budget 0.000000 ns (17,11) -> (17,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[73].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[73].adder_LC.COUT
Info:  0.0 13.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[74] budget 0.000000 ns (17,11) -> (17,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[74].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[74].adder_LC.COUT
Info:  0.0 14.0    Net $auto$alumacc.cc:474:replace_alu$9608.C[75] budget 0.000000 ns (17,11) -> (17,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[75].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[75].adder_LC.COUT
Info:  0.0 14.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[76] budget 0.000000 ns (17,11) -> (17,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[76].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[76].adder_LC.COUT
Info:  0.0 14.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[77] budget 0.000000 ns (17,11) -> (17,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[77].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[77].adder_LC.COUT
Info:  0.0 14.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[78] budget 0.000000 ns (17,11) -> (17,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[78].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[78].adder_LC.COUT
Info:  0.0 14.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[79] budget 0.000000 ns (17,11) -> (17,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[79].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[79].adder_LC.COUT
Info:  0.2 14.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[80] budget 0.190000 ns (17,11) -> (17,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[80].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[80].adder_LC.COUT
Info:  0.0 14.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[81] budget 0.000000 ns (17,12) -> (17,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[81].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[81].adder_LC.COUT
Info:  0.0 15.0    Net $auto$alumacc.cc:474:replace_alu$9608.C[82] budget 0.000000 ns (17,12) -> (17,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[82].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[82].adder_LC.COUT
Info:  0.0 15.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[83] budget 0.000000 ns (17,12) -> (17,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[83].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[83].adder_LC.COUT
Info:  0.0 15.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[84] budget 0.000000 ns (17,12) -> (17,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[84].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[84].adder_LC.COUT
Info:  0.0 15.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[85] budget 0.000000 ns (17,12) -> (17,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[85].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[85].adder_LC.COUT
Info:  0.0 15.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[86] budget 0.000000 ns (17,12) -> (17,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[86].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[86].adder_LC.COUT
Info:  0.0 15.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[87] budget 0.000000 ns (17,12) -> (17,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[87].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[87].adder_LC.COUT
Info:  0.2 16.0    Net $auto$alumacc.cc:474:replace_alu$9608.C[88] budget 0.190000 ns (17,12) -> (17,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[88].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[88].adder_LC.COUT
Info:  0.0 16.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[89] budget 0.000000 ns (17,13) -> (17,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[89].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[89].adder_LC.COUT
Info:  0.0 16.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[90] budget 0.000000 ns (17,13) -> (17,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[90].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[90].adder_LC.COUT
Info:  0.0 16.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[91] budget 0.000000 ns (17,13) -> (17,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[91].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[91].adder_LC.COUT
Info:  0.0 16.5    Net $auto$alumacc.cc:474:replace_alu$9608.C[92] budget 0.000000 ns (17,13) -> (17,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[92].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[92].adder_LC.COUT
Info:  0.0 16.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[93] budget 0.000000 ns (17,13) -> (17,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[93].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[93].adder_LC.COUT
Info:  0.0 16.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[94] budget 0.000000 ns (17,13) -> (17,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[94].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[94].adder_LC.COUT
Info:  0.0 16.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[95] budget 0.000000 ns (17,13) -> (17,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[95].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.0  Source $auto$alumacc.cc:474:replace_alu$9608.slice[95].adder_LC.COUT
Info:  0.2 17.2    Net $auto$alumacc.cc:474:replace_alu$9608.C[96] budget 0.190000 ns (17,13) -> (17,14)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[96].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.3  Source $auto$alumacc.cc:474:replace_alu$9608.slice[96].adder_LC.COUT
Info:  0.0 17.3    Net $auto$alumacc.cc:474:replace_alu$9608.C[97] budget 0.000000 ns (17,14) -> (17,14)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[97].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.4  Source $auto$alumacc.cc:474:replace_alu$9608.slice[97].adder_LC.COUT
Info:  0.0 17.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[98] budget 0.000000 ns (17,14) -> (17,14)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[98].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.6  Source $auto$alumacc.cc:474:replace_alu$9608.slice[98].adder_LC.COUT
Info:  0.0 17.6    Net $auto$alumacc.cc:474:replace_alu$9608.C[99] budget 0.000000 ns (17,14) -> (17,14)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[99].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.7  Source $auto$alumacc.cc:474:replace_alu$9608.slice[99].adder_LC.COUT
Info:  0.0 17.7    Net $auto$alumacc.cc:474:replace_alu$9608.C[100] budget 0.000000 ns (17,14) -> (17,14)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[100].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.8  Source $auto$alumacc.cc:474:replace_alu$9608.slice[100].adder_LC.COUT
Info:  0.0 17.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[101] budget 0.000000 ns (17,14) -> (17,14)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[101].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.9  Source $auto$alumacc.cc:474:replace_alu$9608.slice[101].adder_LC.COUT
Info:  0.0 17.9    Net $auto$alumacc.cc:474:replace_alu$9608.C[102] budget 0.000000 ns (17,14) -> (17,14)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[102].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.1  Source $auto$alumacc.cc:474:replace_alu$9608.slice[102].adder_LC.COUT
Info:  0.0 18.1    Net $auto$alumacc.cc:474:replace_alu$9608.C[103] budget 0.000000 ns (17,14) -> (17,14)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[103].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.2  Source $auto$alumacc.cc:474:replace_alu$9608.slice[103].adder_LC.COUT
Info:  0.2 18.4    Net $auto$alumacc.cc:474:replace_alu$9608.C[104] budget 0.190000 ns (17,14) -> (17,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[104].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[104].adder_LC.COUT
Info:  0.3 18.8    Net $auto$alumacc.cc:474:replace_alu$9608.C[105] budget 0.260000 ns (17,15) -> (17,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9608.slice[105].adder_LC.I3
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:55
Info:                  ../int/int.v:39
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.3 19.1  Setup $auto$alumacc.cc:474:replace_alu$9608.slice[105].adder_LC.I3
Info: 14.2 ns logic, 4.9 ns routing

Info: Critical path report for clock 'dclk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source $auto$simplemap.cc:420:simplemap_dff$11635_DFFLC.O
Info:  0.6  1.1    Net $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1] budget 40.256001 ns (4,28) -> (4,28)
Info:                Sink $abc$29715$auto$blifparse.cc:492:parse_blif$30912_LC.I0
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:11
Info:  0.4  1.6  Source $abc$29715$auto$blifparse.cc:492:parse_blif$30912_LC.O
Info:  2.1  3.6    Net $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[1] budget 40.695000 ns (4,28) -> (5,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[1].adder_LC.I2
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:42
Info:  0.2  3.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[1].adder_LC.COUT
Info:  0.0  3.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[2] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[2].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[2].adder_LC.COUT
Info:  0.0  4.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[3] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[3].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[3].adder_LC.COUT
Info:  0.0  4.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[4] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[4].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[4].adder_LC.COUT
Info:  0.0  4.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[5] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[5].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[5].adder_LC.COUT
Info:  0.0  4.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[6] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[6].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[6].adder_LC.COUT
Info:  0.0  4.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[7] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[7].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[7].adder_LC.COUT
Info:  0.2  4.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[8] budget 0.190000 ns (5,15) -> (5,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[8].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[8].adder_LC.COUT
Info:  0.0  5.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[9] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[9].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[9].adder_LC.COUT
Info:  0.0  5.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[10] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[10].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[10].adder_LC.COUT
Info:  0.0  5.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[11] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[11].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[11].adder_LC.COUT
Info:  0.0  5.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[12] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[12].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[12].adder_LC.COUT
Info:  0.0  5.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[13] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[13].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[13].adder_LC.COUT
Info:  0.0  5.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[14] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[14].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[14].adder_LC.COUT
Info:  0.0  5.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[15] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[15].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[15].adder_LC.COUT
Info:  0.2  6.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[16] budget 0.190000 ns (5,16) -> (5,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[16].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[16].adder_LC.COUT
Info:  0.0  6.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[17] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[17].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[17].adder_LC.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[18] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[18].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[18].adder_LC.COUT
Info:  0.0  6.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[19] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[19].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[19].adder_LC.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[20] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[20].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[20].adder_LC.COUT
Info:  0.0  6.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[21] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[21].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[21].adder_LC.COUT
Info:  0.0  6.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[22] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[22].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[22].adder_LC.COUT
Info:  0.0  6.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[23] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[23].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[23].adder_LC.COUT
Info:  0.2  7.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[24] budget 0.190000 ns (5,17) -> (5,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[24].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[24].adder_LC.COUT
Info:  0.0  7.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[25] budget 0.000000 ns (5,18) -> (5,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[25].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[25].adder_LC.COUT
Info:  0.0  7.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[26] budget 0.000000 ns (5,18) -> (5,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[26].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[26].adder_LC.COUT
Info:  0.0  7.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[27] budget 0.000000 ns (5,18) -> (5,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[27].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[27].adder_LC.COUT
Info:  0.0  7.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[28] budget 0.000000 ns (5,18) -> (5,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[28].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[28].adder_LC.COUT
Info:  0.0  7.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[29] budget 0.000000 ns (5,18) -> (5,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[29].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[29].adder_LC.COUT
Info:  0.0  8.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[30] budget 0.000000 ns (5,18) -> (5,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[30].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[30].adder_LC.COUT
Info:  0.0  8.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[31] budget 0.000000 ns (5,18) -> (5,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[31].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[31].adder_LC.COUT
Info:  0.2  8.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[32] budget 0.190000 ns (5,18) -> (5,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[32].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[32].adder_LC.COUT
Info:  0.0  8.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[33] budget 0.000000 ns (5,19) -> (5,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[33].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[33].adder_LC.COUT
Info:  0.0  8.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[34] budget 0.000000 ns (5,19) -> (5,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[34].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[34].adder_LC.COUT
Info:  0.0  8.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[35] budget 0.000000 ns (5,19) -> (5,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[35].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[35].adder_LC.COUT
Info:  0.0  8.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[36] budget 0.000000 ns (5,19) -> (5,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[36].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[36].adder_LC.COUT
Info:  0.0  9.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[37] budget 0.000000 ns (5,19) -> (5,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[37].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[37].adder_LC.COUT
Info:  0.0  9.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[38] budget 0.000000 ns (5,19) -> (5,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[38].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[38].adder_LC.COUT
Info:  0.0  9.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[39] budget 0.000000 ns (5,19) -> (5,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[39].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[39].adder_LC.COUT
Info:  0.2  9.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[40] budget 0.190000 ns (5,19) -> (5,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[40].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[40].adder_LC.COUT
Info:  0.0  9.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[41] budget 0.000000 ns (5,20) -> (5,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[41].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[41].adder_LC.COUT
Info:  0.0  9.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[42] budget 0.000000 ns (5,20) -> (5,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[42].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[42].adder_LC.COUT
Info:  0.0 10.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[43] budget 0.000000 ns (5,20) -> (5,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[43].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[43].adder_LC.COUT
Info:  0.0 10.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[44] budget 0.000000 ns (5,20) -> (5,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[44].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[44].adder_LC.COUT
Info:  0.0 10.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[45] budget 0.000000 ns (5,20) -> (5,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[45].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[45].adder_LC.COUT
Info:  0.0 10.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[46] budget 0.000000 ns (5,20) -> (5,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[46].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[46].adder_LC.COUT
Info:  0.0 10.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[47] budget 0.000000 ns (5,20) -> (5,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[47].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[47].adder_LC.COUT
Info:  0.2 10.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[48] budget 0.190000 ns (5,20) -> (5,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[48].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[48].adder_LC.COUT
Info:  0.0 11.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[49] budget 0.000000 ns (5,21) -> (5,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[49].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[49].adder_LC.COUT
Info:  0.0 11.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[50] budget 0.000000 ns (5,21) -> (5,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[50].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[50].adder_LC.COUT
Info:  0.0 11.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[51] budget 0.000000 ns (5,21) -> (5,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[51].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[51].adder_LC.COUT
Info:  0.0 11.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[52] budget 0.000000 ns (5,21) -> (5,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[52].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[52].adder_LC.COUT
Info:  0.0 11.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[53] budget 0.000000 ns (5,21) -> (5,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[53].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[53].adder_LC.COUT
Info:  0.0 11.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[54] budget 0.000000 ns (5,21) -> (5,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[54].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[54].adder_LC.COUT
Info:  0.0 11.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[55] budget 0.000000 ns (5,21) -> (5,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[55].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[55].adder_LC.COUT
Info:  0.2 12.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[56] budget 0.190000 ns (5,21) -> (5,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[56].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[56].adder_LC.COUT
Info:  0.0 12.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[57] budget 0.000000 ns (5,22) -> (5,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[57].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[57].adder_LC.COUT
Info:  0.0 12.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[58] budget 0.000000 ns (5,22) -> (5,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[58].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[58].adder_LC.COUT
Info:  0.0 12.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[59] budget 0.000000 ns (5,22) -> (5,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[59].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[59].adder_LC.COUT
Info:  0.0 12.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[60] budget 0.000000 ns (5,22) -> (5,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[60].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[60].adder_LC.COUT
Info:  0.0 12.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[61] budget 0.000000 ns (5,22) -> (5,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[61].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[61].adder_LC.COUT
Info:  0.0 12.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[62] budget 0.000000 ns (5,22) -> (5,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[62].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[62].adder_LC.COUT
Info:  0.0 12.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[63] budget 0.000000 ns (5,22) -> (5,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[63].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[63].adder_LC.COUT
Info:  0.2 13.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[64] budget 0.190000 ns (5,22) -> (5,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[64].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[64].adder_LC.COUT
Info:  0.0 13.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[65] budget 0.000000 ns (5,23) -> (5,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[65].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[65].adder_LC.COUT
Info:  0.0 13.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[66] budget 0.000000 ns (5,23) -> (5,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[66].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[66].adder_LC.COUT
Info:  0.0 13.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[67] budget 0.000000 ns (5,23) -> (5,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[67].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[67].adder_LC.COUT
Info:  0.0 13.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[68] budget 0.000000 ns (5,23) -> (5,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[68].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[68].adder_LC.COUT
Info:  0.0 13.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[69] budget 0.000000 ns (5,23) -> (5,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[69].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[69].adder_LC.COUT
Info:  0.0 14.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[70] budget 0.000000 ns (5,23) -> (5,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[70].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[70].adder_LC.COUT
Info:  0.0 14.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[71] budget 0.000000 ns (5,23) -> (5,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[71].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[71].adder_LC.COUT
Info:  0.2 14.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[72] budget 0.190000 ns (5,23) -> (5,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[72].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[72].adder_LC.COUT
Info:  0.0 14.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[73] budget 0.000000 ns (5,24) -> (5,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[73].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[73].adder_LC.COUT
Info:  0.0 14.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[74] budget 0.000000 ns (5,24) -> (5,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[74].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[74].adder_LC.COUT
Info:  0.0 14.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[75] budget 0.000000 ns (5,24) -> (5,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[75].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[75].adder_LC.COUT
Info:  0.0 15.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[76] budget 0.000000 ns (5,24) -> (5,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[76].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[76].adder_LC.COUT
Info:  0.0 15.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[77] budget 0.000000 ns (5,24) -> (5,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[77].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[77].adder_LC.COUT
Info:  0.0 15.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[78] budget 0.000000 ns (5,24) -> (5,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[78].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[78].adder_LC.COUT
Info:  0.0 15.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[79] budget 0.000000 ns (5,24) -> (5,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[79].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[79].adder_LC.COUT
Info:  0.2 15.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[80] budget 0.190000 ns (5,24) -> (5,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[80].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[80].adder_LC.COUT
Info:  0.0 15.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[81] budget 0.000000 ns (5,25) -> (5,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[81].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[81].adder_LC.COUT
Info:  0.0 15.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[82] budget 0.000000 ns (5,25) -> (5,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[82].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[82].adder_LC.COUT
Info:  0.0 16.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[83] budget 0.000000 ns (5,25) -> (5,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[83].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[83].adder_LC.COUT
Info:  0.0 16.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[84] budget 0.000000 ns (5,25) -> (5,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[84].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[84].adder_LC.COUT
Info:  0.0 16.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[85] budget 0.000000 ns (5,25) -> (5,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[85].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[85].adder_LC.COUT
Info:  0.0 16.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[86] budget 0.000000 ns (5,25) -> (5,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[86].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[86].adder_LC.COUT
Info:  0.0 16.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[87] budget 0.000000 ns (5,25) -> (5,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[87].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[87].adder_LC.COUT
Info:  0.2 16.9    Net $auto$alumacc.cc:474:replace_alu$9584.C[88] budget 0.190000 ns (5,25) -> (5,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[88].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[88].adder_LC.COUT
Info:  0.0 17.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[89] budget 0.000000 ns (5,26) -> (5,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[89].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[89].adder_LC.COUT
Info:  0.0 17.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[90] budget 0.000000 ns (5,26) -> (5,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[90].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[90].adder_LC.COUT
Info:  0.0 17.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[91] budget 0.000000 ns (5,26) -> (5,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[91].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[91].adder_LC.COUT
Info:  0.0 17.4    Net $auto$alumacc.cc:474:replace_alu$9584.C[92] budget 0.000000 ns (5,26) -> (5,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[92].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[92].adder_LC.COUT
Info:  0.0 17.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[93] budget 0.000000 ns (5,26) -> (5,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[93].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[93].adder_LC.COUT
Info:  0.0 17.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[94] budget 0.000000 ns (5,26) -> (5,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[94].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[94].adder_LC.COUT
Info:  0.0 17.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[95] budget 0.000000 ns (5,26) -> (5,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[95].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.9  Source $auto$alumacc.cc:474:replace_alu$9584.slice[95].adder_LC.COUT
Info:  0.2 18.1    Net $auto$alumacc.cc:474:replace_alu$9584.C[96] budget 0.190000 ns (5,26) -> (5,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[96].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.2  Source $auto$alumacc.cc:474:replace_alu$9584.slice[96].adder_LC.COUT
Info:  0.0 18.2    Net $auto$alumacc.cc:474:replace_alu$9584.C[97] budget 0.000000 ns (5,27) -> (5,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[97].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.3  Source $auto$alumacc.cc:474:replace_alu$9584.slice[97].adder_LC.COUT
Info:  0.0 18.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[98] budget 0.000000 ns (5,27) -> (5,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[98].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.5  Source $auto$alumacc.cc:474:replace_alu$9584.slice[98].adder_LC.COUT
Info:  0.0 18.5    Net $auto$alumacc.cc:474:replace_alu$9584.C[99] budget 0.000000 ns (5,27) -> (5,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[99].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.6  Source $auto$alumacc.cc:474:replace_alu$9584.slice[99].adder_LC.COUT
Info:  0.0 18.6    Net $auto$alumacc.cc:474:replace_alu$9584.C[100] budget 0.000000 ns (5,27) -> (5,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[100].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.7  Source $auto$alumacc.cc:474:replace_alu$9584.slice[100].adder_LC.COUT
Info:  0.0 18.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[101] budget 0.000000 ns (5,27) -> (5,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[101].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.8  Source $auto$alumacc.cc:474:replace_alu$9584.slice[101].adder_LC.COUT
Info:  0.0 18.8    Net $auto$alumacc.cc:474:replace_alu$9584.C[102] budget 0.000000 ns (5,27) -> (5,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[102].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 19.0  Source $auto$alumacc.cc:474:replace_alu$9584.slice[102].adder_LC.COUT
Info:  0.0 19.0    Net $auto$alumacc.cc:474:replace_alu$9584.C[103] budget 0.000000 ns (5,27) -> (5,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[103].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 19.1  Source $auto$alumacc.cc:474:replace_alu$9584.slice[103].adder_LC.COUT
Info:  0.2 19.3    Net $auto$alumacc.cc:474:replace_alu$9584.C[104] budget 0.190000 ns (5,27) -> (5,28)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[104].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 19.4  Source $auto$alumacc.cc:474:replace_alu$9584.slice[104].adder_LC.COUT
Info:  0.3 19.7    Net $auto$alumacc.cc:474:replace_alu$9584.C[105] budget 0.260000 ns (5,28) -> (5,28)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9584.slice[105].adder_LC.I3
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.3 20.0  Setup $auto$alumacc.cc:474:replace_alu$9584.slice[105].adder_LC.I3
Info: 14.5 ns logic, 5.5 ns routing

Info: Critical path report for clock 'cic_q0.dec[17]_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source $auto$simplemap.cc:420:simplemap_dff$12713_DFFLC.O
Info:  0.6  1.1    Net $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1] budget 40.356998 ns (24,11) -> (24,11)
Info:                Sink $abc$29715$auto$blifparse.cc:492:parse_blif$30382_LC.I0
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:11
Info:  0.4  1.6  Source $abc$29715$auto$blifparse.cc:492:parse_blif$30382_LC.O
Info:  1.6  3.2    Net $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[1] budget 40.804001 ns (24,11) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[1].adder_LC.I2
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:42
Info:  0.2  3.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[1].adder_LC.COUT
Info:  0.0  3.4    Net $auto$alumacc.cc:474:replace_alu$9614.C[2] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[2].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[2].adder_LC.COUT
Info:  0.0  3.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[3] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[3].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[3].adder_LC.COUT
Info:  0.0  3.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[4] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[4].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[4].adder_LC.COUT
Info:  0.0  3.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[5] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[5].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[5].adder_LC.COUT
Info:  0.0  3.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[6] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[6].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[6].adder_LC.COUT
Info:  0.0  4.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[7] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[7].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[7].adder_LC.COUT
Info:  0.2  4.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[8] budget 0.190000 ns (21,15) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[8].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[8].adder_LC.COUT
Info:  0.0  4.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[9] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[9].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[9].adder_LC.COUT
Info:  0.0  4.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[10] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[10].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[10].adder_LC.COUT
Info:  0.0  4.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[11] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[11].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  4.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[11].adder_LC.COUT
Info:  0.0  4.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[12] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[12].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[12].adder_LC.COUT
Info:  0.0  5.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[13] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[13].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[13].adder_LC.COUT
Info:  0.0  5.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[14] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[14].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[14].adder_LC.COUT
Info:  0.0  5.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[15] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[15].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[15].adder_LC.COUT
Info:  0.2  5.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[16] budget 0.190000 ns (21,16) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[16].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[16].adder_LC.COUT
Info:  0.0  5.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[17] budget 0.000000 ns (21,17) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[17].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[17].adder_LC.COUT
Info:  0.0  5.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[18] budget 0.000000 ns (21,17) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[18].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  5.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[18].adder_LC.COUT
Info:  0.0  5.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[19] budget 0.000000 ns (21,17) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[19].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[19].adder_LC.COUT
Info:  0.0  6.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[20] budget 0.000000 ns (21,17) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[20].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[20].adder_LC.COUT
Info:  0.0  6.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[21] budget 0.000000 ns (21,17) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[21].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.3  Source $auto$alumacc.cc:474:replace_alu$9614.slice[21].adder_LC.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[22] budget 0.000000 ns (21,17) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[22].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[22].adder_LC.COUT
Info:  0.0  6.4    Net $auto$alumacc.cc:474:replace_alu$9614.C[23] budget 0.000000 ns (21,17) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[23].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[23].adder_LC.COUT
Info:  0.2  6.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[24] budget 0.190000 ns (21,17) -> (21,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[24].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  6.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[24].adder_LC.COUT
Info:  0.0  6.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[25] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[25].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[25].adder_LC.COUT
Info:  0.0  7.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[26] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[26].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[26].adder_LC.COUT
Info:  0.0  7.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[27] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[27].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.3  Source $auto$alumacc.cc:474:replace_alu$9614.slice[27].adder_LC.COUT
Info:  0.0  7.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[28] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[28].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[28].adder_LC.COUT
Info:  0.0  7.4    Net $auto$alumacc.cc:474:replace_alu$9614.C[29] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[29].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[29].adder_LC.COUT
Info:  0.0  7.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[30] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[30].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[30].adder_LC.COUT
Info:  0.0  7.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[31] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[31].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  7.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[31].adder_LC.COUT
Info:  0.2  8.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[32] budget 0.190000 ns (21,18) -> (21,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[32].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[32].adder_LC.COUT
Info:  0.0  8.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[33] budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[33].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[33].adder_LC.COUT
Info:  0.0  8.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[34] budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[34].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.3  Source $auto$alumacc.cc:474:replace_alu$9614.slice[34].adder_LC.COUT
Info:  0.0  8.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[35] budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[35].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[35].adder_LC.COUT
Info:  0.0  8.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[36] budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[36].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[36].adder_LC.COUT
Info:  0.0  8.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[37] budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[37].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[37].adder_LC.COUT
Info:  0.0  8.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[38] budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[38].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  8.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[38].adder_LC.COUT
Info:  0.0  8.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[39] budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[39].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[39].adder_LC.COUT
Info:  0.2  9.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[40] budget 0.190000 ns (21,19) -> (21,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[40].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.3  Source $auto$alumacc.cc:474:replace_alu$9614.slice[40].adder_LC.COUT
Info:  0.0  9.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[41] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[41].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[41].adder_LC.COUT
Info:  0.0  9.4    Net $auto$alumacc.cc:474:replace_alu$9614.C[42] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[42].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[42].adder_LC.COUT
Info:  0.0  9.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[43] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[43].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[43].adder_LC.COUT
Info:  0.0  9.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[44] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[44].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[44].adder_LC.COUT
Info:  0.0  9.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[45] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[45].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  9.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[45].adder_LC.COUT
Info:  0.0  9.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[46] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[46].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[46].adder_LC.COUT
Info:  0.0 10.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[47] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[47].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[47].adder_LC.COUT
Info:  0.2 10.4    Net $auto$alumacc.cc:474:replace_alu$9614.C[48] budget 0.190000 ns (21,20) -> (21,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[48].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[48].adder_LC.COUT
Info:  0.0 10.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[49] budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[49].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[49].adder_LC.COUT
Info:  0.0 10.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[50] budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[50].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[50].adder_LC.COUT
Info:  0.0 10.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[51] budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[51].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 10.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[51].adder_LC.COUT
Info:  0.0 10.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[52] budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[52].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[52].adder_LC.COUT
Info:  0.0 11.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[53] budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[53].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[53].adder_LC.COUT
Info:  0.0 11.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[54] budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[54].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[54].adder_LC.COUT
Info:  0.0 11.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[55] budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[55].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[55].adder_LC.COUT
Info:  0.2 11.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[56] budget 0.190000 ns (21,21) -> (21,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[56].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[56].adder_LC.COUT
Info:  0.0 11.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[57] budget 0.000000 ns (21,22) -> (21,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[57].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[57].adder_LC.COUT
Info:  0.0 11.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[58] budget 0.000000 ns (21,22) -> (21,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[58].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 11.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[58].adder_LC.COUT
Info:  0.0 11.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[59] budget 0.000000 ns (21,22) -> (21,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[59].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[59].adder_LC.COUT
Info:  0.0 12.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[60] budget 0.000000 ns (21,22) -> (21,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[60].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[60].adder_LC.COUT
Info:  0.0 12.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[61] budget 0.000000 ns (21,22) -> (21,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[61].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.3  Source $auto$alumacc.cc:474:replace_alu$9614.slice[61].adder_LC.COUT
Info:  0.0 12.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[62] budget 0.000000 ns (21,22) -> (21,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[62].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[62].adder_LC.COUT
Info:  0.0 12.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[63] budget 0.000000 ns (21,22) -> (21,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[63].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[63].adder_LC.COUT
Info:  0.2 12.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[64] budget 0.190000 ns (21,22) -> (21,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[64].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 12.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[64].adder_LC.COUT
Info:  0.0 12.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[65] budget 0.000000 ns (21,23) -> (21,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[65].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[65].adder_LC.COUT
Info:  0.0 13.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[66] budget 0.000000 ns (21,23) -> (21,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[66].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[66].adder_LC.COUT
Info:  0.0 13.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[67] budget 0.000000 ns (21,23) -> (21,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[67].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.3  Source $auto$alumacc.cc:474:replace_alu$9614.slice[67].adder_LC.COUT
Info:  0.0 13.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[68] budget 0.000000 ns (21,23) -> (21,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[68].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[68].adder_LC.COUT
Info:  0.0 13.4    Net $auto$alumacc.cc:474:replace_alu$9614.C[69] budget 0.000000 ns (21,23) -> (21,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[69].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[69].adder_LC.COUT
Info:  0.0 13.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[70] budget 0.000000 ns (21,23) -> (21,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[70].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[70].adder_LC.COUT
Info:  0.0 13.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[71] budget 0.000000 ns (21,23) -> (21,23)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[71].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 13.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[71].adder_LC.COUT
Info:  0.2 14.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[72] budget 0.190000 ns (21,23) -> (21,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[72].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[72].adder_LC.COUT
Info:  0.0 14.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[73] budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[73].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[73].adder_LC.COUT
Info:  0.0 14.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[74] budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[74].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[74].adder_LC.COUT
Info:  0.0 14.4    Net $auto$alumacc.cc:474:replace_alu$9614.C[75] budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[75].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[75].adder_LC.COUT
Info:  0.0 14.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[76] budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[76].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[76].adder_LC.COUT
Info:  0.0 14.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[77] budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[77].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[77].adder_LC.COUT
Info:  0.0 14.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[78] budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[78].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 14.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[78].adder_LC.COUT
Info:  0.0 14.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[79] budget 0.000000 ns (21,24) -> (21,24)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[79].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[79].adder_LC.COUT
Info:  0.2 15.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[80] budget 0.190000 ns (21,24) -> (21,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[80].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.3  Source $auto$alumacc.cc:474:replace_alu$9614.slice[80].adder_LC.COUT
Info:  0.0 15.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[81] budget 0.000000 ns (21,25) -> (21,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[81].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[81].adder_LC.COUT
Info:  0.0 15.4    Net $auto$alumacc.cc:474:replace_alu$9614.C[82] budget 0.000000 ns (21,25) -> (21,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[82].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[82].adder_LC.COUT
Info:  0.0 15.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[83] budget 0.000000 ns (21,25) -> (21,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[83].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[83].adder_LC.COUT
Info:  0.0 15.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[84] budget 0.000000 ns (21,25) -> (21,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[84].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[84].adder_LC.COUT
Info:  0.0 15.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[85] budget 0.000000 ns (21,25) -> (21,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[85].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 15.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[85].adder_LC.COUT
Info:  0.0 15.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[86] budget 0.000000 ns (21,25) -> (21,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[86].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[86].adder_LC.COUT
Info:  0.0 16.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[87] budget 0.000000 ns (21,25) -> (21,25)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[87].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[87].adder_LC.COUT
Info:  0.2 16.4    Net $auto$alumacc.cc:474:replace_alu$9614.C[88] budget 0.190000 ns (21,25) -> (21,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[88].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[88].adder_LC.COUT
Info:  0.0 16.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[89] budget 0.000000 ns (21,26) -> (21,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[89].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[89].adder_LC.COUT
Info:  0.0 16.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[90] budget 0.000000 ns (21,26) -> (21,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[90].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[90].adder_LC.COUT
Info:  0.0 16.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[91] budget 0.000000 ns (21,26) -> (21,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[91].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 16.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[91].adder_LC.COUT
Info:  0.0 16.9    Net $auto$alumacc.cc:474:replace_alu$9614.C[92] budget 0.000000 ns (21,26) -> (21,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[92].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[92].adder_LC.COUT
Info:  0.0 17.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[93] budget 0.000000 ns (21,26) -> (21,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[93].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[93].adder_LC.COUT
Info:  0.0 17.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[94] budget 0.000000 ns (21,26) -> (21,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[94].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.3  Source $auto$alumacc.cc:474:replace_alu$9614.slice[94].adder_LC.COUT
Info:  0.0 17.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[95] budget 0.000000 ns (21,26) -> (21,26)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[95].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.4  Source $auto$alumacc.cc:474:replace_alu$9614.slice[95].adder_LC.COUT
Info:  0.2 17.6    Net $auto$alumacc.cc:474:replace_alu$9614.C[96] budget 0.190000 ns (21,26) -> (21,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[96].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.7  Source $auto$alumacc.cc:474:replace_alu$9614.slice[96].adder_LC.COUT
Info:  0.0 17.7    Net $auto$alumacc.cc:474:replace_alu$9614.C[97] budget 0.000000 ns (21,27) -> (21,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[97].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 17.8  Source $auto$alumacc.cc:474:replace_alu$9614.slice[97].adder_LC.COUT
Info:  0.0 17.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[98] budget 0.000000 ns (21,27) -> (21,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[98].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.0  Source $auto$alumacc.cc:474:replace_alu$9614.slice[98].adder_LC.COUT
Info:  0.0 18.0    Net $auto$alumacc.cc:474:replace_alu$9614.C[99] budget 0.000000 ns (21,27) -> (21,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[99].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.1  Source $auto$alumacc.cc:474:replace_alu$9614.slice[99].adder_LC.COUT
Info:  0.0 18.1    Net $auto$alumacc.cc:474:replace_alu$9614.C[100] budget 0.000000 ns (21,27) -> (21,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[100].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.2  Source $auto$alumacc.cc:474:replace_alu$9614.slice[100].adder_LC.COUT
Info:  0.0 18.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[101] budget 0.000000 ns (21,27) -> (21,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[101].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.3  Source $auto$alumacc.cc:474:replace_alu$9614.slice[101].adder_LC.COUT
Info:  0.0 18.3    Net $auto$alumacc.cc:474:replace_alu$9614.C[102] budget 0.000000 ns (21,27) -> (21,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[102].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.5  Source $auto$alumacc.cc:474:replace_alu$9614.slice[102].adder_LC.COUT
Info:  0.0 18.5    Net $auto$alumacc.cc:474:replace_alu$9614.C[103] budget 0.000000 ns (21,27) -> (21,27)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[103].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.6  Source $auto$alumacc.cc:474:replace_alu$9614.slice[103].adder_LC.COUT
Info:  0.2 18.8    Net $auto$alumacc.cc:474:replace_alu$9614.C[104] budget 0.190000 ns (21,27) -> (21,28)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[104].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1 18.9  Source $auto$alumacc.cc:474:replace_alu$9614.slice[104].adder_LC.COUT
Info:  0.3 19.2    Net $auto$alumacc.cc:474:replace_alu$9614.C[105] budget 0.260000 ns (21,28) -> (21,28)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9614.slice[105].adder_LC.I3
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:98
Info:                  ../cic/cic_comb.v:28
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.3 19.5  Setup $auto$alumacc.cc:474:replace_alu$9614.slice[105].adder_LC.I3
Info: 14.5 ns logic, 5.0 ns routing

Info: Critical path report for clock 'clk25_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source $auto$alumacc.cc:474:replace_alu$9632.slice[0].adder_LC.O
Info:  0.6  1.1    Net clk25div[0] budget 79.639000 ns (4,1) -> (5,1)
Info:                Sink $nextpnr_ICESTORM_LC_2.I1
Info:                Defined in:
Info:                  top.v:51
Info:  0.3  1.4  Source $nextpnr_ICESTORM_LC_2.COUT
Info:  0.0  1.4    Net $nextpnr_ICESTORM_LC_2$O budget 0.000000 ns (5,1) -> (5,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[1].carry$CARRY.CIN
Info:  0.1  1.5  Source $auto$alumacc.cc:474:replace_alu$9632.slice[1].carry$CARRY.COUT
Info:  0.0  1.5    Net $auto$alumacc.cc:474:replace_alu$9632.C[2] budget 0.000000 ns (5,1) -> (5,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[2].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  1.6  Source $auto$alumacc.cc:474:replace_alu$9632.slice[2].adder_LC.COUT
Info:  0.0  1.6    Net $auto$alumacc.cc:474:replace_alu$9632.C[3] budget 0.000000 ns (5,1) -> (5,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[3].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  1.8  Source $auto$alumacc.cc:474:replace_alu$9632.slice[3].adder_LC.COUT
Info:  0.0  1.8    Net $auto$alumacc.cc:474:replace_alu$9632.C[4] budget 0.000000 ns (5,1) -> (5,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[4].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  1.9  Source $auto$alumacc.cc:474:replace_alu$9632.slice[4].adder_LC.COUT
Info:  0.0  1.9    Net $auto$alumacc.cc:474:replace_alu$9632.C[5] budget 0.000000 ns (5,1) -> (5,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[5].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  2.0  Source $auto$alumacc.cc:474:replace_alu$9632.slice[5].adder_LC.COUT
Info:  0.0  2.0    Net $auto$alumacc.cc:474:replace_alu$9632.C[6] budget 0.000000 ns (5,1) -> (5,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[6].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  2.1  Source $auto$alumacc.cc:474:replace_alu$9632.slice[6].adder_LC.COUT
Info:  0.0  2.1    Net $auto$alumacc.cc:474:replace_alu$9632.C[7] budget 0.000000 ns (5,1) -> (5,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[7].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  2.3  Source $auto$alumacc.cc:474:replace_alu$9632.slice[7].adder_LC.COUT
Info:  0.2  2.5    Net $auto$alumacc.cc:474:replace_alu$9632.C[8] budget 0.190000 ns (5,1) -> (5,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[8].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  2.6  Source $auto$alumacc.cc:474:replace_alu$9632.slice[8].adder_LC.COUT
Info:  0.0  2.6    Net $auto$alumacc.cc:474:replace_alu$9632.C[9] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[9].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  2.7  Source $auto$alumacc.cc:474:replace_alu$9632.slice[9].adder_LC.COUT
Info:  0.0  2.7    Net $auto$alumacc.cc:474:replace_alu$9632.C[10] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[10].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  2.8  Source $auto$alumacc.cc:474:replace_alu$9632.slice[10].adder_LC.COUT
Info:  0.0  2.8    Net $auto$alumacc.cc:474:replace_alu$9632.C[11] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[11].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.0  Source $auto$alumacc.cc:474:replace_alu$9632.slice[11].adder_LC.COUT
Info:  0.0  3.0    Net $auto$alumacc.cc:474:replace_alu$9632.C[12] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[12].adder_LC.CIN
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.1  3.1  Source $auto$alumacc.cc:474:replace_alu$9632.slice[12].adder_LC.COUT
Info:  0.3  3.4    Net $auto$alumacc.cc:474:replace_alu$9632.C[13] budget 0.260000 ns (5,2) -> (5,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$9632.slice[13].adder_LC.I3
Info:                Defined in:
Info:                  top.v:59
Info:                  ../counter_mod2/counter_mod2.v:41
Info:                  C:\Users\brett\fpga\yosys\share\ice40/arith_map.v:43
Info:  0.3  3.7  Setup $auto$alumacc.cc:474:replace_alu$9632.slice[13].adder_LC.I3
Info: 2.6 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source clk$sb_io.D_IN_0
Info:  1.6  1.6    Net o_clk$SB_IO_OUT budget 83.333000 ns (0,16) -> (0,6)
Info:                Sink o_clk$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:53
Info:                  pll.v:16
Info: 0.0 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge o_sclk$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source i_adc$sb_io.D_IN_0
Info:  0.6  0.6    Net i_adc$SB_IO_IN budget 82.864998 ns (0,3) -> (1,3)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$11403_DFFLC.I0
Info:                Defined in:
Info:                  top.v:35
Info:  0.5  1.1  Setup $auto$simplemap.cc:420:simplemap_dff$11403_DFFLC.I0
Info: 0.5 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path 'posedge cic_q0.dec[17]_$glb_clk' -> 'posedge o_sclk$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source $auto$alumacc.cc:474:replace_alu$9623.slice[97].adder_LC.O
Info:  2.1  2.7    Net q0_long[97] budget 82.324997 ns (18,31) -> (17,18)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$10774_DFFLC.I0
Info:                Defined in:
Info:                  top.v:205
Info:  0.5  3.1  Setup $auto$simplemap.cc:420:simplemap_dff$10774_DFFLC.I0
Info: 1.0 ns logic, 2.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk25_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source $abc$29715$auto$blifparse.cc:492:parse_blif$30055_LC.O
Info:  1.7  2.2    Net o_sclk$SB_IO_OUT budget 82.792999 ns (4,2) -> (0,8)
Info:                Sink o_sclk$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:272
Info:                  ../uart/osdvu/uart.v:25
Info: 0.5 ns logic, 1.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk25_$glb_clk' -> 'posedge o_sclk$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source $auto$alumacc.cc:474:replace_alu$9632.slice[12].adder_LC.O
Info:  0.6  1.1    Net clk25div[12] budget 40.558998 ns (5,2) -> (6,1)
Info:                Sink $abc$29715$auto$blifparse.cc:492:parse_blif$29969_LC.I0
Info:                Defined in:
Info:                  top.v:83
Info:                  ../sine_lut/sine_lut.v:26
Info:  0.4  1.6  Source $abc$29715$auto$blifparse.cc:492:parse_blif$29969_LC.O
Info:  0.6  2.2    Net $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][2] budget 40.625999 ns (6,1) -> (7,2)
Info:                Sink $abc$29715$auto$blifparse.cc:492:parse_blif$30044_LC.I0
Info:                Defined in:
Info:                  top.v:83
Info:                  ../sine_lut/sine_lut.v:46
Info:  0.5  2.6  Setup $abc$29715$auto$blifparse.cc:492:parse_blif$30044_LC.I0
Info: 1.5 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path 'posedge dclk_$glb_clk' -> 'posedge o_sclk$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source $auto$alumacc.cc:474:replace_alu$9593.slice[103].adder_LC.O
Info:  2.1  2.6    Net i0_long[103] budget 82.324997 ns (10,22) -> (11,9)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$10796_DFFLC.I0
Info:                Defined in:
Info:                  top.v:223
Info:                  ../min/min_transmit_fsm.v:49
Info:  0.5  3.1  Setup $auto$simplemap.cc:420:simplemap_dff$10796_DFFLC.I0
Info: 1.0 ns logic, 2.1 ns routing

Info: Critical path report for cross-domain path 'posedge o_sclk$SB_IO_OUT_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source $auto$simplemap.cc:420:simplemap_dff$11403_DFFLC.O
Info:  2.8  3.4    Net o_adcfb_p$SB_IO_OUT budget 40.733002 ns (1,3) -> (23,5)
Info:                Sink $abc$29715$auto$blifparse.cc:492:parse_blif$31126_LC.I0
Info:                Defined in:
Info:                  top.v:109
Info:  0.4  3.8  Source $abc$29715$auto$blifparse.cc:492:parse_blif$31126_LC.O
Info:  3.7  7.5    Net o_adcfb_n$SB_IO_OUT budget 40.799999 ns (23,5) -> (33,30)
Info:                Sink o_test[1]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:156
Info:                  ../psd_mixer/psd_mixer.v:22
Info: 1.0 ns logic, 6.5 ns routing

Info: Critical path report for cross-domain path 'posedge o_sclk$SB_IO_OUT_$glb_clk' -> 'posedge cic_q0.dec[17]_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source $auto$alumacc.cc:474:replace_alu$9608.slice[85].adder_LC.O
Info:  1.5  2.0    Net cic_q0.int_stage[5][85] budget 82.324997 ns (17,12) -> (19,13)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$10388_DFFLC.I0
Info:                Defined in:
Info:                  top.v:192
Info:                  ../cic/cic.v:29
Info:  0.5  2.5  Setup $auto$simplemap.cc:420:simplemap_dff$10388_DFFLC.I0
Info: 1.0 ns logic, 1.5 ns routing

Info: Critical path report for cross-domain path 'posedge o_sclk$SB_IO_OUT_$glb_clk' -> 'posedge dclk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source $auto$alumacc.cc:474:replace_alu$9578.slice[0].adder_LC.O
Info:  2.0  2.6    Net cic_i0.int_stage[5][0] budget 82.324997 ns (9,28) -> (11,18)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$10197_DFFLC.I0
Info:                Defined in:
Info:                  top.v:179
Info:                  ../cic/cic.v:29
Info:  0.5  3.0  Setup $auto$simplemap.cc:420:simplemap_dff$10197_DFFLC.I0
Info: 1.0 ns logic, 2.0 ns routing

Info: Max frequency for clock 'o_sclk$SB_IO_OUT_$glb_clk': 52.31 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock             'dclk_$glb_clk': 50.00 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock   'cic_q0.dec[17]_$glb_clk': 51.24 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk25_$glb_clk': 271.00 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                           -> <async>                          : 1.60 ns
Info: Max delay <async>                           -> posedge o_sclk$SB_IO_OUT_$glb_clk: 1.06 ns
Info: Max delay posedge cic_q0.dec[17]_$glb_clk   -> posedge o_sclk$SB_IO_OUT_$glb_clk: 3.12 ns
Info: Max delay posedge clk25_$glb_clk            -> <async>                          : 2.19 ns
Info: Max delay posedge clk25_$glb_clk            -> posedge o_sclk$SB_IO_OUT_$glb_clk: 2.63 ns
Info: Max delay posedge dclk_$glb_clk             -> posedge o_sclk$SB_IO_OUT_$glb_clk: 3.08 ns
Info: Max delay posedge o_sclk$SB_IO_OUT_$glb_clk -> <async>                          : 7.49 ns
Info: Max delay posedge o_sclk$SB_IO_OUT_$glb_clk -> posedge cic_q0.dec[17]_$glb_clk  : 2.50 ns
Info: Max delay posedge o_sclk$SB_IO_OUT_$glb_clk -> posedge dclk_$glb_clk            : 3.02 ns

Info: Slack histogram:
Info:  legend: * represents 40 endpoint(s)
Info:          + represents [1,40) endpoint(s)
Info: [ 63333,  64281) |+
Info: [ 64281,  65229) |**+
Info: [ 65229,  66177) |**+
Info: [ 66177,  67125) |***+
Info: [ 67125,  68073) |**+
Info: [ 68073,  69021) |**+
Info: [ 69021,  69969) |**+
Info: [ 69969,  70917) |**+
Info: [ 70917,  71865) |***+
Info: [ 71865,  72813) |***+
Info: [ 72813,  73761) |***+
Info: [ 73761,  74709) |***+
Info: [ 74709,  75657) |****+
Info: [ 75657,  76605) |***+
Info: [ 76605,  77553) |***+
Info: [ 77553,  78501) |****+
Info: [ 78501,  79449) |*******+
Info: [ 79449,  80397) |*********************+
Info: [ 80397,  81345) |*********************************************************+
Info: [ 81345,  82293) |************************************************************ 
5 warnings, 0 errors
