library ieee;
use ieee.std_logic_1164.all;

entity Decoder_Segments is
port(
inpt:  in  integer range 0 to 9;
outpt: out std_logic_vector (6 downto 0));
end;

architecture one of Decoder_Segments is
begin
process(inpt)
begin

end process;
end;