[INF:CM0023] Creating log file ../../build/regression/ParamRef/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<185> s<184> l<1:1> el<1:0>
n<> u<1> t<Package> p<19> s<2> l<1:1> el<1:8>
n<tl_main_pkg> u<2> t<StringConst> p<19> s<17> l<1:9> el<1:20>
n<> u<3> t<IntegerAtomType_Int> p<4> l<2:15> el<2:18>
n<> u<4> t<Data_type> p<5> c<3> l<2:15> el<2:18>
n<> u<5> t<Data_type_or_implicit> p<15> c<4> s<14> l<2:15> el<2:18>
n<ADDR_SPACE_DEBUG_MEM> u<6> t<StringConst> p<13> s<12> l<2:19> el<2:39>
n<1> u<7> t<IntConst> p<8> l<2:42> el<2:43>
n<> u<8> t<Primary_literal> p<9> c<7> l<2:42> el<2:43>
n<> u<9> t<Constant_primary> p<10> c<8> l<2:42> el<2:43>
n<> u<10> t<Constant_expression> p<11> c<9> l<2:42> el<2:43>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<2:42> el<2:43>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<2:42> el<2:43>
n<> u<13> t<Param_assignment> p<14> c<6> l<2:19> el<2:43>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<2:19> el<2:43>
n<> u<15> t<Local_parameter_declaration> p<16> c<5> l<2:4> el<2:43>
n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<2:4> el<2:44>
n<> u<17> t<Package_item> p<19> c<16> s<18> l<2:4> el<2:44>
n<> u<18> t<Endpackage> p<19> l<3:1> el<3:11>
n<> u<19> t<Package_declaration> p<20> c<1> l<1:1> el<3:11>
n<> u<20> t<Description> p<184> c<19> s<72> l<1:1> el<3:11>
n<> u<21> t<Package> p<71> s<22> l<5:1> el<5:8>
n<dm> u<22> t<StringConst> p<71> s<37> l<5:9> el<5:11>
n<> u<23> t<IntegerAtomType_Int> p<24> l<6:15> el<6:18>
n<> u<24> t<Data_type> p<25> c<23> l<6:15> el<6:18>
n<> u<25> t<Data_type_or_implicit> p<35> c<24> s<34> l<6:15> el<6:18>
n<HaltAddress> u<26> t<StringConst> p<33> s<32> l<6:19> el<6:30>
n<10> u<27> t<IntConst> p<28> l<6:33> el<6:35>
n<> u<28> t<Primary_literal> p<29> c<27> l<6:33> el<6:35>
n<> u<29> t<Constant_primary> p<30> c<28> l<6:33> el<6:35>
n<> u<30> t<Constant_expression> p<31> c<29> l<6:33> el<6:35>
n<> u<31> t<Constant_mintypmax_expression> p<32> c<30> l<6:33> el<6:35>
n<> u<32> t<Constant_param_expression> p<33> c<31> l<6:33> el<6:35>
n<> u<33> t<Param_assignment> p<34> c<26> l<6:19> el<6:35>
n<> u<34> t<List_of_param_assignments> p<35> c<33> l<6:19> el<6:35>
n<> u<35> t<Local_parameter_declaration> p<36> c<25> l<6:4> el<6:35>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<6:4> el<6:36>
n<> u<37> t<Package_item> p<71> c<36> s<68> l<6:4> el<6:36>
n<> u<38> t<IntVec_TypeLogic> p<49> s<48> l<7:15> el<7:20>
n<31> u<39> t<IntConst> p<40> l<7:22> el<7:24>
n<> u<40> t<Primary_literal> p<41> c<39> l<7:22> el<7:24>
n<> u<41> t<Constant_primary> p<42> c<40> l<7:22> el<7:24>
n<> u<42> t<Constant_expression> p<47> c<41> s<46> l<7:22> el<7:24>
n<0> u<43> t<IntConst> p<44> l<7:25> el<7:26>
n<> u<44> t<Primary_literal> p<45> c<43> l<7:25> el<7:26>
n<> u<45> t<Constant_primary> p<46> c<44> l<7:25> el<7:26>
n<> u<46> t<Constant_expression> p<47> c<45> l<7:25> el<7:26>
n<> u<47> t<Constant_range> p<48> c<42> l<7:22> el<7:26>
n<> u<48> t<Packed_dimension> p<49> c<47> l<7:21> el<7:27>
n<> u<49> t<Data_type> p<50> c<38> l<7:15> el<7:27>
n<> u<50> t<Data_type_or_implicit> p<66> c<49> s<65> l<7:15> el<7:27>
n<ExceptionAddress> u<51> t<StringConst> p<64> s<63> l<7:28> el<7:44>
n<HaltAddress> u<52> t<StringConst> p<53> l<7:47> el<7:58>
n<> u<53> t<Primary_literal> p<54> c<52> l<7:47> el<7:58>
n<> u<54> t<Constant_primary> p<55> c<53> l<7:47> el<7:58>
n<> u<55> t<Constant_expression> p<61> c<54> s<60> l<7:47> el<7:58>
n<2> u<56> t<IntConst> p<57> l<7:61> el<7:62>
n<> u<57> t<Primary_literal> p<58> c<56> l<7:61> el<7:62>
n<> u<58> t<Constant_primary> p<59> c<57> l<7:61> el<7:62>
n<> u<59> t<Constant_expression> p<61> c<58> l<7:61> el<7:62>
n<> u<60> t<BinOp_Plus> p<61> s<59> l<7:59> el<7:60>
n<> u<61> t<Constant_expression> p<62> c<55> l<7:47> el<7:62>
n<> u<62> t<Constant_mintypmax_expression> p<63> c<61> l<7:47> el<7:62>
n<> u<63> t<Constant_param_expression> p<64> c<62> l<7:47> el<7:62>
n<> u<64> t<Param_assignment> p<65> c<51> l<7:28> el<7:62>
n<> u<65> t<List_of_param_assignments> p<66> c<64> l<7:28> el<7:62>
n<> u<66> t<Local_parameter_declaration> p<67> c<50> l<7:4> el<7:62>
n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<7:4> el<7:63>
n<> u<68> t<Package_item> p<71> c<67> s<70> l<7:4> el<7:63>
n<dm> u<69> t<StringConst> p<71> l<8:14> el<8:16>
n<> u<70> t<Endpackage> p<71> s<69> l<8:1> el<8:11>
n<> u<71> t<Package_declaration> p<72> c<21> l<5:1> el<8:16>
n<> u<72> t<Description> p<184> c<71> s<116> l<5:1> el<8:16>
n<> u<73> t<Module_keyword> p<75> s<74> l<10:1> el<10:7>
n<top_earlgrey> u<74> t<StringConst> p<75> l<10:8> el<10:20>
n<> u<75> t<Module_ansi_header> p<115> c<73> s<84> l<10:1> el<10:21>
n<tl_main_pkg> u<76> t<StringConst> p<77> l<11:10> el<11:21>
n<> u<77> t<Package_import_item> p<78> c<76> l<11:10> el<11:24>
n<> u<78> t<Package_import_declaration> p<79> c<77> l<11:3> el<11:25>
n<> u<79> t<Data_declaration> p<80> c<78> l<11:3> el<11:25>
n<> u<80> t<Package_or_generate_item_declaration> p<81> c<79> l<11:3> el<11:25>
n<> u<81> t<Module_or_generate_item_declaration> p<82> c<80> l<11:3> el<11:25>
n<> u<82> t<Module_common_item> p<83> c<81> l<11:3> el<11:25>
n<> u<83> t<Module_or_generate_item> p<84> c<82> l<11:3> el<11:25>
n<> u<84> t<Non_port_module_item> p<115> c<83> s<114> l<11:3> el<11:25>
n<rv_core_ibex> u<85> t<StringConst> p<112> s<106> l<13:3> el<13:15>
n<DmExceptionAddr> u<86> t<StringConst> p<104> s<103> l<14:7> el<14:22>
n<ADDR_SPACE_DEBUG_MEM> u<87> t<StringConst> p<88> l<14:23> el<14:43>
n<> u<88> t<Primary_literal> p<89> c<87> l<14:23> el<14:43>
n<> u<89> t<Primary> p<90> c<88> l<14:23> el<14:43>
n<> u<90> t<Expression> p<101> c<89> s<100> l<14:23> el<14:43>
n<dm> u<91> t<StringConst> p<92> l<14:46> el<14:48>
n<> u<92> t<Class_type> p<93> c<91> l<14:46> el<14:48>
n<> u<93> t<Class_scope> p<97> c<92> s<94> l<14:46> el<14:50>
n<ExceptionAddress> u<94> t<StringConst> p<97> s<96> l<14:50> el<14:66>
n<> u<95> t<Bit_select> p<96> l<14:66> el<14:66>
n<> u<96> t<Select> p<97> c<95> l<14:66> el<14:66>
n<> u<97> t<Complex_func_call> p<98> c<93> l<14:46> el<14:66>
n<> u<98> t<Primary> p<99> c<97> l<14:46> el<14:66>
n<> u<99> t<Expression> p<101> c<98> l<14:46> el<14:66>
n<> u<100> t<BinOp_Plus> p<101> s<99> l<14:44> el<14:45>
n<> u<101> t<Expression> p<102> c<90> l<14:23> el<14:66>
n<> u<102> t<Mintypmax_expression> p<103> c<101> l<14:23> el<14:66>
n<> u<103> t<Param_expression> p<104> c<102> l<14:23> el<14:66>
n<> u<104> t<Named_parameter_assignment> p<105> c<86> l<14:6> el<14:67>
n<> u<105> t<List_of_parameter_assignments> p<106> c<104> l<14:6> el<14:67>
n<> u<106> t<Parameter_value_assignment> p<112> c<105> s<111> l<13:16> el<15:4>
n<u_rv_core_ibex> u<107> t<StringConst> p<108> l<15:5> el<15:19>
n<> u<108> t<Name_of_instance> p<111> c<107> s<110> l<15:5> el<15:19>
n<> u<109> t<Ordered_port_connection> p<110> l<15:20> el<15:20>
n<> u<110> t<List_of_port_connections> p<111> c<109> l<15:20> el<15:20>
n<> u<111> t<Hierarchical_instance> p<112> c<108> l<15:5> el<15:21>
n<> u<112> t<Module_instantiation> p<113> c<85> l<13:3> el<15:22>
n<> u<113> t<Module_or_generate_item> p<114> c<112> l<13:3> el<15:22>
n<> u<114> t<Non_port_module_item> p<115> c<113> l<13:3> el<15:22>
n<> u<115> t<Module_declaration> p<116> c<75> l<10:1> el<16:10>
n<> u<116> t<Description> p<184> c<115> s<159> l<10:1> el<16:10>
n<> u<117> t<Module_keyword> p<119> s<118> l<18:1> el<18:7>
n<rv_core_ibex> u<118> t<StringConst> p<119> l<18:8> el<18:20>
n<> u<119> t<Module_ansi_header> p<158> c<117> s<138> l<18:1> el<18:21>
n<> u<120> t<IntegerAtomType_Int> p<122> s<121> l<19:14> el<19:17>
n<> u<121> t<Signing_Unsigned> p<122> l<19:18> el<19:26>
n<> u<122> t<Data_type> p<123> c<120> l<19:14> el<19:26>
n<> u<123> t<Data_type_or_implicit> p<133> c<122> s<132> l<19:14> el<19:26>
n<DmExceptionAddr> u<124> t<StringConst> p<131> s<130> l<19:27> el<19:42>
n<3> u<125> t<IntConst> p<126> l<19:45> el<19:46>
n<> u<126> t<Primary_literal> p<127> c<125> l<19:45> el<19:46>
n<> u<127> t<Constant_primary> p<128> c<126> l<19:45> el<19:46>
n<> u<128> t<Constant_expression> p<129> c<127> l<19:45> el<19:46>
n<> u<129> t<Constant_mintypmax_expression> p<130> c<128> l<19:45> el<19:46>
n<> u<130> t<Constant_param_expression> p<131> c<129> l<19:45> el<19:46>
n<> u<131> t<Param_assignment> p<132> c<124> l<19:27> el<19:46>
n<> u<132> t<List_of_param_assignments> p<133> c<131> l<19:27> el<19:46>
n<> u<133> t<Parameter_declaration> p<134> c<123> l<19:4> el<19:46>
n<> u<134> t<Package_or_generate_item_declaration> p<135> c<133> l<19:4> el<19:47>
n<> u<135> t<Module_or_generate_item_declaration> p<136> c<134> l<19:4> el<19:47>
n<> u<136> t<Module_common_item> p<137> c<135> l<19:4> el<19:47>
n<> u<137> t<Module_or_generate_item> p<138> c<136> l<19:4> el<19:47>
n<> u<138> t<Non_port_module_item> p<158> c<137> s<157> l<19:4> el<19:47>
n<ibex_core> u<139> t<StringConst> p<155> s<149> l<20:4> el<20:13>
n<DmExceptionAddr> u<140> t<StringConst> p<147> s<146> l<21:8> el<21:23>
n<DmExceptionAddr> u<141> t<StringConst> p<142> l<21:24> el<21:39>
n<> u<142> t<Primary_literal> p<143> c<141> l<21:24> el<21:39>
n<> u<143> t<Primary> p<144> c<142> l<21:24> el<21:39>
n<> u<144> t<Expression> p<145> c<143> l<21:24> el<21:39>
n<> u<145> t<Mintypmax_expression> p<146> c<144> l<21:24> el<21:39>
n<> u<146> t<Param_expression> p<147> c<145> l<21:24> el<21:39>
n<> u<147> t<Named_parameter_assignment> p<148> c<140> l<21:7> el<21:40>
n<> u<148> t<List_of_parameter_assignments> p<149> c<147> l<21:7> el<21:40>
n<> u<149> t<Parameter_value_assignment> p<155> c<148> s<154> l<20:14> el<22:4>
n<u_core> u<150> t<StringConst> p<151> l<22:5> el<22:11>
n<> u<151> t<Name_of_instance> p<154> c<150> s<153> l<22:5> el<22:11>
n<> u<152> t<Ordered_port_connection> p<153> l<22:12> el<22:12>
n<> u<153> t<List_of_port_connections> p<154> c<152> l<22:12> el<22:12>
n<> u<154> t<Hierarchical_instance> p<155> c<151> l<22:5> el<22:13>
n<> u<155> t<Module_instantiation> p<156> c<139> l<20:4> el<22:14>
n<> u<156> t<Module_or_generate_item> p<157> c<155> l<20:4> el<22:14>
n<> u<157> t<Non_port_module_item> p<158> c<156> l<20:4> el<22:14>
n<> u<158> t<Module_declaration> p<159> c<119> l<18:1> el<23:10>
n<> u<159> t<Description> p<184> c<158> s<183> l<18:1> el<23:10>
n<> u<160> t<Module_keyword> p<162> s<161> l<25:1> el<25:7>
n<ibex_core> u<161> t<StringConst> p<162> l<25:8> el<25:17>
n<> u<162> t<Module_ansi_header> p<182> c<160> s<181> l<25:1> el<25:18>
n<> u<163> t<IntegerAtomType_Int> p<165> s<164> l<26:14> el<26:17>
n<> u<164> t<Signing_Unsigned> p<165> l<26:18> el<26:26>
n<> u<165> t<Data_type> p<166> c<163> l<26:14> el<26:26>
n<> u<166> t<Data_type_or_implicit> p<176> c<165> s<175> l<26:14> el<26:26>
n<DmExceptionAddr> u<167> t<StringConst> p<174> s<173> l<26:27> el<26:42>
n<4> u<168> t<IntConst> p<169> l<26:45> el<26:46>
n<> u<169> t<Primary_literal> p<170> c<168> l<26:45> el<26:46>
n<> u<170> t<Constant_primary> p<171> c<169> l<26:45> el<26:46>
n<> u<171> t<Constant_expression> p<172> c<170> l<26:45> el<26:46>
n<> u<172> t<Constant_mintypmax_expression> p<173> c<171> l<26:45> el<26:46>
n<> u<173> t<Constant_param_expression> p<174> c<172> l<26:45> el<26:46>
n<> u<174> t<Param_assignment> p<175> c<167> l<26:27> el<26:46>
n<> u<175> t<List_of_param_assignments> p<176> c<174> l<26:27> el<26:46>
n<> u<176> t<Parameter_declaration> p<177> c<166> l<26:4> el<26:46>
n<> u<177> t<Package_or_generate_item_declaration> p<178> c<176> l<26:4> el<26:47>
n<> u<178> t<Module_or_generate_item_declaration> p<179> c<177> l<26:4> el<26:47>
n<> u<179> t<Module_common_item> p<180> c<178> l<26:4> el<26:47>
n<> u<180> t<Module_or_generate_item> p<181> c<179> l<26:4> el<26:47>
n<> u<181> t<Non_port_module_item> p<182> c<180> l<26:4> el<26:47>
n<> u<182> t<Module_declaration> p<183> c<162> l<25:1> el<27:10>
n<> u<183> t<Description> p<184> c<182> l<25:1> el<27:10>
n<> u<184> t<Source_text> p<185> c<20> l<1:1> el<27:10>
n<> u<185> t<Top_level_rule> l<1:1> el<28:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "tl_main_pkg".

[WRN:PA0205] dut.sv:5:1: No timescale set for "dm".

[WRN:PA0205] dut.sv:10:1: No timescale set for "top_earlgrey".

[WRN:PA0205] dut.sv:18:1: No timescale set for "rv_core_ibex".

[WRN:PA0205] dut.sv:25:1: No timescale set for "ibex_core".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "tl_main_pkg".

[INF:CP0301] dut.sv:5:1: Compile package "dm".

[INF:CP0303] dut.sv:25:1: Compile module "work@ibex_core".

[INF:CP0303] dut.sv:18:1: Compile module "work@rv_core_ibex".

[INF:CP0303] dut.sv:10:1: Compile module "work@top_earlgrey".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:10:1: Top level module "work@top_earlgrey".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamRef/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamRef/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamRef/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top_earlgrey)
|vpiElaborated:1
|vpiName:work@top_earlgrey
|uhdmallPackages:
\_package: tl_main_pkg (tl_main_pkg::) dut.sv:1:1: , endln:3:11, parent:work@top_earlgrey
  |vpiName:tl_main_pkg
  |vpiFullName:tl_main_pkg::
  |vpiParameter:
  \_parameter: (tl_main_pkg::ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:39, parent:tl_main_pkg::
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:18, parent:tl_main_pkg::ADDR_SPACE_DEBUG_MEM
      |vpiInstance:
      \_package: (tl_main_pkg), file:
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:ADDR_SPACE_DEBUG_MEM
    |vpiFullName:tl_main_pkg::ADDR_SPACE_DEBUG_MEM
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:43, parent:tl_main_pkg::
    |vpiRhs:
    \_constant: , line:2:42, endln:2:43
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18, parent:tl_main_pkg::ADDR_SPACE_DEBUG_MEM
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (tl_main_pkg::ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:39, parent:tl_main_pkg::
  |vpiDefName:tl_main_pkg
|uhdmallPackages:
\_package: dm (dm::) dut.sv:5:1: , endln:8:16, parent:work@top_earlgrey
  |vpiName:dm
  |vpiFullName:dm::
  |vpiParameter:
  \_parameter: (dm::HaltAddress), line:6:19, endln:6:30, parent:dm::
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:6:15, endln:6:18, parent:dm::HaltAddress
      |vpiInstance:
      \_package: (dm), file:
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:HaltAddress
    |vpiFullName:dm::HaltAddress
  |vpiParameter:
  \_parameter: (dm::ExceptionAddress), line:7:28, endln:7:44, parent:dm::
    |vpiTypespec:
    \_logic_typespec: , line:7:15, endln:7:20, parent:dm::ExceptionAddress
      |vpiInstance:
      \_package: (dm), file:
      |vpiRange:
      \_range: , line:7:22, endln:7:26
        |vpiLeftRange:
        \_constant: , line:7:22, endln:7:24
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:25, endln:7:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLocalParam:1
    |vpiName:ExceptionAddress
    |vpiFullName:dm::ExceptionAddress
  |vpiParamAssign:
  \_param_assign: , line:6:19, endln:6:35, parent:dm::
    |vpiRhs:
    \_constant: , line:6:33, endln:6:35
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:6:15, endln:6:18, parent:dm::HaltAddress
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (dm::HaltAddress), line:6:19, endln:6:30, parent:dm::
  |vpiParamAssign:
  \_param_assign: , line:7:28, endln:7:62, parent:dm::
    |vpiRhs:
    \_operation: , line:7:47, endln:7:62
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (HaltAddress), line:7:47, endln:7:58
        |vpiName:HaltAddress
        |vpiActual:
        \_parameter: (dm::HaltAddress), line:6:19, endln:6:30, parent:dm::
      |vpiOperand:
      \_constant: , line:7:61, endln:7:62
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (dm::ExceptionAddress), line:7:28, endln:7:44, parent:dm::
  |vpiDefName:dm
|uhdmtopPackages:
\_package: tl_main_pkg (tl_main_pkg::) dut.sv:1:1: , endln:3:11, parent:work@top_earlgrey
  |vpiName:tl_main_pkg
  |vpiFullName:tl_main_pkg::
  |vpiParameter:
  \_parameter: (tl_main_pkg::ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:39, parent:tl_main_pkg::
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:18, parent:tl_main_pkg::ADDR_SPACE_DEBUG_MEM
      |vpiInstance:
      \_package: tl_main_pkg (tl_main_pkg::) dut.sv:1:1: , endln:3:11, parent:work@top_earlgrey
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:ADDR_SPACE_DEBUG_MEM
    |vpiFullName:tl_main_pkg::ADDR_SPACE_DEBUG_MEM
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:43, parent:tl_main_pkg::
    |vpiRhs:
    \_constant: , line:2:42, endln:2:43
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18, parent:tl_main_pkg::ADDR_SPACE_DEBUG_MEM
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (tl_main_pkg::ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:39, parent:tl_main_pkg::
  |vpiDefName:tl_main_pkg
  |vpiTop:1
|uhdmtopPackages:
\_package: dm (dm::) dut.sv:5:1: , endln:8:16, parent:work@top_earlgrey
  |vpiName:dm
  |vpiFullName:dm::
  |vpiParameter:
  \_parameter: (dm::HaltAddress), line:6:19, endln:6:30, parent:dm::
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:6:15, endln:6:18, parent:dm::HaltAddress
      |vpiInstance:
      \_package: dm (dm::) dut.sv:5:1: , endln:8:16, parent:work@top_earlgrey
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:HaltAddress
    |vpiFullName:dm::HaltAddress
  |vpiParameter:
  \_parameter: (dm::ExceptionAddress), line:7:28, endln:7:44, parent:dm::
    |vpiTypespec:
    \_logic_typespec: , line:7:15, endln:7:20, parent:dm::ExceptionAddress
      |vpiInstance:
      \_package: dm (dm::) dut.sv:5:1: , endln:8:16, parent:work@top_earlgrey
      |vpiRange:
      \_range: , line:7:22, endln:7:26
        |vpiLeftRange:
        \_constant: , line:7:22, endln:7:24
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:25, endln:7:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLocalParam:1
    |vpiName:ExceptionAddress
    |vpiFullName:dm::ExceptionAddress
  |vpiParamAssign:
  \_param_assign: , line:6:19, endln:6:35, parent:dm::
    |vpiRhs:
    \_constant: , line:6:33, endln:6:35
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:6:15, endln:6:18, parent:dm::HaltAddress
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (dm::HaltAddress), line:6:19, endln:6:30, parent:dm::
  |vpiParamAssign:
  \_param_assign: , line:7:28, endln:7:62, parent:dm::
    |vpiRhs:
    \_operation: , line:7:47, endln:7:62
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (HaltAddress), line:7:47, endln:7:58
        |vpiName:HaltAddress
        |vpiActual:
        \_parameter: (dm::HaltAddress), line:6:19, endln:6:30, parent:dm::
      |vpiOperand:
      \_constant: , line:7:61, endln:7:62
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (dm::ExceptionAddress), line:7:28, endln:7:44, parent:dm::
  |vpiDefName:dm
  |vpiTop:1
|uhdmallModules:
\_module: work@ibex_core (work@ibex_core) dut.sv:25:1: , endln:27:10, parent:work@top_earlgrey
  |vpiFullName:work@ibex_core
  |vpiParameter:
  \_parameter: (work@ibex_core.DmExceptionAddr), line:26:27, endln:26:42, parent:work@ibex_core
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:26:14, endln:26:26, parent:work@ibex_core.DmExceptionAddr
    |vpiName:DmExceptionAddr
    |vpiFullName:work@ibex_core.DmExceptionAddr
  |vpiParamAssign:
  \_param_assign: , line:26:27, endln:26:46, parent:work@ibex_core
    |vpiRhs:
    \_constant: , line:26:45, endln:26:46
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:26:14, endln:26:26, parent:work@ibex_core.DmExceptionAddr
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ibex_core.DmExceptionAddr), line:26:27, endln:26:42, parent:work@ibex_core
  |vpiDefName:work@ibex_core
|uhdmallModules:
\_module: work@rv_core_ibex (work@rv_core_ibex) dut.sv:18:1: , endln:23:10, parent:work@top_earlgrey
  |vpiFullName:work@rv_core_ibex
  |vpiParameter:
  \_parameter: (work@rv_core_ibex.DmExceptionAddr), line:19:27, endln:19:42, parent:work@rv_core_ibex
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:19:14, endln:19:26, parent:work@rv_core_ibex.DmExceptionAddr
    |vpiName:DmExceptionAddr
    |vpiFullName:work@rv_core_ibex.DmExceptionAddr
  |vpiParamAssign:
  \_param_assign: , line:19:27, endln:19:46, parent:work@rv_core_ibex
    |vpiRhs:
    \_constant: , line:19:45, endln:19:46
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:19:14, endln:19:26, parent:work@rv_core_ibex.DmExceptionAddr
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rv_core_ibex.DmExceptionAddr), line:19:27, endln:19:42, parent:work@rv_core_ibex
  |vpiDefName:work@rv_core_ibex
|uhdmallModules:
\_module: work@top_earlgrey (work@top_earlgrey) dut.sv:10:1: , endln:16:10, parent:work@top_earlgrey
  |vpiFullName:work@top_earlgrey
  |vpiParameter:
  \_parameter: (work@top_earlgrey.ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:39, parent:work@top_earlgrey
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:18, parent:work@top_earlgrey.ADDR_SPACE_DEBUG_MEM
      |vpiInstance:
      \_package: tl_main_pkg (tl_main_pkg::) dut.sv:1:1: , endln:3:11, parent:work@top_earlgrey
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:ADDR_SPACE_DEBUG_MEM
    |vpiFullName:work@top_earlgrey.ADDR_SPACE_DEBUG_MEM
    |vpiImported:tl_main_pkg
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:43, parent:work@top_earlgrey
    |vpiRhs:
    \_constant: , line:2:42, endln:2:43
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18
        |vpiInstance:
        \_package: tl_main_pkg (tl_main_pkg::) dut.sv:1:1: , endln:3:11, parent:work@top_earlgrey
        |vpiSigned:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top_earlgrey.ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:39
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18, parent:work@top_earlgrey.ADDR_SPACE_DEBUG_MEM
        |vpiInstance:
        \_package: tl_main_pkg (tl_main_pkg::) dut.sv:1:1: , endln:3:11, parent:work@top_earlgrey
        |vpiSigned:1
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:ADDR_SPACE_DEBUG_MEM
      |vpiFullName:work@top_earlgrey.ADDR_SPACE_DEBUG_MEM
      |vpiImported:tl_main_pkg
  |vpiTypedef:
  \_import_typespec: (tl_main_pkg), line:11:10, endln:11:24
  |vpiDefName:work@top_earlgrey
|uhdmtopModules:
\_module: work@top_earlgrey (work@top_earlgrey) dut.sv:10:1: , endln:16:10
  |vpiName:work@top_earlgrey
  |vpiParameter:
  \_parameter: (work@top_earlgrey.ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:39, parent:work@top_earlgrey
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:18, parent:work@top_earlgrey.ADDR_SPACE_DEBUG_MEM
      |vpiInstance:
      \_package: tl_main_pkg (tl_main_pkg::) dut.sv:1:1: , endln:3:11, parent:work@top_earlgrey
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:ADDR_SPACE_DEBUG_MEM
    |vpiFullName:work@top_earlgrey.ADDR_SPACE_DEBUG_MEM
    |vpiImported:tl_main_pkg
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:43, parent:work@top_earlgrey
    |vpiRhs:
    \_constant: , line:2:42, endln:2:43
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18, parent:work@top_earlgrey.ADDR_SPACE_DEBUG_MEM
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top_earlgrey.ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:39, parent:work@top_earlgrey
  |vpiTypedef:
  \_import_typespec: (tl_main_pkg), line:11:10, endln:11:24
  |vpiDefName:work@top_earlgrey
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@rv_core_ibex (work@top_earlgrey.u_rv_core_ibex) dut.sv:13:3: , endln:15:22, parent:work@top_earlgrey
    |vpiName:u_rv_core_ibex
    |vpiFullName:work@top_earlgrey.u_rv_core_ibex
    |vpiParameter:
    \_parameter: (work@top_earlgrey.u_rv_core_ibex.DmExceptionAddr), line:19:27, endln:19:42, parent:work@top_earlgrey.u_rv_core_ibex
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:19:14, endln:19:26, parent:work@top_earlgrey.u_rv_core_ibex.DmExceptionAddr
      |vpiName:DmExceptionAddr
      |vpiFullName:work@top_earlgrey.u_rv_core_ibex.DmExceptionAddr
    |vpiParamAssign:
    \_param_assign: , line:19:27, endln:19:46, parent:work@top_earlgrey.u_rv_core_ibex
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:14:23, endln:14:66
        |vpiOpType:24
        |vpiOperand:
        \_constant: , line:14:23, endln:14:43
          |vpiDecompile:1
          |vpiSize:32
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_operation: , line:7:47, endln:7:62
          |vpiTypespec:
          \_logic_typespec: , line:7:15, endln:7:20, parent:dm::ExceptionAddress
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (HaltAddress), line:7:47, endln:7:58
            |vpiName:HaltAddress
          |vpiOperand:
          \_constant: , line:7:61, endln:7:62
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top_earlgrey.u_rv_core_ibex.DmExceptionAddr), line:19:27, endln:19:42, parent:work@top_earlgrey.u_rv_core_ibex
    |vpiDefName:work@rv_core_ibex
    |vpiDefFile:dut.sv
    |vpiDefLineNo:18
    |vpiInstance:
    \_module: work@top_earlgrey (work@top_earlgrey) dut.sv:10:1: , endln:16:10
    |vpiModule:
    \_module: work@ibex_core (work@top_earlgrey.u_rv_core_ibex.u_core) dut.sv:20:4: , endln:22:14, parent:work@top_earlgrey.u_rv_core_ibex
      |vpiName:u_core
      |vpiFullName:work@top_earlgrey.u_rv_core_ibex.u_core
      |vpiParameter:
      \_parameter: (work@top_earlgrey.u_rv_core_ibex.u_core.DmExceptionAddr), line:26:27, endln:26:42, parent:work@top_earlgrey.u_rv_core_ibex.u_core
        |UINT:4
        |vpiTypespec:
        \_int_typespec: , line:26:14, endln:26:26, parent:work@top_earlgrey.u_rv_core_ibex.u_core.DmExceptionAddr
        |vpiName:DmExceptionAddr
        |vpiFullName:work@top_earlgrey.u_rv_core_ibex.u_core.DmExceptionAddr
      |vpiParamAssign:
      \_param_assign: , line:26:27, endln:26:46, parent:work@top_earlgrey.u_rv_core_ibex.u_core
        |vpiOverriden:1
        |vpiRhs:
        \_operation: , line:21:24, endln:21:39
          |vpiTypespec:
          \_int_typespec: , line:19:14, endln:19:26, parent:work@rv_core_ibex.DmExceptionAddr
          |vpiOpType:24
          |vpiOperand:
          \_constant: , line:14:23, endln:14:43
            |vpiDecompile:1
            |vpiSize:32
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_operation: , line:7:47, endln:7:62
            |vpiTypespec:
            \_logic_typespec: , line:7:15, endln:7:20
              |vpiInstance:
              \_package: dm (dm::) dut.sv:5:1: , endln:8:16, parent:work@top_earlgrey
              |vpiRange:
              \_range: , line:7:22, endln:7:26
                |vpiLeftRange:
                \_constant: , line:7:22, endln:7:24
                  |vpiDecompile:31
                  |vpiSize:64
                  |UINT:31
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:7:25, endln:7:26
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (HaltAddress), line:7:47, endln:7:58
              |vpiName:HaltAddress
            |vpiOperand:
            \_constant: , line:7:61, endln:7:62
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top_earlgrey.u_rv_core_ibex.u_core.DmExceptionAddr), line:26:27, endln:26:42, parent:work@top_earlgrey.u_rv_core_ibex.u_core
      |vpiDefName:work@ibex_core
      |vpiDefFile:dut.sv
      |vpiDefLineNo:25
      |vpiInstance:
      \_module: work@rv_core_ibex (work@top_earlgrey.u_rv_core_ibex) dut.sv:13:3: , endln:15:22, parent:work@top_earlgrey
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamRef/dut.sv | ${SURELOG_DIR}/build/regression/ParamRef/roundtrip/dut_000.sv | 7 | 27 | 

