{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 15:49:14 2024 " "Info: Processing started: Sat Apr 20 15:49:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/dell/Desktop/mux2-8/mux2-8.bdf " "Warning: Can't analyze file -- file C:/Users/dell/Desktop/mux2-8/mux2-8.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/dell/Desktop/start_stop/start_stop.bdf " "Warning: Can't analyze file -- file C:/Users/dell/Desktop/start_stop/start_stop.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/dell/Desktop/register-8_with_CLR/register-4_with_CLR.bdf " "Warning: Can't analyze file -- file C:/Users/dell/Desktop/register-8_with_CLR/register-4_with_CLR.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/dell/Desktop/register-8_with_CLR/register-8_with_CLR.bdf " "Warning: Can't analyze file -- file C:/Users/dell/Desktop/register-8_with_CLR/register-8_with_CLR.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/dell/Desktop/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf " "Warning: Can't analyze file -- file C:/Users/dell/Desktop/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/dell/Desktop/MBR-with-tri/MBR-with-tri.bdf " "Warning: Can't analyze file -- file C:/Users/dell/Desktop/MBR-with-tri/MBR-with-tri.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogram-access.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprogram-access.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microprogram-access " "Info: Found entity 1: microprogram-access" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprogram-access " "Info: Elaborating entity \"microprogram-access\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "START_STOP_NEW.bdf 1 1 " "Warning: Using design file START_STOP_NEW.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 START_STOP_NEW " "Info: Found entity 1: START_STOP_NEW" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START_STOP_NEW START_STOP_NEW:inst " "Info: Elaborating entity \"START_STOP_NEW\" for hierarchy \"START_STOP_NEW:inst\"" {  } { { "microprogram-access.bdf" "inst" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 8 80 200 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_counter_256_advanced.bdf 1 1 " "Warning: Using design file ripple_counter_256_advanced.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:inst2 " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:inst2\"" {  } { { "microprogram-access.bdf" "inst2" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -288 568 664 -32 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/microprogram-access/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "ripple_counter_256_advanced.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst2\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "inst" { Schematic "C:/Users/dell/Desktop/microprogram-access/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux2-8.bdf 1 1 " "Warning: Using design file mux2-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "mux2-8.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:inst1 " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:inst1\"" {  } { { "microprogram-access.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -136 1792 1888 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8_with_CLR.bdf 1 1 " "Warning: Using design file register-8_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "register-8_with_CLR.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:MAR " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\"" {  } { { "microprogram-access.bdf" "MAR" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 248 1320 1416 472 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4_with_CLR.bdf 1 1 " "Warning: Using design file register-4_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "register-4_with_CLR.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:MAR\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\"" {  } { { "register-8_with_CLR.bdf" "inst2" { Schematic "C:/Users/dell/Desktop/microprogram-access/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MBR-with-tri.bdf 1 1 " "Warning: Using design file MBR-with-tri.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MBR-with-tri " "Info: Found entity 1: MBR-with-tri" {  } { { "MBR-with-tri.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/MBR-with-tri.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR-with-tri MBR-with-tri:MBR " "Info: Elaborating entity \"MBR-with-tri\" for hierarchy \"MBR-with-tri:MBR\"" {  } { { "microprogram-access.bdf" "MBR" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 672 1336 1432 896 "MBR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "16 " "Info: Ignored 16 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "START_STOP_NEW:inst\|inst24 START_STOP_NEW:inst\|inst24~_emulated START_STOP_NEW:inst\|inst24~latch " "Warning (13310): Register \"START_STOP_NEW:inst\|inst24\" is converted into an equivalent circuit using register \"START_STOP_NEW:inst\|inst24~_emulated\" and latch \"START_STOP_NEW:inst\|inst24~latch\"" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q7 C7 " "Warning: Output pin \"MBR-Q7\" driven by bidirectional pin \"C7\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 696 1648 1824 712 "MBR-Q7" "" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q6 C6 " "Warning: Output pin \"MBR-Q6\" driven by bidirectional pin \"C6\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 712 1648 1824 728 "MBR-Q6" "" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q5 C5 " "Warning: Output pin \"MBR-Q5\" driven by bidirectional pin \"C5\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 728 1648 1824 744 "MBR-Q5" "" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 592 1712 1888 608 "C5" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q4 C4 " "Warning: Output pin \"MBR-Q4\" driven by bidirectional pin \"C4\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 744 1648 1824 760 "MBR-Q4" "" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 568 1712 1888 584 "C4" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q3 C3 " "Warning: Output pin \"MBR-Q3\" driven by bidirectional pin \"C3\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 760 1648 1824 776 "MBR-Q3" "" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 544 1712 1888 560 "C3" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q2 C2 " "Warning: Output pin \"MBR-Q2\" driven by bidirectional pin \"C2\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 776 1648 1824 792 "MBR-Q2" "" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q1 C1 " "Warning: Output pin \"MBR-Q1\" driven by bidirectional pin \"C1\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 792 1648 1824 808 "MBR-Q1" "" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q0 C0 " "Warning: Output pin \"MBR-Q0\" driven by bidirectional pin \"C0\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 808 1648 1824 824 "MBR-Q0" "" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 472 1712 1888 488 "C0" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D4 " "Warning (15610): No output dependent on input pin \"D4\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -248 168 336 -232 "D4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5 " "Warning (15610): No output dependent on input pin \"D5\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -232 168 336 -216 "D5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D6 " "Warning (15610): No output dependent on input pin \"D6\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -216 168 336 -200 "D6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D7 " "Warning (15610): No output dependent on input pin \"D7\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -200 168 336 -184 "D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0 " "Warning (15610): No output dependent on input pin \"D0\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -168 168 336 -152 "D0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1 " "Warning (15610): No output dependent on input pin \"D1\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -152 168 336 -136 "D1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2 " "Warning (15610): No output dependent on input pin \"D2\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -136 168 336 -120 "D2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3 " "Warning (15610): No output dependent on input pin \"D3\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -120 168 336 -104 "D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D4 " "Warning (15610): No output dependent on input pin \"pc_D4\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -96 704 872 -80 "pc_D4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D5 " "Warning (15610): No output dependent on input pin \"pc_D5\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -80 704 872 -64 "pc_D5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D6 " "Warning (15610): No output dependent on input pin \"pc_D6\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -64 704 872 -48 "pc_D6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D7 " "Warning (15610): No output dependent on input pin \"pc_D7\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -48 704 872 -32 "pc_D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D0 " "Warning (15610): No output dependent on input pin \"pc_D0\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -16 704 872 0 "pc_D0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D1 " "Warning (15610): No output dependent on input pin \"pc_D1\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 0 704 872 16 "pc_D1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D2 " "Warning (15610): No output dependent on input pin \"pc_D2\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 16 704 872 32 "pc_D2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D3 " "Warning (15610): No output dependent on input pin \"pc_D3\"" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 32 704 872 48 "pc_D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Info: Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Info: Implemented 55 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 15:49:15 2024 " "Info: Processing ended: Sat Apr 20 15:49:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 15:49:16 2024 " "Info: Processing started: Sat Apr 20 15:49:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprogram-access EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"microprogram-access\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "START_STOP_NEW:inst\|inst31  " "Info: Automatically promoted node START_STOP_NEW:inst\|inst31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cp_uIR " "Info: Destination node cp_uIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { cp_uIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp_uIR" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 208 584 760 224 "cp_uIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp_uIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 176 584 760 192 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_STOP_NEW:inst|inst31 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.800 ns register register " "Info: Estimated most critical path is register to register delay of 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|87 1 REG LAB_X22_Y14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y14; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|84~8 2 COMB LAB_X22_Y14 4 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X22_Y14; Fanout = 4; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|84~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|84~8 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.692 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9~25 3 COMB LAB_X22_Y14 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.692 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|84~8 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9~25 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.800 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 4 REG LAB_X22_Y14 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.800 ns; Loc. = LAB_X22_Y14; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9~25 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 52.11 % ) " "Info: Total cell delay = 0.938 ns ( 52.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.862 ns ( 47.89 % ) " "Info: Total interconnect delay = 0.862 ns ( 47.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|84~8 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9~25 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Warning: Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Info: Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6 0 " "Info: Pin \"C6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5 0 " "Info: Pin \"C5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Info: Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3 0 " "Info: Pin \"C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Info: Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1 0 " "Info: Pin \"C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0 0 " "Info: Pin \"C0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cp_uIR 0 " "Info: Pin \"cp_uIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_RD 0 " "Info: Pin \"M_RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q4 0 " "Info: Pin \"upc_Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q5 0 " "Info: Pin \"upc_Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q6 0 " "Info: Pin \"upc_Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q7 0 " "Info: Pin \"upc_Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q0 0 " "Info: Pin \"upc_Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q1 0 " "Info: Pin \"upc_Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q2 0 " "Info: Pin \"upc_Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q3 0 " "Info: Pin \"upc_Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y7 0 " "Info: Pin \"Y7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y6 0 " "Info: Pin \"Y6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y5 0 " "Info: Pin \"Y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y0 0 " "Info: Pin \"Y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_WR 0 " "Info: Pin \"M_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q7 0 " "Info: Pin \"MBR-Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q6 0 " "Info: Pin \"MBR-Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q5 0 " "Info: Pin \"MBR-Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q4 0 " "Info: Pin \"MBR-Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q3 0 " "Info: Pin \"MBR-Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q2 0 " "Info: Pin \"MBR-Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q1 0 " "Info: Pin \"MBR-Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q0 0 " "Info: Pin \"MBR-Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q4 0 " "Info: Pin \"PC-Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q5 0 " "Info: Pin \"PC-Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q6 0 " "Info: Pin \"PC-Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q7 0 " "Info: Pin \"PC-Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q0 0 " "Info: Pin \"PC-Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q1 0 " "Info: Pin \"PC-Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q2 0 " "Info: Pin \"PC-Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q3 0 " "Info: Pin \"PC-Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN-MBR " "Info: Following pins have the same output enable: EN-MBR" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C7 3.3-V LVTTL " "Info: Type bi-directional pin C7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { C7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C7" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C6 3.3-V LVTTL " "Info: Type bi-directional pin C6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { C6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C6" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C5 3.3-V LVTTL " "Info: Type bi-directional pin C5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { C5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 592 1712 1888 608 "C5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C4 3.3-V LVTTL " "Info: Type bi-directional pin C4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { C4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C4" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 568 1712 1888 584 "C4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C3 3.3-V LVTTL " "Info: Type bi-directional pin C3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { C3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C3" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 544 1712 1888 560 "C3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C2 3.3-V LVTTL " "Info: Type bi-directional pin C2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { C2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C1 3.3-V LVTTL " "Info: Type bi-directional pin C1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { C1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C1" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C0 3.3-V LVTTL " "Info: Type bi-directional pin C0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { C0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C0" } } } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 472 1712 1888 488 "C0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 15:49:17 2024 " "Info: Processing ended: Sat Apr 20 15:49:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 15:49:18 2024 " "Info: Processing started: Sat Apr 20 15:49:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 15:49:18 2024 " "Info: Processing ended: Sat Apr 20 15:49:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 15:49:19 2024 " "Info: Processing started: Sat Apr 20 15:49:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "START_STOP_NEW:inst\|inst24~latch " "Warning: Node \"START_STOP_NEW:inst\|inst24~latch\" is a latch" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Constant " "Info: Assuming node \"CP-Constant\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 32 -112 56 48 "CP-Constant" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Constant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Single " "Info: Assuming node \"CP-Single\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 112 -168 0 128 "CP-Single" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMAR " "Info: Assuming node \"cpMAR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 376 16 184 392 "cpMAR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMBR " "Info: Assuming node \"cpMBR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 424 16 184 440 "cpMBR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMBR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpPC " "Info: Assuming node \"cpPC\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst\|inst24~latch " "Info: Detected ripple clock \"START_STOP_NEW:inst\|inst24~latch\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst\|inst24~_emulated " "Info: Detected ripple clock \"START_STOP_NEW:inst\|inst24~_emulated\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst\|inst24~head_lut " "Info: Detected gated clock \"START_STOP_NEW:inst\|inst24~head_lut\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst\|inst31 " "Info: Detected gated clock \"START_STOP_NEW:inst\|inst31\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Constant register register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 340.02 MHz Internal " "Info: Clock \"CP-Constant\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.608 ns + Longest register register " "Info: + Longest register to register delay is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 1 REG LCFF_X22_Y14_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.651 ns) 2.500 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 2 COMB LCCOMB_X22_Y14_N20 1 " "Info: 2: + IC(1.849 ns) + CELL(0.651 ns) = 2.500 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.608 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 3 REG LCFF_X22_Y14_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.608 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 29.10 % ) " "Info: Total cell delay = 0.759 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 70.90 % ) " "Info: Total interconnect delay = 1.849 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant destination 6.762 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Constant\" to destination register is 6.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 32 -112 56 48 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.206 ns) 2.257 ns START_STOP_NEW:inst\|inst31 2 COMB LCCOMB_X32_Y10_N8 6 " "Info: 2: + IC(0.901 ns) + CELL(0.206 ns) = 2.257 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { CP-Constant START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 5.188 ns START_STOP_NEW:inst\|inst31~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(2.931 ns) + CELL(0.000 ns) = 5.188 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 6.762 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X22_Y14_N21 4 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 6.762 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 29.90 % ) " "Info: Total cell delay = 2.022 ns ( 29.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.740 ns ( 70.10 % ) " "Info: Total interconnect delay = 4.740 ns ( 70.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant source 6.762 ns - Longest register " "Info: - Longest clock path from clock \"CP-Constant\" to source register is 6.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 32 -112 56 48 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.206 ns) 2.257 ns START_STOP_NEW:inst\|inst31 2 COMB LCCOMB_X32_Y10_N8 6 " "Info: 2: + IC(0.901 ns) + CELL(0.206 ns) = 2.257 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { CP-Constant START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 5.188 ns START_STOP_NEW:inst\|inst31~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(2.931 ns) + CELL(0.000 ns) = 5.188 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 6.762 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 4 REG LCFF_X22_Y14_N19 5 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 6.762 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 29.90 % ) " "Info: Total cell delay = 2.022 ns ( 29.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.740 ns ( 70.10 % ) " "Info: Total interconnect delay = 4.740 ns ( 70.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { CP-Constant START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.901ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Single register register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 340.02 MHz Internal " "Info: Clock \"CP-Single\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.608 ns + Longest register register " "Info: + Longest register to register delay is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 1 REG LCFF_X22_Y14_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.651 ns) 2.500 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 2 COMB LCCOMB_X22_Y14_N20 1 " "Info: 2: + IC(1.849 ns) + CELL(0.651 ns) = 2.500 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.608 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 3 REG LCFF_X22_Y14_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.608 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 29.10 % ) " "Info: Total cell delay = 0.759 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 70.90 % ) " "Info: Total interconnect delay = 1.849 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 9.756 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Single\" to destination register is 9.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CP-Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 112 -168 0 128 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.206 ns) 2.924 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(1.568 ns) + CELL(0.206 ns) = 2.924 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 5.251 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 5.251 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 8.182 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 8.182 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 9.756 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 5 REG LCFF_X22_Y14_N21 4 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 9.756 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 24.00 % ) " "Info: Total cell delay = 2.341 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.415 ns ( 76.00 % ) " "Info: Total interconnect delay = 7.415 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 9.756 ns - Longest register " "Info: - Longest clock path from clock \"CP-Single\" to source register is 9.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CP-Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 112 -168 0 128 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.206 ns) 2.924 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(1.568 ns) + CELL(0.206 ns) = 2.924 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 5.251 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 5.251 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 8.182 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 8.182 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 9.756 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 5 REG LCFF_X22_Y14_N19 5 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 9.756 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 24.00 % ) " "Info: Total cell delay = 2.341 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.415 ns ( 76.00 % ) " "Info: Total interconnect delay = 7.415 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.756 ns" { CP-Single START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.756 ns" { CP-Single {} CP-Single~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.568ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 348.19 MHz 2.872 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 348.19 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\" (period= 2.872 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.608 ns + Longest register register " "Info: + Longest register to register delay is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 1 REG LCFF_X22_Y14_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.651 ns) 2.500 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 2 COMB LCCOMB_X22_Y14_N20 1 " "Info: 2: + IC(1.849 ns) + CELL(0.651 ns) = 2.500 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.608 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 3 REG LCFF_X22_Y14_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.608 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 29.10 % ) " "Info: Total cell delay = 0.759 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 70.90 % ) " "Info: Total interconnect delay = 1.849 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 10.924 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 10.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 35 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 35; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.615 ns) 4.092 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(2.473 ns) + CELL(0.615 ns) = 4.092 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { CLR START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 6.419 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 6.419 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 9.350 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 9.350 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.924 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 5 REG LCFF_X22_Y14_N21 4 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 10.924 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 23.84 % ) " "Info: Total cell delay = 2.604 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.320 ns ( 76.16 % ) " "Info: Total interconnect delay = 8.320 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 10.924 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 10.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 35 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 35; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.615 ns) 4.092 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(2.473 ns) + CELL(0.615 ns) = 4.092 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { CLR START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 6.419 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 6.419 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 9.350 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 9.350 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.924 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 5 REG LCFF_X22_Y14_N19 5 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 10.924 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 23.84 % ) " "Info: Total cell delay = 2.604 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.320 ns ( 76.16 % ) " "Info: Total interconnect delay = 8.320 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 1.849ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.924 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.924 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.908ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMAR " "Info: No valid register-to-register data paths exist for clock \"cpMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMBR " "Info: No valid register-to-register data paths exist for clock \"cpMBR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cpPC register register ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9 ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99 360.1 MHz Internal " "Info: Clock \"cpPC\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9\" and destination register \"ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.179 ns + Longest register register " "Info: + Longest register to register delay is 2.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9 1 REG LCFF_X19_Y14_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N5; Fanout = 6; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.589 ns) 1.051 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|89~11 2 COMB LCCOMB_X19_Y14_N0 4 " "Info: 2: + IC(0.462 ns) + CELL(0.589 ns) = 1.051 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 4; COMB Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|89~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.623 ns) 2.071 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99~7 3 COMB LCCOMB_X19_Y14_N18 1 " "Info: 3: + IC(0.397 ns) + CELL(0.623 ns) = 2.071 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.179 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99 4 REG LCFF_X19_Y14_N19 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.179 ns; Loc. = LCFF_X19_Y14_N19; Fanout = 3; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 60.58 % ) " "Info: Total cell delay = 1.320 ns ( 60.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 39.42 % ) " "Info: Total interconnect delay = 0.859 ns ( 39.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.462ns 0.397ns 0.000ns } { 0.000ns 0.589ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC destination 8.024 ns + Shortest register " "Info: + Shortest clock path from clock \"cpPC\" to destination register is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cpPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'cpPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.651 ns) 3.580 ns inst11 2 COMB LCCOMB_X32_Y10_N4 1 " "Info: 2: + IC(1.945 ns) + CELL(0.651 ns) = 3.580 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.881 ns) + CELL(0.000 ns) 6.461 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.881 ns) + CELL(0.000 ns) = 6.461 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 8.024 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99 4 REG LCFF_X19_Y14_N19 3 " "Info: 4: + IC(0.897 ns) + CELL(0.666 ns) = 8.024 ns; Loc. = LCFF_X19_Y14_N19; Fanout = 3; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.301 ns ( 28.68 % ) " "Info: Total cell delay = 2.301 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.723 ns ( 71.32 % ) " "Info: Total interconnect delay = 5.723 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC source 8.024 ns - Longest register " "Info: - Longest clock path from clock \"cpPC\" to source register is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cpPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'cpPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.651 ns) 3.580 ns inst11 2 COMB LCCOMB_X32_Y10_N4 1 " "Info: 2: + IC(1.945 ns) + CELL(0.651 ns) = 3.580 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.881 ns) + CELL(0.000 ns) 6.461 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.881 ns) + CELL(0.000 ns) = 6.461 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 8.024 ns ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9 4 REG LCFF_X19_Y14_N5 6 " "Info: 4: + IC(0.897 ns) + CELL(0.666 ns) = 8.024 ns; Loc. = LCFF_X19_Y14_N5; Fanout = 6; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.301 ns ( 28.68 % ) " "Info: Total cell delay = 2.301 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.723 ns ( 71.32 % ) " "Info: Total interconnect delay = 5.723 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.462ns 0.397ns 0.000ns } { 0.000ns 0.589ns 0.623ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.945ns 2.881ns 0.897ns } { 0.000ns 0.984ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1 C6 CP-Constant 3.054 ns register " "Info: tsu for register \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1\" (data pin = \"C6\", clock pin = \"CP-Constant\") is 3.054 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.675 ns + Longest pin register " "Info: + Longest pin to register delay is 8.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C6 1 PIN PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'C6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C6~0 2 COMB IOC_X3_Y19_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N1; Fanout = 3; COMB Node = 'C6~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { C6 C6~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.221 ns) + CELL(0.460 ns) 8.675 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X22_Y14_N3 1 " "Info: 3: + IC(7.221 ns) + CELL(0.460 ns) = 8.675 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.681 ns" { C6~0 register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 16.76 % ) " "Info: Total cell delay = 1.454 ns ( 16.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.221 ns ( 83.24 % ) " "Info: Total interconnect delay = 7.221 ns ( 83.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.675 ns" { C6 C6~0 register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.675 ns" { C6 {} C6~0 {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 7.221ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant destination 5.581 ns - Shortest register " "Info: - Shortest clock path from clock \"CP-Constant\" to destination register is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 32 -112 56 48 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.206 ns) 2.257 ns START_STOP_NEW:inst\|inst31 2 COMB LCCOMB_X32_Y10_N8 6 " "Info: 2: + IC(0.901 ns) + CELL(0.206 ns) = 2.257 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { CP-Constant START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.366 ns) 3.012 ns inst12 3 COMB LCCOMB_X32_Y10_N10 1 " "Info: 3: + IC(0.389 ns) + CELL(0.366 ns) = 3.012 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { START_STOP_NEW:inst|inst31 inst12 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.000 ns) 4.007 ns inst12~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(0.995 ns) + CELL(0.000 ns) = 4.007 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 5.581 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X22_Y14_N3 1 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 5.581 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst12~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 42.79 % ) " "Info: Total cell delay = 2.388 ns ( 42.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.193 ns ( 57.21 % ) " "Info: Total interconnect delay = 3.193 ns ( 57.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { CP-Constant START_STOP_NEW:inst|inst31 inst12 inst12~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.901ns 0.389ns 0.995ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.675 ns" { C6 C6~0 register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.675 ns" { C6 {} C6~0 {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 7.221ns } { 0.000ns 0.994ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { CP-Constant START_STOP_NEW:inst|inst31 inst12 inst12~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { CP-Constant {} CP-Constant~combout {} START_STOP_NEW:inst|inst31 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.901ns 0.389ns 0.995ns 0.908ns } { 0.000ns 1.150ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR cp_uIR START_STOP_NEW:inst\|inst24~_emulated 23.591 ns register " "Info: tco from clock \"CLR\" to destination pin \"cp_uIR\" through register \"START_STOP_NEW:inst\|inst24~_emulated\" is 23.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 10.951 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 10.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 35 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 35; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.615 ns) 4.092 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(2.473 ns) + CELL(0.615 ns) = 4.092 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { CLR START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 6.419 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 6.419 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 9.350 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 9.350 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.666 ns) 10.951 ns START_STOP_NEW:inst\|inst24~_emulated 5 REG LCFF_X14_Y17_N25 1 " "Info: 5: + IC(0.935 ns) + CELL(0.666 ns) = 10.951 ns; Loc. = LCFF_X14_Y17_N25; Fanout = 1; REG Node = 'START_STOP_NEW:inst\|inst24~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 23.78 % ) " "Info: Total cell delay = 2.604 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.347 ns ( 76.22 % ) " "Info: Total interconnect delay = 8.347 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.951 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.951 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.935ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.336 ns + Longest register pin " "Info: + Longest register to pin delay is 12.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns START_STOP_NEW:inst\|inst24~_emulated 1 REG LCFF_X14_Y17_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y17_N25; Fanout = 1; REG Node = 'START_STOP_NEW:inst\|inst24~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.580 ns) 2.487 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(1.907 ns) + CELL(0.580 ns) = 2.487 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { START_STOP_NEW:inst|inst24~_emulated START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 4.814 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 4.814 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.226 ns) + CELL(3.296 ns) 12.336 ns cp_uIR 4 PIN PIN_61 0 " "Info: 4: + IC(4.226 ns) + CELL(3.296 ns) = 12.336 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'cp_uIR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.522 ns" { START_STOP_NEW:inst|inst31 cp_uIR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 208 584 760 224 "cp_uIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.195 ns ( 34.01 % ) " "Info: Total cell delay = 4.195 ns ( 34.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.141 ns ( 65.99 % ) " "Info: Total interconnect delay = 8.141 ns ( 65.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.336 ns" { START_STOP_NEW:inst|inst24~_emulated START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 cp_uIR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.336 ns" { START_STOP_NEW:inst|inst24~_emulated {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} cp_uIR {} } { 0.000ns 1.907ns 2.008ns 4.226ns } { 0.000ns 0.580ns 0.319ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.951 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.951 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.935ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.336 ns" { START_STOP_NEW:inst|inst24~_emulated START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 cp_uIR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.336 ns" { START_STOP_NEW:inst|inst24~_emulated {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} cp_uIR {} } { 0.000ns 1.907ns 2.008ns 4.226ns } { 0.000ns 0.580ns 0.319ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "mux-A Y3 14.385 ns Longest " "Info: Longest tpd from source pin \"mux-A\" to destination pin \"Y3\" is 14.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns mux-A 1 PIN PIN_96 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 8; PIN Node = 'mux-A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux-A } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 568 16 184 584 "mux-A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.117 ns) + CELL(0.650 ns) 8.751 ns mux2-8:inst1\|inst18 2 COMB LCCOMB_X19_Y14_N2 1 " "Info: 2: + IC(7.117 ns) + CELL(0.650 ns) = 8.751 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 1; COMB Node = 'mux2-8:inst1\|inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.767 ns" { mux-A mux2-8:inst1|inst18 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(3.276 ns) 14.385 ns Y3 3 PIN PIN_171 0 " "Info: 3: + IC(2.358 ns) + CELL(3.276 ns) = 14.385 ns; Loc. = PIN_171; Fanout = 0; PIN Node = 'Y3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.634 ns" { mux2-8:inst1|inst18 Y3 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { -48 1960 2136 -32 "Y3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.910 ns ( 34.13 % ) " "Info: Total cell delay = 4.910 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.475 ns ( 65.87 % ) " "Info: Total interconnect delay = 9.475 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.385 ns" { mux-A mux2-8:inst1|inst18 Y3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.385 ns" { mux-A {} mux-A~combout {} mux2-8:inst1|inst18 {} Y3 {} } { 0.000ns 0.000ns 7.117ns 2.358ns } { 0.000ns 0.984ns 0.650ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "START_STOP_NEW:inst\|inst24~_emulated HALT CLR 2.985 ns register " "Info: th for register \"START_STOP_NEW:inst\|inst24~_emulated\" (data pin = \"HALT\", clock pin = \"CLR\") is 2.985 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 10.951 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 10.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 35 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 35; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 192 -120 48 208 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.615 ns) 4.092 ns START_STOP_NEW:inst\|inst24~head_lut 2 COMB LCCOMB_X19_Y14_N22 1 " "Info: 2: + IC(2.473 ns) + CELL(0.615 ns) = 4.092 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { CLR START_STOP_NEW:inst|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.319 ns) 6.419 ns START_STOP_NEW:inst\|inst31 3 COMB LCCOMB_X32_Y10_N8 6 " "Info: 3: + IC(2.008 ns) + CELL(0.319 ns) = 6.419 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'START_STOP_NEW:inst\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.000 ns) 9.350 ns START_STOP_NEW:inst\|inst31~clkctrl 4 COMB CLKCTRL_G3 9 " "Info: 4: + IC(2.931 ns) + CELL(0.000 ns) = 9.350 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'START_STOP_NEW:inst\|inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.666 ns) 10.951 ns START_STOP_NEW:inst\|inst24~_emulated 5 REG LCFF_X14_Y17_N25 1 " "Info: 5: + IC(0.935 ns) + CELL(0.666 ns) = 10.951 ns; Loc. = LCFF_X14_Y17_N25; Fanout = 1; REG Node = 'START_STOP_NEW:inst\|inst24~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 23.78 % ) " "Info: Total cell delay = 2.604 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.347 ns ( 76.22 % ) " "Info: Total interconnect delay = 8.347 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.951 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.951 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.935ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.272 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns HALT 1 PIN PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/microprogram-access.bdf" { { 64 -112 56 80 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.984 ns) + CELL(0.206 ns) 8.164 ns START_STOP_NEW:inst\|inst24~data_lut 2 COMB LCCOMB_X14_Y17_N24 1 " "Info: 2: + IC(6.984 ns) + CELL(0.206 ns) = 8.164 ns; Loc. = LCCOMB_X14_Y17_N24; Fanout = 1; COMB Node = 'START_STOP_NEW:inst\|inst24~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { HALT START_STOP_NEW:inst|inst24~data_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.272 ns START_STOP_NEW:inst\|inst24~_emulated 3 REG LCFF_X14_Y17_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.272 ns; Loc. = LCFF_X14_Y17_N25; Fanout = 1; REG Node = 'START_STOP_NEW:inst\|inst24~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { START_STOP_NEW:inst|inst24~data_lut START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "C:/Users/dell/Desktop/microprogram-access/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 15.57 % ) " "Info: Total cell delay = 1.288 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.984 ns ( 84.43 % ) " "Info: Total interconnect delay = 6.984 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.272 ns" { HALT START_STOP_NEW:inst|inst24~data_lut START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.272 ns" { HALT {} HALT~combout {} START_STOP_NEW:inst|inst24~data_lut {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 6.984ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.951 ns" { CLR START_STOP_NEW:inst|inst24~head_lut START_STOP_NEW:inst|inst31 START_STOP_NEW:inst|inst31~clkctrl START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.951 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst|inst24~head_lut {} START_STOP_NEW:inst|inst31 {} START_STOP_NEW:inst|inst31~clkctrl {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 2.473ns 2.008ns 2.931ns 0.935ns } { 0.000ns 1.004ns 0.615ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.272 ns" { HALT START_STOP_NEW:inst|inst24~data_lut START_STOP_NEW:inst|inst24~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.272 ns" { HALT {} HALT~combout {} START_STOP_NEW:inst|inst24~data_lut {} START_STOP_NEW:inst|inst24~_emulated {} } { 0.000ns 0.000ns 6.984ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 15:49:19 2024 " "Info: Processing ended: Sat Apr 20 15:49:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Info: Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
