
                               Synplify Pro (R) 

                 Version V-2023.09M-3 for win64 - Jul 25, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
Hostname:    LAPTOP-6FQD1N4B
Date:        Mon Apr 21 21:38:30 2025
Version:     V-2023.09M-3

Arguments:   -product synplify_base -licensetype synplifypro_actel -batch -log synplify.log top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis
log file: "C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\top.srr"
Running: synthesis in foreground

Running top_syn|synthesis

Running Flow: compile (Compile) on top_syn|synthesis
# Mon Apr 21 21:38:30 2025

Running Flow: compile_flow (Compile Process) on top_syn|synthesis
# Mon Apr 21 21:38:30 2025

Running: compiler (Compile Input) on top_syn|synthesis
# Mon Apr 21 21:38:30 2025
Copied C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\synwork\top_comp.srs to C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\top.srs

compiler completed
# Mon Apr 21 21:38:49 2025

Return Code: 0
Run Time:00h:00m:18s

Running: multi_srs_gen (Multi-srs Generator) on top_syn|synthesis
# Mon Apr 21 21:38:49 2025

multi_srs_gen completed
# Mon Apr 21 21:38:50 2025

Return Code: 0
Run Time:00h:00m:01s
Copied C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\synwork\top_mult.srs to C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\top.srs
Complete: Compile Process on top_syn|synthesis

Running: premap (Premap) on top_syn|synthesis
# Mon Apr 21 21:38:50 2025

premap completed with warnings
# Mon Apr 21 21:38:59 2025

Return Code: 1
Run Time:00h:00m:09s
Complete: Compile on top_syn|synthesis

Running Flow: map (Map) on top_syn|synthesis
# Mon Apr 21 21:38:59 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on top_syn|synthesis
# Mon Apr 21 21:38:59 2025
Copied C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\synwork\top_m.srm to C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\top.srm

fpga_mapper completed with warnings
# Mon Apr 21 21:39:03 2025

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on top_syn|synthesis
Complete: Logic Synthesis on top_syn|synthesis
Copied C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\top.srr to C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\backup\top.srr
TCL script complete: "top_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
