$date
	Sat Oct 22 21:01:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#759603
b100 !
1"
#759606
b100 &
b100 %
1$
#759607
0"
#759610
b10 &
b10 %
#759614
b1 &
1#
b1 %
#759618
b0 &
b0 %
0#
0$
#1761299
b101 !
1"
#1761302
b101 &
b101 %
1$
#1761303
0"
#1761306
b10000 &
b10000 %
#1761310
b1000 &
b1000 %
#1761314
b100 &
b100 %
#1761318
b10 &
b10 %
#1761322
b1 &
b1 %
1#
#1761326
b0 &
0#
b0 %
0$
#2743044
b111 !
1"
#2743046
b111 &
b111 %
1$
#2743047
0"
#2743050
b10110 &
b10110 %
#2743054
b1011 &
b1011 %
#2743058
b100010 &
b100010 %
#2743062
b10001 &
b10001 %
#2743066
b110100 &
b110100 %
#2743070
b11010 &
b11010 %
#2743074
b1101 &
b1101 %
#2743078
b101000 &
b101000 %
#2743082
b10100 &
b10100 %
#2743086
b1010 &
b1010 %
#2743090
b101 &
b101 %
#2743094
b10000 &
b10000 %
#2743098
b1000 &
b1000 %
#2743102
b100 &
b100 %
#2743106
b10 &
b10 %
#2743110
b1 &
1#
b1 %
#2743114
b0 &
b0 %
0#
0$
#4500012
