{
  "totalCount" : 5626,
  "totalCountFiltered" : 5626,
  "duration" : 788,
  "indexDuration" : 453,
  "requestDuration" : 652,
  "searchUid" : "ec189115-4ca5-4c96-8899-9a5800048af2",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-3-wir2qzbauplepxfpn3hftwcita",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTMtd2lyMnF6YmF1cGxlcHhmcG4zaGZ0d2NpdGE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Mali-G72 Performance Counters Reference Guide",
    "uri" : "https://developer.arm.com/documentation/102642/0102/en",
    "printableUri" : "https://developer.arm.com/documentation/102642/0102/en",
    "clickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
    "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Shader core load/store unit",
      "uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "printableUri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "clickUri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-load-store-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "excerpt" : "Avoid padding in strided data accesses. Write compute shaders so that adjacent threads in a warp access adjacent addresses in memory. ... ($MaliCoreL2ReadsLoadStoreL2ReadBeats * 16) \\/ ($ ...",
      "firstSentences" : "Shader core load\\/store unit The load\\/store unit counters show the use of the general-purpose L1 data cache. This unit is used for all shader data accesses except texturing and framebuffer write- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G72 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Mali-G72 Performance Counters Reference Guide ",
          "document_number" : "102642",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371805",
          "sysurihash" : "sa5XV4OlxeZqaDAR",
          "urihash" : "sa5XV4OlxeZqaDAR",
          "sysuri" : "https://developer.arm.com/documentation/102642/0102/en",
          "systransactionid" : 1005329,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686970000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686991000,
          "permanentid" : "8ae259aab62a4b08a578b9828c41cd969cfd76793d0d3754f3832d59091b",
          "syslanguage" : [ "English" ],
          "itemid" : "63579ffac7882d1f2d340f7c",
          "transactionid" : 1005329,
          "title" : "Mali-G72 Performance Counters Reference Guide ",
          "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686991000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102642:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686991935093616,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686986840,
          "syssize" : 4444,
          "sysdate" : 1666686991000,
          "haslayout" : "1",
          "topparent" : "5371805",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371805,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686991000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102642/0102/?lang=en",
          "modified" : 1666686970000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686991935093616,
          "uri" : "https://developer.arm.com/documentation/102642/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G72 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Shader core load/store unit ",
        "document_number" : "102642",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371805",
        "sysurihash" : "pBly9FSNujkBxVpb",
        "urihash" : "pBly9FSNujkBxVpb",
        "sysuri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
        "systransactionid" : 1005329,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1666828800000,
        "topparentid" : 5371805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686970000,
        "sysconcepts" : "store unit ; data accesses ; loads ; caches ; reads ; shaders ; counters ; L1 ; memory system ; MaliCoreLoadStoreCyclesPartialReadCycles ; multicycle operations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371805,
        "parentitem" : "63579ffac7882d1f2d340f7c",
        "concepts" : "store unit ; data accesses ; loads ; caches ; reads ; shaders ; counters ; L1 ; memory system ; MaliCoreLoadStoreCyclesPartialReadCycles ; multicycle operations",
        "documenttype" : "html",
        "isattachment" : "5371805",
        "sysindexeddate" : 1666686991000,
        "permanentid" : "7c70618a6b5b8b4e47571d3bf3b45bb5ddfbe82297e8348197c3e63e2797",
        "syslanguage" : [ "English" ],
        "itemid" : "63579ffbc7882d1f2d340f86",
        "transactionid" : 1005329,
        "title" : "Shader core load/store unit ",
        "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686991000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102642:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686991913259253,
        "sysisattachment" : "5371805",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371805,
        "size" : 4385,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-load-store-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686986821,
        "syssize" : 4385,
        "sysdate" : 1666686991000,
        "haslayout" : "1",
        "topparent" : "5371805",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371805,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686991000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-load-store-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102642/0102/Shader-core-load-store-unit?lang=en",
        "modified" : 1666686970000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686991913259253,
        "uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
        "syscollection" : "default"
      },
      "Title" : "Shader core load/store unit",
      "Uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "ClickUri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-load-store-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "Excerpt" : "Avoid padding in strided data accesses. Write compute shaders so that adjacent threads in a warp access adjacent addresses in memory. ... ($MaliCoreL2ReadsLoadStoreL2ReadBeats * 16) \\/ ($ ...",
      "FirstSentences" : "Shader core load\\/store unit The load\\/store unit counters show the use of the general-purpose L1 data cache. This unit is used for all shader data accesses except texturing and framebuffer write- ..."
    }, {
      "title" : "CPU performance",
      "uri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "printableUri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "clickUri" : "https://developer.arm.com/documentation/102642/0102/CPU-performance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "firstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G72 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Mali-G72 Performance Counters Reference Guide ",
          "document_number" : "102642",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371805",
          "sysurihash" : "sa5XV4OlxeZqaDAR",
          "urihash" : "sa5XV4OlxeZqaDAR",
          "sysuri" : "https://developer.arm.com/documentation/102642/0102/en",
          "systransactionid" : 1005329,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686970000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686991000,
          "permanentid" : "8ae259aab62a4b08a578b9828c41cd969cfd76793d0d3754f3832d59091b",
          "syslanguage" : [ "English" ],
          "itemid" : "63579ffac7882d1f2d340f7c",
          "transactionid" : 1005329,
          "title" : "Mali-G72 Performance Counters Reference Guide ",
          "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686991000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102642:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686991935093616,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686986840,
          "syssize" : 4444,
          "sysdate" : 1666686991000,
          "haslayout" : "1",
          "topparent" : "5371805",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371805,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686991000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102642/0102/?lang=en",
          "modified" : 1666686970000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686991935093616,
          "uri" : "https://developer.arm.com/documentation/102642/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G72 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CPU performance ",
        "document_number" : "102642",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371805",
        "sysurihash" : "W1ðrJSmHODXñTZiG",
        "urihash" : "W1ðrJSmHODXñTZiG",
        "sysuri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
        "systransactionid" : 1005329,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686970000,
        "sysconcepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371805,
        "parentitem" : "63579ffac7882d1f2d340f7c",
        "concepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "documenttype" : "html",
        "isattachment" : "5371805",
        "sysindexeddate" : 1666686991000,
        "permanentid" : "0f0b4ef4a2bbd466ac55b663ae98ed67b51c11c5f82ab1970f8e00c03ef6",
        "syslanguage" : [ "English" ],
        "itemid" : "63579ffbc7882d1f2d340f7f",
        "transactionid" : 1005329,
        "title" : "CPU performance ",
        "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686991000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102642:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686991896049109,
        "sysisattachment" : "5371805",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371805,
        "size" : 1866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102642/0102/CPU-performance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686986840,
        "syssize" : 1866,
        "sysdate" : 1666686991000,
        "haslayout" : "1",
        "topparent" : "5371805",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371805,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686991000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/CPU-performance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102642/0102/CPU-performance?lang=en",
        "modified" : 1666686970000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686991896049109,
        "uri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
        "syscollection" : "default"
      },
      "Title" : "CPU performance",
      "Uri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "ClickUri" : "https://developer.arm.com/documentation/102642/0102/CPU-performance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "Excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "FirstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ..."
    }, {
      "title" : "Shader core memory traffic",
      "uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "printableUri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "clickUri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-memory-traffic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "excerpt" : "Shader core memory traffic The shader core memory traffic counters show the total amount of memory ... Use the data breakdown to identify the unit making the accesses, and target that unit for ...",
      "firstSentences" : "Shader core memory traffic The shader core memory traffic counters show the total amount of memory access a shader core makes to the L2 cache and external memory system. Use the data breakdown to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G72 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Mali-G72 Performance Counters Reference Guide ",
          "document_number" : "102642",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371805",
          "sysurihash" : "sa5XV4OlxeZqaDAR",
          "urihash" : "sa5XV4OlxeZqaDAR",
          "sysuri" : "https://developer.arm.com/documentation/102642/0102/en",
          "systransactionid" : 1005329,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686970000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686991000,
          "permanentid" : "8ae259aab62a4b08a578b9828c41cd969cfd76793d0d3754f3832d59091b",
          "syslanguage" : [ "English" ],
          "itemid" : "63579ffac7882d1f2d340f7c",
          "transactionid" : 1005329,
          "title" : "Mali-G72 Performance Counters Reference Guide ",
          "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686991000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102642:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686991935093616,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686986840,
          "syssize" : 4444,
          "sysdate" : 1666686991000,
          "haslayout" : "1",
          "topparent" : "5371805",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371805,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686991000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102642/0102/?lang=en",
          "modified" : 1666686970000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686991935093616,
          "uri" : "https://developer.arm.com/documentation/102642/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G72 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Shader core memory traffic ",
        "document_number" : "102642",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371805",
        "sysurihash" : "NrUBðHIpMNðL2lmF",
        "urihash" : "NrUBðHIpMNðL2lmF",
        "sysuri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
        "systransactionid" : 1005329,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686970000,
        "sysconcepts" : "memory system ; shader core ; L2 cache ; fragment front-end ; load ; tile buffer ; MaliCoreWritesTileBufferWriteBeats",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371805,
        "parentitem" : "63579ffac7882d1f2d340f7c",
        "concepts" : "memory system ; shader core ; L2 cache ; fragment front-end ; load ; tile buffer ; MaliCoreWritesTileBufferWriteBeats",
        "documenttype" : "html",
        "isattachment" : "5371805",
        "sysindexeddate" : 1666686991000,
        "permanentid" : "9071b3b7752c8eb884722aa9781addca279bda483cc531b0bc092200907a",
        "syslanguage" : [ "English" ],
        "itemid" : "63579ffbc7882d1f2d340f87",
        "transactionid" : 1005329,
        "title" : "Shader core memory traffic ",
        "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686991000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102642:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686991872954104,
        "sysisattachment" : "5371805",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371805,
        "size" : 2459,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-memory-traffic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686986821,
        "syssize" : 2459,
        "sysdate" : 1666686991000,
        "haslayout" : "1",
        "topparent" : "5371805",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371805,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686991000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-memory-traffic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102642/0102/Shader-core-memory-traffic?lang=en",
        "modified" : 1666686970000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686991872954104,
        "uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
        "syscollection" : "default"
      },
      "Title" : "Shader core memory traffic",
      "Uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "ClickUri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-memory-traffic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "Excerpt" : "Shader core memory traffic The shader core memory traffic counters show the total amount of memory ... Use the data breakdown to identify the unit making the accesses, and target that unit for ...",
      "FirstSentences" : "Shader core memory traffic The shader core memory traffic counters show the total amount of memory access a shader core makes to the L2 cache and external memory system. Use the data breakdown to ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Mali-G72 Performance Counters Reference Guide ",
      "document_number" : "102642",
      "document_version" : "0102",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5371805",
      "sysurihash" : "sa5XV4OlxeZqaDAR",
      "urihash" : "sa5XV4OlxeZqaDAR",
      "sysuri" : "https://developer.arm.com/documentation/102642/0102/en",
      "systransactionid" : 1005329,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5371805,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666686970000,
      "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
      "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1666686991000,
      "permanentid" : "8ae259aab62a4b08a578b9828c41cd969cfd76793d0d3754f3832d59091b",
      "syslanguage" : [ "English" ],
      "itemid" : "63579ffac7882d1f2d340f7c",
      "transactionid" : 1005329,
      "title" : "Mali-G72 Performance Counters Reference Guide ",
      "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
      "date" : 1666686991000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102642:0102:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666686991935093616,
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "size" : 4444,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666686986840,
      "syssize" : 4444,
      "sysdate" : 1666686991000,
      "haslayout" : "1",
      "topparent" : "5371805",
      "label_version" : "0102",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5371805,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "wordcount" : 300,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "document_revision" : "1.2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666686991000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102642/0102/?lang=en",
      "modified" : 1666686970000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666686991935093616,
      "uri" : "https://developer.arm.com/documentation/102642/0102/en",
      "syscollection" : "default"
    },
    "Title" : "Mali-G72 Performance Counters Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/102642/0102/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en",
    "ClickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
    "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
  }, {
    "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6388a42ee1ed1c2162fc7678",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "excerpt" : "To provide feedback on CoreSight™ ETM-Cortex-M85 TM982, create a ticket on https:// ... Arm values inclusive communities. ... Date of issue: 23-Nov-2022 ... Contents ... Introduction ... Scope",
    "firstSentences" : "CoreSight™ ETM-Cortex-M85 TM982 Software Developer Errata Notice Date of issue: 23-Nov-2022 Non-Confidential Copyright © 2021, 2022 Arm® Limited (or its affiliates). All rights reserved. This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "excerpt" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. CoreSight ETM-Cortex-M85 TM982 Software Developer ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
        "document_number" : "SDEN2236666",
        "document_version" : "0400",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5388436",
        "sysurihash" : "RMKQthxaQððbsKCc",
        "urihash" : "RMKQthxaQððbsKCc",
        "sysuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
        "systransactionid" : 1058932,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1669852800000,
        "topparentid" : 5388436,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669899309000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1669899343000,
        "permanentid" : "3c5111e6e779781e2491f8482c851d1ae2f67778b181bf0c3800a6f69eae",
        "syslanguage" : [ "English" ],
        "itemid" : "6388a42de1ed1c2162fc7676",
        "transactionid" : 1058932,
        "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
        "products" : [ "Cortex-M85" ],
        "date" : 1669899343000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Digital Signal Processing", "Machine Learning" ],
        "document_id" : "SDEN2236666:0400:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669899343638048962,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669899341037,
        "syssize" : 237,
        "sysdate" : 1669899343000,
        "haslayout" : "1",
        "topparent" : "5388436",
        "label_version" : "4.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5388436,
        "navigationhierarchiescategories" : [ "AI/ML", "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669899343000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN2236666/0400/?lang=en",
        "modified" : 1669899309000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669899343638048962,
        "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "Excerpt" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. CoreSight ETM-Cortex-M85 TM982 Software Developer ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "excerpt" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. CoreSight ETM-Cortex-M85 TM982 Software Developer ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
        "document_number" : "SDEN2236666",
        "document_version" : "0400",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5388436",
        "sysurihash" : "RMKQthxaQððbsKCc",
        "urihash" : "RMKQthxaQððbsKCc",
        "sysuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
        "systransactionid" : 1058932,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1669852800000,
        "topparentid" : 5388436,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669899309000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1669899343000,
        "permanentid" : "3c5111e6e779781e2491f8482c851d1ae2f67778b181bf0c3800a6f69eae",
        "syslanguage" : [ "English" ],
        "itemid" : "6388a42de1ed1c2162fc7676",
        "transactionid" : 1058932,
        "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
        "products" : [ "Cortex-M85" ],
        "date" : 1669899343000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Digital Signal Processing", "Machine Learning" ],
        "document_id" : "SDEN2236666:0400:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669899343638048962,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669899341037,
        "syssize" : 237,
        "sysdate" : 1669899343000,
        "haslayout" : "1",
        "topparent" : "5388436",
        "label_version" : "4.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5388436,
        "navigationhierarchiescategories" : [ "AI/ML", "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669899343000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN2236666/0400/?lang=en",
        "modified" : 1669899309000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669899343638048962,
        "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "Excerpt" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. CoreSight ETM-Cortex-M85 TM982 Software Developer ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
      "document_number" : "SDEN2236666",
      "document_version" : "0400",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5388436",
      "sysurihash" : "8uptx5dF4vxHgLD5",
      "urihash" : "8uptx5dF4vxHgLD5",
      "sysuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
      "systransactionid" : 1058932,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1669852800000,
      "topparentid" : 5388436,
      "numberofpages" : 10,
      "sysconcepts" : "documentation ; errata ; implementations ; arm ; critical error ; workarounds ; applications ; written agreement ; export laws ; party patents ; levels of severity ; provisions ; verification ; limitations ; conflicting ; awaiting escalation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
      "attachmentparentid" : 5388436,
      "parentitem" : "6388a42de1ed1c2162fc7676",
      "concepts" : "documentation ; errata ; implementations ; arm ; critical error ; workarounds ; applications ; written agreement ; export laws ; party patents ; levels of severity ; provisions ; verification ; limitations ; conflicting ; awaiting escalation",
      "documenttype" : "pdf",
      "isattachment" : "5388436",
      "sysindexeddate" : 1669899343000,
      "permanentid" : "aa0f903cef344a69802286ed896c9e298a8aa01214e06798b91f87767e34",
      "syslanguage" : [ "English" ],
      "itemid" : "6388a42ee1ed1c2162fc7678",
      "transactionid" : 1058932,
      "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
      "date" : 1669899343000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN2236666:0400:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669899343878318318,
      "sysisattachment" : "5388436",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5388436,
      "size" : 181282,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6388a42ee1ed1c2162fc7678",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669899343057,
      "syssize" : 181282,
      "sysdate" : 1669899343000,
      "topparent" : "5388436",
      "label_version" : "4.0",
      "systopparentid" : 5388436,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 476,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669899343000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6388a42ee1ed1c2162fc7678",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669899343878318318,
      "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6388a42ee1ed1c2162fc7678",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "Excerpt" : "To provide feedback on CoreSight™ ETM-Cortex-M85 TM982, create a ticket on https:// ... Arm values inclusive communities. ... Date of issue: 23-Nov-2022 ... Contents ... Introduction ... Scope",
    "FirstSentences" : "CoreSight™ ETM-Cortex-M85 TM982 Software Developer Errata Notice Date of issue: 23-Nov-2022 Non-Confidential Copyright © 2021, 2022 Arm® Limited (or its affiliates). All rights reserved. This ..."
  }, {
    "title" : "Enable ITM streaming with Arm DS",
    "uri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005246/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005246/1-0/en",
    "excerpt" : "unsigned int *) 0xe0001000; \\/\\/ Default DWT base Address\\n pDWT[0] |= (1 << 10) | (1 << 0); \\/\\/ ... Check that the DWT_CYCCNT feature is supported (bit 25 in DWT_CTRL is 0) and enabled using ...",
    "firstSentences" : "Article ID: KA005246 Applies To: Arm Development Studio, DSTREAM family Confidentiality: Customer Non-confidential Summary The Arm Instruction Trace Macrocell provides a high speed channel from ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Enable ITM streaming with Arm DS ",
      "document_number" : "ka005246",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5370226",
      "sysurihash" : "JDf3aSRKWpBXJh2a",
      "urihash" : "JDf3aSRKWpBXJh2a",
      "sysuri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
      "systransactionid" : 999065,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666298392000,
      "topparentid" : 5370226,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666298446000,
      "sysconcepts" : "TPIU clock ; printf ; ITM ports ; source files ; system software ; debugger ; semi-hosting ; streaming ; environments ; package start ; Event window ; original project ; semi-hosing usage ; support used ; hardware platform ; documentation",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec719ee24a5e02d07b26e7", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26e9" ],
      "concepts" : "TPIU clock ; printf ; ITM ports ; source files ; system software ; debugger ; semi-hosting ; streaming ; environments ; package start ; Event window ; original project ; semi-hosing usage ; support used ; hardware platform ; documentation",
      "documenttype" : "html",
      "sysindexeddate" : 1666298475000,
      "permanentid" : "1eec0f026c9c9577ad5e20b4bd31e370b72e6fc604be913716ffbfeae72d",
      "syslanguage" : [ "English" ],
      "itemid" : "6351b24e49bc4367bb3d86ad",
      "transactionid" : 999065,
      "title" : "Enable ITM streaming with Arm DS ",
      "products" : [ "Arm Development Studio", "BOX-DS-01", "BUNDS-KT-00000", "BUNDS-KT-00002", "BUNDS-KT-30010", "BUNDS-KT-30011", "BUNDS-KT-3LE00", "BUNDS-KT-3PE00", "BUNDS-KT-3PE20", "BUNDS-KT-3R5D0", "BUNDS-KT-40010", "BUNDS-KT-40011", "BUNDS-KT-4LE00", "BUNDS-KT-4PE00", "BUNDS-KT-4PE20", "BUNDS-KT-DSHSS", "DS000", "DS100", "DSHSSTP-KT-0352A", "DSTREAM", "DSTREAM-HT", "DSTREAM-PT", "DSTREAM-ST", "DSTRM-KT-0181A", "DSTRM-KT-0181ABP", "DSTRM-KT-HSSTA", "DSTRMPT-KT-0197A", "DSTRMST-KT-0197A", "DSTRMST-KT-0197ABP", "FIT-DS-01", "HBI-0350B", "HCI-0086A", "HCI-0086A-S", "HCI-0087A", "HCI-0087A-S", "HCI-0088A", "HCI-0088A-S", "HCI-0089A", "HCI-0089A-S", "HCI-0090A", "HCI-0090A-S", "HCI-0091A", "HCI-0091A-S", "HCI-0096A", "HCI-0110A-S", "HCI-0111A-S", "HCI-0113A-S", "HDR-148805-01-MICD", "KLMKT-FL-00009", "KLMKT-FL-00011", "KLMKT-FL-00012", "KLMKT-QS-00016", "MSI-0104A", "MSI-0104D", "MSI-0104G", "MSI-0104H", "MSI-0105A", "MSI-0105C", "MSI-0105D", "MSI-0105E", "MSI-0197A", "MSI-0198A", "MSI-0198B", "MSI-0199A", "MSI-0352B", "MSI-0355A", "MSI-0355D", "MSI-0357A", "MSI-0358A", "OM-DS-01", "PSU-0007A", "SL-DS-01" ],
      "date" : 1666298475000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005246:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666298475698585588,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6021,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005246/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666298467165,
      "syssize" : 6021,
      "sysdate" : 1666298475000,
      "haslayout" : "1",
      "topparent" : "5370226",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5370226,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 344,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666298475000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005246/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005246/1-0/?lang=en",
      "modified" : 1666298446000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666298475698585588,
      "uri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Enable ITM streaming with Arm DS",
    "Uri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005246/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005246/1-0/en",
    "Excerpt" : "unsigned int *) 0xe0001000; \\/\\/ Default DWT base Address\\n pDWT[0] |= (1 << 10) | (1 << 0); \\/\\/ ... Check that the DWT_CYCCNT feature is supported (bit 25 in DWT_CTRL is 0) and enabled using ...",
    "FirstSentences" : "Article ID: KA005246 Applies To: Arm Development Studio, DSTREAM family Confidentiality: Customer Non-confidential Summary The Arm Instruction Trace Macrocell provides a high speed channel from ..."
  }, {
    "title" : "CPU performance",
    "uri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "printableUri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "clickUri" : "https://developer.arm.com/documentation/102641/0102/CPU-performance?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
    "firstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Mali-G71 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102641/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102641/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Mali-G71 Performance Counters Reference Guide ",
        "document_number" : "102641",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371792",
        "sysurihash" : "GK3q8FM8jkCjkuTN",
        "urihash" : "GK3q8FM8jkCjkuTN",
        "sysuri" : "https://developer.arm.com/documentation/102641/0102/en",
        "systransactionid" : 1005324,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371792,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686809000,
        "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666686856000,
        "permanentid" : "a9a5525b7a1cfc7ab609b8d0445cdf63c25ad4c5dd01b6d1330d05e5b534",
        "syslanguage" : [ "English" ],
        "itemid" : "63579f59c7882d1f2d340f66",
        "transactionid" : 1005324,
        "title" : "Mali-G71 Performance Counters Reference Guide ",
        "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686856000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102641:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686856096983161,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 4444,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686845164,
        "syssize" : 4444,
        "sysdate" : 1666686856000,
        "haslayout" : "1",
        "topparent" : "5371792",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371792,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686856000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102641/0102/?lang=en",
        "modified" : 1666686809000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686856096983161,
        "uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G71 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102641/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Mali-G71 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102641/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102641/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Mali-G71 Performance Counters Reference Guide ",
        "document_number" : "102641",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371792",
        "sysurihash" : "GK3q8FM8jkCjkuTN",
        "urihash" : "GK3q8FM8jkCjkuTN",
        "sysuri" : "https://developer.arm.com/documentation/102641/0102/en",
        "systransactionid" : 1005324,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371792,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686809000,
        "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666686856000,
        "permanentid" : "a9a5525b7a1cfc7ab609b8d0445cdf63c25ad4c5dd01b6d1330d05e5b534",
        "syslanguage" : [ "English" ],
        "itemid" : "63579f59c7882d1f2d340f66",
        "transactionid" : 1005324,
        "title" : "Mali-G71 Performance Counters Reference Guide ",
        "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686856000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102641:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686856096983161,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 4444,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686845164,
        "syssize" : 4444,
        "sysdate" : 1666686856000,
        "haslayout" : "1",
        "topparent" : "5371792",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371792,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686856000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102641/0102/?lang=en",
        "modified" : 1666686809000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686856096983161,
        "uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G71 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102641/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
    }, {
      "title" : "Shader core varying unit",
      "uri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "printableUri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "clickUri" : "https://developer.arm.com/documentation/102641/0102/Shader-core-varying-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "excerpt" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "firstSentences" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G71 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102641/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Mali-G71 Performance Counters Reference Guide ",
          "document_number" : "102641",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371792",
          "sysurihash" : "GK3q8FM8jkCjkuTN",
          "urihash" : "GK3q8FM8jkCjkuTN",
          "sysuri" : "https://developer.arm.com/documentation/102641/0102/en",
          "systransactionid" : 1005324,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371792,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686809000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686856000,
          "permanentid" : "a9a5525b7a1cfc7ab609b8d0445cdf63c25ad4c5dd01b6d1330d05e5b534",
          "syslanguage" : [ "English" ],
          "itemid" : "63579f59c7882d1f2d340f66",
          "transactionid" : 1005324,
          "title" : "Mali-G71 Performance Counters Reference Guide ",
          "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686856000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102641:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686856096983161,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686845164,
          "syssize" : 4444,
          "sysdate" : 1666686856000,
          "haslayout" : "1",
          "topparent" : "5371792",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371792,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686856000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102641/0102/?lang=en",
          "modified" : 1666686809000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686856096983161,
          "uri" : "https://developer.arm.com/documentation/102641/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G71 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Shader core varying unit ",
        "document_number" : "102641",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371792",
        "sysurihash" : "SE7VYUgPxOTarVHH",
        "urihash" : "SE7VYUgPxOTarVHH",
        "sysuri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
        "systransactionid" : 1005324,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1666828800000,
        "topparentid" : 5371792,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686809000,
        "sysconcepts" : "varying unit ; shader core ; data paths ; cycles ; vec2 ; scalar ; counters ; MaliCoreVaryingIssues32BitInterpolationSlots ; reducing precision ; separate vec3 ; optimization opportunities",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371792,
        "parentitem" : "63579f59c7882d1f2d340f66",
        "concepts" : "varying unit ; shader core ; data paths ; cycles ; vec2 ; scalar ; counters ; MaliCoreVaryingIssues32BitInterpolationSlots ; reducing precision ; separate vec3 ; optimization opportunities",
        "documenttype" : "html",
        "isattachment" : "5371792",
        "sysindexeddate" : 1666686856000,
        "permanentid" : "df646073e1b5198cc2b3ac056bbece74c20d25bf855c34dea1698ac7c984",
        "syslanguage" : [ "English" ],
        "itemid" : "63579f59c7882d1f2d340f6e",
        "transactionid" : 1005324,
        "title" : "Shader core varying unit ",
        "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686856000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102641:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686856025854997,
        "sysisattachment" : "5371792",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371792,
        "size" : 1504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102641/0102/Shader-core-varying-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686845148,
        "syssize" : 1504,
        "sysdate" : 1666686856000,
        "haslayout" : "1",
        "topparent" : "5371792",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371792,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 97,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686856000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/Shader-core-varying-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102641/0102/Shader-core-varying-unit?lang=en",
        "modified" : 1666686809000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686856025854997,
        "uri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
        "syscollection" : "default"
      },
      "Title" : "Shader core varying unit",
      "Uri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "ClickUri" : "https://developer.arm.com/documentation/102641/0102/Shader-core-varying-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "Excerpt" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "FirstSentences" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ..."
    }, {
      "title" : "Mali-G71 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/63579f5ac7882d1f2d340f79",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
      "firstSentences" : "Mali-G71 Performance Counters 1.2 Reference Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102641_0102_en Mali-G71 Performance Counters Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G71 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102641/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Mali-G71 Performance Counters Reference Guide ",
          "document_number" : "102641",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371792",
          "sysurihash" : "GK3q8FM8jkCjkuTN",
          "urihash" : "GK3q8FM8jkCjkuTN",
          "sysuri" : "https://developer.arm.com/documentation/102641/0102/en",
          "systransactionid" : 1005324,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371792,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686809000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686856000,
          "permanentid" : "a9a5525b7a1cfc7ab609b8d0445cdf63c25ad4c5dd01b6d1330d05e5b534",
          "syslanguage" : [ "English" ],
          "itemid" : "63579f59c7882d1f2d340f66",
          "transactionid" : 1005324,
          "title" : "Mali-G71 Performance Counters Reference Guide ",
          "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686856000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102641:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686856096983161,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686845164,
          "syssize" : 4444,
          "sysdate" : 1666686856000,
          "haslayout" : "1",
          "topparent" : "5371792",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371792,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686856000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102641/0102/?lang=en",
          "modified" : 1666686809000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686856096983161,
          "uri" : "https://developer.arm.com/documentation/102641/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G71 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Mali-G71 Performance Counters Reference Guide ",
        "document_number" : "102641",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371792",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "GNñbpocAnX0MckOV",
        "urihash" : "GNñbpocAnX0MckOV",
        "sysuri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
        "keywords" : "Mali-G71 GPU",
        "systransactionid" : 1005324,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371792,
        "numberofpages" : 49,
        "sysconcepts" : "shader cores ; CPU ; GPU ; functional units ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; arm ; optimization opportunities ; performance counters ; workloads ; memory traffic ; export laws ; expressions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371792,
        "parentitem" : "63579f59c7882d1f2d340f66",
        "concepts" : "shader cores ; CPU ; GPU ; functional units ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; arm ; optimization opportunities ; performance counters ; workloads ; memory traffic ; export laws ; expressions",
        "documenttype" : "pdf",
        "isattachment" : "5371792",
        "sysindexeddate" : 1666686855000,
        "permanentid" : "2ef37fab2aac8e929343f73206bd9676d29087587119487c06fc1fee3e7d",
        "syslanguage" : [ "English" ],
        "itemid" : "63579f5ac7882d1f2d340f79",
        "transactionid" : 1005324,
        "title" : "Mali-G71 Performance Counters Reference Guide ",
        "subject" : "This guide explains the performance counters found in the Arm Streamline tool’s profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "date" : 1666686855000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102641:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686855863624820,
        "sysisattachment" : "5371792",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371792,
        "size" : 485383,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/63579f5ac7882d1f2d340f79",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686847979,
        "syssubject" : "This guide explains the performance counters found in the Arm Streamline tool’s profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "syssize" : 485383,
        "sysdate" : 1666686855000,
        "topparent" : "5371792",
        "author" : "Arm Ltd.",
        "label_version" : "0102",
        "systopparentid" : 5371792,
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 1454,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686855000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/63579f5ac7882d1f2d340f79",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686855863624820,
        "uri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Mali-G71 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/63579f5ac7882d1f2d340f79",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "Excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
      "FirstSentences" : "Mali-G71 Performance Counters 1.2 Reference Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102641_0102_en Mali-G71 Performance Counters Reference ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CPU performance ",
      "document_number" : "102641",
      "document_version" : "0102",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5371792",
      "sysurihash" : "vKqYWbSTMñ71sXmd",
      "urihash" : "vKqYWbSTMñ71sXmd",
      "sysuri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
      "systransactionid" : 1005324,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5371792,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666686809000,
      "sysconcepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
      "attachmentparentid" : 5371792,
      "parentitem" : "63579f59c7882d1f2d340f66",
      "concepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
      "documenttype" : "html",
      "isattachment" : "5371792",
      "sysindexeddate" : 1666686856000,
      "permanentid" : "48ec95bc563a98d4e5263ba6f9ace8527c3becd6aacf05710d878062fb3b",
      "syslanguage" : [ "English" ],
      "itemid" : "63579f59c7882d1f2d340f69",
      "transactionid" : 1005324,
      "title" : "CPU performance ",
      "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
      "date" : 1666686856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102641:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666686856225591819,
      "sysisattachment" : "5371792",
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "sysattachmentparentid" : 5371792,
      "size" : 1866,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102641/0102/CPU-performance?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666686845164,
      "syssize" : 1866,
      "sysdate" : 1666686856000,
      "haslayout" : "1",
      "topparent" : "5371792",
      "label_version" : "0102",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5371792,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "wordcount" : 133,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "document_revision" : "1.2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666686856000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/CPU-performance?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102641/0102/CPU-performance?lang=en",
      "modified" : 1666686809000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666686856225591819,
      "uri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
      "syscollection" : "default"
    },
    "Title" : "CPU performance",
    "Uri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "ClickUri" : "https://developer.arm.com/documentation/102641/0102/CPU-performance?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "Excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
    "FirstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ..."
  }, {
    "title" : "Can I evaluate old versions of the Arm compiler?",
    "uri" : "https://developer.arm.com/documentation/ka005291/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005291/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005291/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005291/1-0/en",
    "excerpt" : "Article ID: KA005291 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded, Arm ... Will this evaluation also enable older and legacy versions of the Arm compiler? ... KBA",
    "firstSentences" : "Article ID: KA005291 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded, Arm Compiler for Embedded FuSa, Arm Development Studio, Embedded Compilers, Legacy Embedded Compilers ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can I evaluate old versions of the Arm compiler? ",
      "document_number" : "ka005291",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5378852",
      "sysurihash" : "O0dzbc4SljtQiZql",
      "urihash" : "O0dzbc4SljtQiZql",
      "sysuri" : "https://developer.arm.com/documentation/ka005291/1-0/en",
      "systransactionid" : 1084229,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1671443494000,
      "topparentid" : 5378852,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1671443529000,
      "sysconcepts" : "Arm compiler ; evaluation ; Development Studio ; legacy",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec70b9e24a5e02d07b26b2" ],
      "concepts" : "Arm compiler ; evaluation ; Development Studio ; legacy",
      "documenttype" : "html",
      "sysindexeddate" : 1671443573000,
      "permanentid" : "b1a6cd4627e3f91414d002e3f79dcbba0a04432501528b7ff50caa980463",
      "syslanguage" : [ "English" ],
      "itemid" : "63a034493f28e5456434add8",
      "transactionid" : 1084229,
      "title" : "Can I evaluate old versions of the Arm compiler? ",
      "products" : [ "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "Arm Development Studio", "DS000", "DS100", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "RVDS", "RVP31", "RVP40", "RVP41", "RVS20", "RVS21", "RVS22", "RVS30", "RVS31", "RVS40", "RVS41", "RealView Development Suite" ],
      "date" : 1671443573000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005291:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671443573349472847,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 843,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005291/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671443535460,
      "syssize" : 843,
      "sysdate" : 1671443573000,
      "haslayout" : "1",
      "topparent" : "5378852",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5378852,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 64,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|RealView Development Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers", "IP Products|Legacy products|RealView SoC Designer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|RealView Development Suite" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671443573000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005291/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005291/1-0/?lang=en",
      "modified" : 1671443529000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671443573349472847,
      "uri" : "https://developer.arm.com/documentation/ka005291/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I evaluate old versions of the Arm compiler?",
    "Uri" : "https://developer.arm.com/documentation/ka005291/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005291/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005291/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005291/1-0/en",
    "Excerpt" : "Article ID: KA005291 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded, Arm ... Will this evaluation also enable older and legacy versions of the Arm compiler? ... KBA",
    "FirstSentences" : "Article ID: KA005291 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded, Arm Compiler for Embedded FuSa, Arm Development Studio, Embedded Compilers, Legacy Embedded Compilers ..."
  }, {
    "title" : "Why aren't my FlexNet Publisher (FNP) licenses being returned to my floating license server?",
    "uri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005259/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005259/1-0/en",
    "excerpt" : "Article ID: KA005259 Applies To: Arm Development Studio, Embedded Compilers, Keil Tools Licensing, Legacy Debug Tools, ... This can lead to jobs becoming delayed or even failing. ... KBA",
    "firstSentences" : "Article ID: KA005259 Applies To: Arm Development Studio, Embedded Compilers, Keil Tools Licensing, Legacy Debug Tools, Legacy Embedded Compilers, Tools Licensing Confidentiality: Customer Non- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Why aren't my FlexNet Publisher (FNP) licenses being returned to my floating license server? ",
      "document_number" : "ka005259",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5376366",
      "sysurihash" : "BF7tlsxqZRfwzguB",
      "urihash" : "BF7tlsxqZRfwzguB",
      "sysuri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
      "systransactionid" : 1084228,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1671443430000,
      "topparentid" : 5376366,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1671443465000,
      "sysconcepts" : "server ; jobs ; packets ; clients ; lost ; FlexNet Publisher ; log file ; undesirable effects ; management software ; network monitoring ; Client-server connections ; Typical problems ; handshaking protocol ; licensed job ; becoming delayed ; wide-area-networks",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72f6e24a5e02d07b2744", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec731be24a5e02d07b2749", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec7371e24a5e02d07b274f", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec7089e24a5e02d07b26a6", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26a6", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26a8", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec709fe24a5e02d07b26ac", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec709fe24a5e02d07b26ae", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274b", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec70b9e24a5e02d07b26b2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d4" ],
      "concepts" : "server ; jobs ; packets ; clients ; lost ; FlexNet Publisher ; log file ; undesirable effects ; management software ; network monitoring ; Client-server connections ; Typical problems ; handshaking protocol ; licensed job ; becoming delayed ; wide-area-networks",
      "documenttype" : "html",
      "sysindexeddate" : 1671443494000,
      "permanentid" : "ed9422cd3f788506c1fad4c022ea0b5874119033ddc532545342e81a34da",
      "syslanguage" : [ "English" ],
      "itemid" : "63a034093f28e5456434add3",
      "transactionid" : 1084228,
      "title" : "Why aren't my FlexNet Publisher (FNP) licenses being returned to my floating license server? ",
      "products" : [ "A166", "A251", "A51", "ADS-PRE-1.2", "ADS11", "ADS12", "AG100", "APS-1612", "APS-1612LF", "AR512", "Arm Developer Suite", "Arm Development Studio", "Arm Firmware Suite", "BUNTA-KT-30000", "CA166", "CA251", "CA51", "CD-ADS1.2-00", "CD-ADS1.2-PC-01", "CD-ADS1.2-UNIX-01", "CD-AFS1.4.1-01", "CD-M-ICE2.2-01", "CD-MT1.0-01", "CG011", "CG110", "CS040", "CS090", "CS140", "DK251", "DS000", "DS002-SM-30000", "DS100", "DS110", "DS110-LC-30000", "DS120", "DS120-CD-30000", "DS120-CD-40000", "DS120-EV-90000", "DS120-KT-00000", "DS120-KT-00001", "DS120-KT-20000", "DS120-KT-30000", "DS120-KT-30100", "DS120-KT-40000", "DS120-KT-70000", "DS120-KT-70001", "DS120-KT-80000", "DS120-KT-80001", "DS120-UD-30000", "DS120-UG-20000", "DS120-UT-30001", "DS120-UT-40001", "DS121-CD-0000A", "DS121-KT-00000", "DS500", "DUI 0048F", "DUI 0150A", "HBI-0026A", "HBI-0026B", "HBI-0026C", "HBI-0026D", "HBI-0039A", "HBI-0068A", "HBI-0075A", "HBI-0076A", "HBI-0078A", "HBI-0084A", "HBI-0085A", "HBI-0109A", "HCI-0011A", "HCI-0011ALF", "HCI-0012A", "HCI-0012ALF", "HCI-0022A", "HCI-0028A", "HCI-0028A-1", "HCI-0029A", "HPI-0026A", "HPI-0026B", "HPI-0026C", "HPI-0026D", "HPI-0039A", "HPI-0068A", "HPI-0075A", "HPI-0076A", "HPI-0078A", "HPI-0084A", "HPI-0085A", "HPI-0101A", "HPI-0109A", "HPI-0109B", "INFS1-CD-00141", "KM000", "Keil MDK", "Legacy Product - Cannot locate SAP codes", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "MI220-CU-0175A", "MI220-KT-0175A", "MI220-KT-0175ABP", "MI220-KT-0175ALF", "MI220-KT-98001", "MI226-UD-0175A", "MI230-KT-0177A", "MI230-UD-0177A", "MMC-ADSSA-GEN", "MSI-0001A", "MSI-0001B", "MSI-0002A", "MSI-0005A", "MSI-0005A-1", "MSI-0006A", "MSI-0006B", "MSI-0007A", "MT100-BD-00000", "MT100-KT-0062A", "MT100-KT-0062ABP", "Multi-ICE and MultiTrace", "N00332", "NC003-AH-012", "ND004-AD-007", "OSO25", "OSO26", "OSO27", "OSO28", "OSO30", "PK166", "PK51", "PRN-3.0-ADSSA-IN", "PRN-ADS1.2-EULA", "PRN-ADS1.21-GEN", "PRN-ADS1.21-INST", "RC220-UA-20000", "RC220-UA-30000", "RC220-UA-40000", "RC220-UA-60000", "RL-ARM", "RM101-TR-20000", "RM101-TR-30000", "RM220-BU-40175A", "RS220-UA-20000", "RS220-UA-30000", "RS220-UA-40000", "RS220-UA-60000", "RS300-UA-20000", "RS300-UA-30000", "RS300-UA-40000", "RS300-UA-60000", "RVDS", "RVI14", "RVI16", "RVI17", "RVI30", "RVI31", "RVI32", "RVI33", "RVP31", "RVP40", "RVP41", "RVS20", "RVS21", "RVS22", "RVS30", "RVS31", "RVS40", "RVS41", "RealView Development Suite", "RealView ICE and RealView Trace", "SD405", "SW070", "VC002", "VC9050000", "VC9050001", "VC9060000", "VC9060001", "WS107", "WS107-PRU", "WS107-TRM", "XX152", "XX172", "XX193", "XX205", "XX207", "XX232", "XX308", "XX333", "XX598", "XX601", "XX605", "ZB192", "ZB193", "ZB356", "ZB357", "ZB538", "ZB539" ],
      "date" : 1671443494000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005259:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671443494559159454,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1955,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005259/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671443471547,
      "syssize" : 1955,
      "sysdate" : 1671443494000,
      "haslayout" : "1",
      "topparent" : "5376366",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5376366,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 169,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Legacy Tools|Arm Developer Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Tools and Software|Legacy Tools|Multi-ICE and MultiTrace", "Tools and Software|Legacy Tools|RealView ICE and RealView Trace", "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|Arm Firmware Suite", "IP Products|Legacy products|Arm Firmware Suite", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "IP Products|Legacy products|Audio", "IP Products|Legacy products|Cross Trigger", "IP Products|Legacy products|Data Engines", "IP Products|Legacy products|Modems", "Tools and Software|Legacy Tools|RealView Developer Kits", "Tools and Software|Legacy Tools|RealView Development Suite", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software|Embedded|Arm Development Studio|Arm Debugger" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Arm Firmware Suite", "IP Products|Legacy products|Audio", "IP Products|Legacy products|Cross Trigger", "IP Products|Legacy products|Data Engines", "IP Products|Legacy products|Modems", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Debugger", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Arm Firmware Suite", "Tools and Software|Legacy Tools|Arm Developer Suite", "Tools and Software|Legacy Tools|Multi-ICE and MultiTrace", "Tools and Software|Legacy Tools|RealView Developer Kits", "Tools and Software|Legacy Tools|RealView Development Suite", "Tools and Software|Legacy Tools|RealView ICE and RealView Trace", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671443494000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005259/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005259/1-0/?lang=en",
      "modified" : 1671443465000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671443494559159454,
      "uri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why aren't my FlexNet Publisher (FNP) licenses being returned to my floating license server?",
    "Uri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005259/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005259/1-0/en",
    "Excerpt" : "Article ID: KA005259 Applies To: Arm Development Studio, Embedded Compilers, Keil Tools Licensing, Legacy Debug Tools, ... This can lead to jobs becoming delayed or even failing. ... KBA",
    "FirstSentences" : "Article ID: KA005259 Applies To: Arm Development Studio, Embedded Compilers, Keil Tools Licensing, Legacy Debug Tools, Legacy Embedded Compilers, Tools Licensing Confidentiality: Customer Non- ..."
  }, {
    "title" : "GENERAL: Windows Compatibility: ARM, C166, C251, and C51 Tools",
    "uri" : "https://developer.arm.com/documentation/ka003389/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003389/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003389/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003389/1-0/en",
    "excerpt" : "ANSWER Yes. ... The links , i.e., the not greyed-out text, are versions you are entitled to download i.e. versions ... GENERAL: Windows Compatibility: ARM, C166, C251, and C51 Tools KBA",
    "firstSentences" : "Article ID: KA003389 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: Customer Non-confidential QUESTION Are the ARM, C166, C251, and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "GENERAL: Windows Compatibility: ARM, C166, C251, and C51 Tools ",
      "document_number" : "ka003389",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523420",
      "sysurihash" : "7b24KI4HñrGNy4mO",
      "urihash" : "7b24KI4HñrGNy4mO",
      "sysuri" : "https://developer.arm.com/documentation/ka003389/1-0/en",
      "systransactionid" : 1069371,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670521688000,
      "topparentid" : 4523420,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670521805000,
      "sysconcepts" : "operating systems ; Windows Vista ; Keil Support ; longer listed ; u00B5Vision ; odd ; XP64 ; compatibility ; Notable features ; major difficulties",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "operating systems ; Windows Vista ; Keil Support ; longer listed ; u00B5Vision ; odd ; XP64 ; compatibility ; Notable features ; major difficulties",
      "documenttype" : "html",
      "sysindexeddate" : 1670521831000,
      "permanentid" : "6871be7c09de71bafd4380f6c3e7f736d6a36b8f5a003e2885b35605a392",
      "syslanguage" : [ "English" ],
      "itemid" : "639223cd2b0dd145f8031717",
      "transactionid" : 1069371,
      "title" : "GENERAL: Windows Compatibility: ARM, C166, C251, and C51 Tools ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1670521831000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003389:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670521831279623669,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3671,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003389/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670521816037,
      "syssize" : 3671,
      "sysdate" : 1670521831000,
      "haslayout" : "1",
      "topparent" : "4523420",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523420,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 230,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670521831000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003389/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003389/1-0/?lang=en",
      "modified" : 1670521805000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670521831279623669,
      "uri" : "https://developer.arm.com/documentation/ka003389/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "GENERAL: Windows Compatibility: ARM, C166, C251, and C51 Tools",
    "Uri" : "https://developer.arm.com/documentation/ka003389/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003389/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003389/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003389/1-0/en",
    "Excerpt" : "ANSWER Yes. ... The links , i.e., the not greyed-out text, are versions you are entitled to download i.e. versions ... GENERAL: Windows Compatibility: ARM, C166, C251, and C51 Tools KBA",
    "FirstSentences" : "Article ID: KA003389 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: Customer Non-confidential QUESTION Are the ARM, C166, C251, and ..."
  }, {
    "title" : "GENERAL: MDK-ARM on Windows 8 or 10: \"IDE Has Stopped Working\" Error",
    "uri" : "https://developer.arm.com/documentation/ka003024/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003024/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003024/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003024/1-0/en",
    "excerpt" : "Article ID: KA003024 Applies To: Keil MDK Confidentiality: Customer Non-confidential ... error dialogue appears. CAUSE Windows 8 was published in October 2012 and Windows 10 in July 2015.",
    "firstSentences" : "Article ID: KA003024 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.23 and earlier Keil \\u00B5Vision IDE v. 4. ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "GENERAL: MDK-ARM on Windows 8 or 10: \"IDE Has Stopped Working\" Error ",
      "document_number" : "ka003024",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4869360",
      "sysurihash" : "3VDQthkKHeOdAAHH",
      "urihash" : "3VDQthkKHeOdAAHH",
      "sysuri" : "https://developer.arm.com/documentation/ka003024/1-0/en",
      "systransactionid" : 1069370,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670521293000,
      "topparentid" : 4869360,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670521341000,
      "sysconcepts" : "Keil ; compatibility ; Notable features ; see GENERAL ; System Requirements ; first confirmed ; workarounds ; v4 ; u00B5Vision",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "Keil ; compatibility ; Notable features ; see GENERAL ; System Requirements ; first confirmed ; workarounds ; v4 ; u00B5Vision",
      "documenttype" : "html",
      "sysindexeddate" : 1670521370000,
      "permanentid" : "4da973341116b063acb1a529c4c20714b6d09d09aef861370e77e24c25b3",
      "syslanguage" : [ "English" ],
      "itemid" : "639221fd2b0dd145f8031714",
      "transactionid" : 1069370,
      "title" : "GENERAL: MDK-ARM on Windows 8 or 10: \"IDE Has Stopped Working\" Error ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1670521370000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003024:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670521370268067590,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1548,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003024/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670521350467,
      "syssize" : 1548,
      "sysdate" : 1670521370000,
      "haslayout" : "1",
      "topparent" : "4869360",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4869360,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670521370000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003024/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003024/1-0/?lang=en",
      "modified" : 1670521341000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670521370268067590,
      "uri" : "https://developer.arm.com/documentation/ka003024/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "GENERAL: MDK-ARM on Windows 8 or 10: \"IDE Has Stopped Working\" Error",
    "Uri" : "https://developer.arm.com/documentation/ka003024/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003024/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003024/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003024/1-0/en",
    "Excerpt" : "Article ID: KA003024 Applies To: Keil MDK Confidentiality: Customer Non-confidential ... error dialogue appears. CAUSE Windows 8 was published in October 2012 and Windows 10 in July 2015.",
    "FirstSentences" : "Article ID: KA003024 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.23 and earlier Keil \\u00B5Vision IDE v. 4. ..."
  }, {
    "title" : "GENERAL: WINDOWS 8 and WINDOWS 10 Compatibility",
    "uri" : "https://developer.arm.com/documentation/ka002221/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002221/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002221/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002221/1-0/en",
    "excerpt" : "Below the Maintenance Status and Previous Versions heading (in the teal box) paste in a Product Serial ... COMMUNITY THREADS Please also see these Arm Community posts uvision GENERAL: WINDOWS ...",
    "firstSentences" : "Article ID: KA002221 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "GENERAL: WINDOWS 8 and WINDOWS 10 Compatibility ",
      "document_number" : "ka002221",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522206",
      "sysurihash" : "cwax9K5lkbRI4hNd",
      "urihash" : "cwax9K5lkbRI4hNd",
      "sysuri" : "https://developer.arm.com/documentation/ka002221/1-0/en",
      "systransactionid" : 1069370,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670521299000,
      "topparentid" : 4522206,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670521340000,
      "sysconcepts" : "Keil tools ; Windows Vista ; u00B5Vision ; Using C51 ; Arm Compiler ; Microsoft ; system requirements ; Mode settings ; INFORMATION Read ; Communication Failure ; Notable features",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "Keil tools ; Windows Vista ; u00B5Vision ; Using C51 ; Arm Compiler ; Microsoft ; system requirements ; Mode settings ; INFORMATION Read ; Communication Failure ; Notable features",
      "documenttype" : "html",
      "sysindexeddate" : 1670521370000,
      "permanentid" : "4d1d4461b83e28dcabd5ee349e7c1fdc61bd9f355b88dc4c2f7f4ce17d95",
      "syslanguage" : [ "English" ],
      "itemid" : "639221fc2b0dd145f8031712",
      "transactionid" : 1069370,
      "title" : "GENERAL: WINDOWS 8 and WINDOWS 10 Compatibility ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1670521370000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002221:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670521370060497392,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3124,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002221/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670521346842,
      "syssize" : 3124,
      "sysdate" : 1670521370000,
      "haslayout" : "1",
      "topparent" : "4522206",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522206,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 214,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670521370000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002221/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002221/1-0/?lang=en",
      "modified" : 1670521340000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670521370060497392,
      "uri" : "https://developer.arm.com/documentation/ka002221/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "GENERAL: WINDOWS 8 and WINDOWS 10 Compatibility",
    "Uri" : "https://developer.arm.com/documentation/ka002221/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002221/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002221/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002221/1-0/en",
    "Excerpt" : "Below the Maintenance Status and Previous Versions heading (in the teal box) paste in a Product Serial ... COMMUNITY THREADS Please also see these Arm Community posts uvision GENERAL: WINDOWS ...",
    "FirstSentences" : "Article ID: KA002221 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase ..."
  }, {
    "title" : "Arm Neoverse N2 Software Optimization Guide",
    "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en/pdf/Arm_Neoverse_N2_Software_Optimization_Guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en/pdf/Arm_Neoverse_N2_Software_Optimization_Guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63907c412b0dd145f8030d45",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en/pdf/Arm_Neoverse_N2_Software_Optimization_Guide.pdf",
    "excerpt" : "4.0 ... Issue 5.0 ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... POSSIBILITY OF SUCH DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Neoverse™ N2 Revision: r0p3 Software Optimization Guide Non-Confidential Copyright © 2020-2022 Arm Limited (or its affiliates). All rights reserved. Issue 5.0 PJDOC-466751330-18256 Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "excerpt" : "Arm Neoverse N2 Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse N2 Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 Software Optimization Guide Neoverse N2",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N2 Software Optimization Guide ",
        "document_number" : "PJDOC-466751330-18256",
        "document_version" : "0003",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "5395707",
        "sysurihash" : "ðLFZlWUqPQBbmbfJ",
        "urihash" : "ðLFZlWUqPQBbmbfJ",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
        "systransactionid" : 1066997,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1670371200000,
        "topparentid" : 5395707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670413376000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1670413400000,
        "permanentid" : "52c878cad07cf1369ef2c1a7074c11badcf3216a2615a090955321d8f2f1",
        "syslanguage" : [ "English" ],
        "itemid" : "63907c402b0dd145f8030d43",
        "transactionid" : 1066997,
        "title" : "Arm Neoverse N2 Software Optimization Guide ",
        "products" : [ "Neoverse N2" ],
        "date" : 1670413400000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-466751330-18256:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670413400932525228,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670413398171,
        "syssize" : 173,
        "sysdate" : 1670413400000,
        "haslayout" : "1",
        "topparent" : "5395707",
        "label_version" : "Version 5.0, r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5395707,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes aspects of the Neoverse N2 micro-architecture that influence software performance. Micro-architectural detail is limited to that which is useful for software optimization.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670413400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-18256/0003/?lang=en",
        "modified" : 1670413376000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670413400932525228,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "Excerpt" : "Arm Neoverse N2 Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse N2 Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 Software Optimization Guide Neoverse N2"
    },
    "childResults" : [ {
      "title" : "Arm Neoverse N2 Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "excerpt" : "Arm Neoverse N2 Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse N2 Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 Software Optimization Guide Neoverse N2",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N2 Software Optimization Guide ",
        "document_number" : "PJDOC-466751330-18256",
        "document_version" : "0003",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "5395707",
        "sysurihash" : "ðLFZlWUqPQBbmbfJ",
        "urihash" : "ðLFZlWUqPQBbmbfJ",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
        "systransactionid" : 1066997,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1670371200000,
        "topparentid" : 5395707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670413376000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1670413400000,
        "permanentid" : "52c878cad07cf1369ef2c1a7074c11badcf3216a2615a090955321d8f2f1",
        "syslanguage" : [ "English" ],
        "itemid" : "63907c402b0dd145f8030d43",
        "transactionid" : 1066997,
        "title" : "Arm Neoverse N2 Software Optimization Guide ",
        "products" : [ "Neoverse N2" ],
        "date" : 1670413400000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJDOC-466751330-18256:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670413400932525228,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670413398171,
        "syssize" : 173,
        "sysdate" : 1670413400000,
        "haslayout" : "1",
        "topparent" : "5395707",
        "label_version" : "Version 5.0, r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5395707,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes aspects of the Neoverse N2 micro-architecture that influence software performance. Micro-architectural detail is limited to that which is useful for software optimization.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670413400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-18256/0003/?lang=en",
        "modified" : 1670413376000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670413400932525228,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en",
      "Excerpt" : "Arm Neoverse N2 Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse N2 Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse N2 Software Optimization Guide Neoverse N2"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Neoverse N2 Software Optimization Guide ",
      "document_number" : "PJDOC-466751330-18256",
      "document_version" : "0003",
      "content_type" : "Software Optimization Guide",
      "systopparent" : "5395707",
      "sysauthor" : "fralas01",
      "sysurihash" : "73LVYdðteAbas8qñ",
      "urihash" : "73LVYdðteAbas8qñ",
      "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en/pdf/Arm_Neoverse_N2_Software_Optimization_Guide.pdf",
      "systransactionid" : 1066997,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1670371200000,
      "topparentid" : 5395707,
      "numberofpages" : 90,
      "sysconcepts" : "instructions ; latency ; μOPs ; iterative algorithm ; Neoverse N2 ; cycles ; parenthesis ; block subsequent ; typical sequence ; support late-forwarding ; registers written ; memory access ; ASIMD ; pipelines ; performance characteristics ; destination register",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 5395707,
      "parentitem" : "63907c402b0dd145f8030d43",
      "concepts" : "instructions ; latency ; μOPs ; iterative algorithm ; Neoverse N2 ; cycles ; parenthesis ; block subsequent ; typical sequence ; support late-forwarding ; registers written ; memory access ; ASIMD ; pipelines ; performance characteristics ; destination register",
      "documenttype" : "pdf",
      "isattachment" : "5395707",
      "sysindexeddate" : 1670413403000,
      "permanentid" : "de9b02b129866e1738c6a362c254f7c86b57e0e8cfd05500d09dadb13df0",
      "syslanguage" : [ "English" ],
      "itemid" : "63907c412b0dd145f8030d45",
      "transactionid" : 1066997,
      "title" : "Arm Neoverse N2 Software Optimization Guide ",
      "date" : 1670413403000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PJDOC-466751330-18256:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670413403068143401,
      "sysisattachment" : "5395707",
      "navigationhierarchiescontenttype" : "Software Optimization Guide",
      "sysattachmentparentid" : 5395707,
      "size" : 1585511,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63907c412b0dd145f8030d45",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670413400115,
      "syssize" : 1585511,
      "sysdate" : 1670413403000,
      "topparent" : "5395707",
      "author" : "fralas01",
      "label_version" : "Version 5.0, r0p3",
      "systopparentid" : 5395707,
      "content_description" : "This document describes aspects of the Neoverse N2 micro-architecture that influence software performance. Micro-architectural detail is limited to that which is useful for software optimization.",
      "wordcount" : 2494,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670413403000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63907c412b0dd145f8030d45",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670413403068143401,
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en/pdf/Arm_Neoverse_N2_Software_Optimization_Guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse N2 Software Optimization Guide",
    "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en/pdf/Arm_Neoverse_N2_Software_Optimization_Guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en/pdf/Arm_Neoverse_N2_Software_Optimization_Guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63907c412b0dd145f8030d45",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-18256/0003/en/pdf/Arm_Neoverse_N2_Software_Optimization_Guide.pdf",
    "Excerpt" : "4.0 ... Issue 5.0 ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... POSSIBILITY OF SUCH DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Neoverse™ N2 Revision: r0p3 Software Optimization Guide Non-Confidential Copyright © 2020-2022 Arm Limited (or its affiliates). All rights reserved. Issue 5.0 PJDOC-466751330-18256 Arm® ..."
  }, {
    "title" : "How to use scatter files to link code that contains C++ exceptions",
    "uri" : "https://developer.arm.com/documentation/ka001486/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001486/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001486/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001486/1-0/en",
    "excerpt" : "Article ID: KA001486 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa ... However, the linker reports the following error: Error: L6216E: Cannot use base\\/limit ...",
    "firstSentences" : "Article ID: KA001486 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa Confidentiality: Customer Non-confidential Summary I'm trying to link a C program that has been ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How to use scatter files to link code that contains C++ exceptions ",
      "document_number" : "ka001486",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3796137",
      "sysurihash" : "myLuVpRu9lKX85sJ",
      "urihash" : "myLuVpRu9lKX85sJ",
      "sysuri" : "https://developer.arm.com/documentation/ka001486/1-0/en",
      "systransactionid" : 1106093,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1672745175000,
      "topparentid" : 3796137,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1672745235000,
      "sysconcepts" : "bar ; foo ; scatter ; extab ; module select ; exceptions enabled ; RO ; narmlink ; arm-arm-none-eabi ; patterns ; unwinding ; AArch32 ; narmclang ; armclang ; iostream ; purpose",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8" ],
      "concepts" : "bar ; foo ; scatter ; extab ; module select ; exceptions enabled ; RO ; narmlink ; arm-arm-none-eabi ; patterns ; unwinding ; AArch32 ; narmclang ; armclang ; iostream ; purpose",
      "documenttype" : "html",
      "sysindexeddate" : 1672745243000,
      "permanentid" : "475467bbb005ae1fe309a4661a7e1b651d1d33b5e846e5b49ffab8f04b56",
      "syslanguage" : [ "English" ],
      "itemid" : "63b41113396e6135830baa2d",
      "transactionid" : 1106093,
      "title" : "How to use scatter files to link code that contains C++ exceptions ",
      "products" : [ "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C" ],
      "date" : 1672745243000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001486:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1672745243498561698,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4000,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001486/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1672745241319,
      "syssize" : 4000,
      "sysdate" : 1672745243000,
      "haslayout" : "1",
      "topparent" : "3796137",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3796137,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa" ],
      "document_revision" : "12",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1672745243000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001486/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001486/1-0/?lang=en",
      "modified" : 1672745235000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1672745243498561698,
      "uri" : "https://developer.arm.com/documentation/ka001486/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to use scatter files to link code that contains C++ exceptions",
    "Uri" : "https://developer.arm.com/documentation/ka001486/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001486/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001486/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001486/1-0/en",
    "Excerpt" : "Article ID: KA001486 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa ... However, the linker reports the following error: Error: L6216E: Cannot use base\\/limit ...",
    "FirstSentences" : "Article ID: KA001486 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa Confidentiality: Customer Non-confidential Summary I'm trying to link a C program that has been ..."
  }, {
    "title" : "How do I calculate Quality of Service in Mali-C78AE?",
    "uri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005239/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005239/1-0/en",
    "excerpt" : "Greedy manager For CDMA or MCFE frame readers The AXI_QoS register can be set any ... The formula of total FIFO usage total_fifo must be calculated as follows: total_fifo = fifo_in_ ... KBA",
    "firstSentences" : "Article ID: KA005239 Applies To: Mali-C78AE Confidentiality: Customer Non-confidential Summary To optimize the usage of the system bus, the AXI DMA engine in Mali-C78AE implements the Quality of ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I calculate Quality of Service in Mali-C78AE? ",
      "document_number" : "ka005239",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5370288",
      "sysurihash" : "GAKWchqcspF0O5TO",
      "urihash" : "GAKWchqcspF0O5TO",
      "sysuri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
      "systransactionid" : 1003621,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666600539000,
      "topparentid" : 5370288,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666600577000,
      "sysconcepts" : "real-time manager ; slot modes ; frame writers ; QoS ; fifo ; axi ; MCBE writer1 ; shift ; registers ; bandwidth ; cross domain ; risk of starving ; increasement ; calculation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|62b5bba988ec4003c0ccdb05", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|62b5bba988ec4003c0ccdb05" ],
      "concepts" : "real-time manager ; slot modes ; frame writers ; QoS ; fifo ; axi ; MCBE writer1 ; shift ; registers ; bandwidth ; cross domain ; risk of starving ; increasement ; calculation",
      "documenttype" : "html",
      "sysindexeddate" : 1666600609000,
      "permanentid" : "6bb193c89b3e86cc0f264c514680cda52199b2e40978872453b68bd5b611",
      "syslanguage" : [ "English" ],
      "itemid" : "63564e8128bced5919cdf5ff",
      "transactionid" : 1003621,
      "title" : "How do I calculate Quality of Service in Mali-C78AE? ",
      "products" : [ "Mali-C78AE" ],
      "date" : 1666600609000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005239:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666600609599171936,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4970,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005239/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666600608001,
      "syssize" : 4970,
      "sysdate" : 1666600609000,
      "haslayout" : "1",
      "topparent" : "5370288",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5370288,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 226,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C78AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C78AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C78AE" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666600609000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005239/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005239/1-0/?lang=en",
      "modified" : 1666600577000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666600609599171936,
      "uri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I calculate Quality of Service in Mali-C78AE?",
    "Uri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005239/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005239/1-0/en",
    "Excerpt" : "Greedy manager For CDMA or MCFE frame readers The AXI_QoS register can be set any ... The formula of total FIFO usage total_fifo must be calculated as follows: total_fifo = fifo_in_ ... KBA",
    "FirstSentences" : "Article ID: KA005239 Applies To: Mali-C78AE Confidentiality: Customer Non-confidential Summary To optimize the usage of the system bus, the AXI DMA engine in Mali-C78AE implements the Quality of ..."
  }, {
    "title" : "How do the prefetcher aggressiveness options work in Neoverse-N2 ?",
    "uri" : "https://developer.arm.com/documentation/ka005199/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005199/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005199/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005199/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do the prefetcher aggressiveness options work in Neoverse-N2 ? ",
      "document_number" : "ka005199",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396272",
      "sysurihash" : "CJxPeo53HyIWhq0m",
      "urihash" : "CJxPeo53HyIWhq0m",
      "sysuri" : "https://developer.arm.com/documentation/ka005199/1-0/en",
      "systransactionid" : 1069357,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670520339000,
      "topparentid" : 5396272,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670520414000,
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670520424000,
      "permanentid" : "e7a712a222eb23e948b17ec44c9acb32667cc3e6b922b62add97e6a0ea9d",
      "syslanguage" : [ "English" ],
      "itemid" : "63921e5e826c281d4c73dab3",
      "transactionid" : 1069357,
      "title" : "How do the prefetcher aggressiveness options work in Neoverse-N2 ? ",
      "products" : [ "MP128", "Neoverse N2" ],
      "date" : 1670520424000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005199:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670520424648267258,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005199/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670520421233,
      "syssize" : 63,
      "sysdate" : 1670520424000,
      "haslayout" : "1",
      "topparent" : "5396272",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396272,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670520424000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005199/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005199/1-0/?lang=en",
      "modified" : 1670520414000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670520424648267258,
      "uri" : "https://developer.arm.com/documentation/ka005199/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do the prefetcher aggressiveness options work in Neoverse-N2 ?",
    "Uri" : "https://developer.arm.com/documentation/ka005199/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005199/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005199/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005199/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Does CryptoCell-312 support ECDSA algorithm for verifying Secure Boot certificates?",
    "uri" : "https://developer.arm.com/documentation/ka005410/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005410/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005410/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005410/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Does CryptoCell-312 support ECDSA algorithm for verifying Secure Boot certificates? ",
      "document_number" : "ka005410",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396260",
      "sysurihash" : "Cfq73EK4ñRIBj2Wl",
      "urihash" : "Cfq73EK4ñRIBj2Wl",
      "sysuri" : "https://developer.arm.com/documentation/ka005410/1-0/en",
      "systransactionid" : 1069336,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670518051000,
      "topparentid" : 5396260,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670518107000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fc1e24a5e02d07b2680", "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fc1e24a5e02d07b2680", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fc1e24a5e02d07b2680|5eec6fc1e24a5e02d07b2681", "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fc1e24a5e02d07b2680|5eec6fc1e24a5e02d07b2681", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fc1e24a5e02d07b2680|5f9aae8dcd74e712c44971e4", "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fc1e24a5e02d07b2680|5f9aae8dcd74e712c44971e4" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670518146000,
      "permanentid" : "a333c56827352617bfe46b1b1fb6c502fd07d75e2044de4afde10eb7e81c",
      "syslanguage" : [ "English" ],
      "itemid" : "6392155b2b0dd145f8031701",
      "transactionid" : 1069336,
      "title" : "Does CryptoCell-312 support ECDSA algorithm for verifying Secure Boot certificates? ",
      "products" : [ "CC010", "CC010-GRP", "CC110", "CryptoCell-312", "ZB767", "ZB768" ],
      "date" : 1670518146000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005410:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670518146015751806,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005410/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670518122707,
      "syssize" : 63,
      "sysdate" : 1670518146000,
      "haslayout" : "1",
      "topparent" : "5396260",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396260,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Security IP|CryptoCell-300 family", "System IP|Security IP|CryptoCell-300 family", "IP Products|Security IP|CryptoCell-300 family|CryptoCell-312", "System IP|Security IP|CryptoCell-300 family|CryptoCell-312", "IP Products|Security IP|CryptoCell-300 family|CryptoCell-310", "System IP|Security IP|CryptoCell-300 family|CryptoCell-310" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|CryptoCell-300 family", "IP Products|Security IP|CryptoCell-300 family|CryptoCell-312", "IP Products|Security IP|CryptoCell-300 family|CryptoCell-310" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670518146000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005410/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005410/1-0/?lang=en",
      "modified" : 1670518107000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670518146015751806,
      "uri" : "https://developer.arm.com/documentation/ka005410/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does CryptoCell-312 support ECDSA algorithm for verifying Secure Boot certificates?",
    "Uri" : "https://developer.arm.com/documentation/ka005410/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005410/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005410/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005410/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Silicon cost of Reset All Registers (RAR) and Flop Parity (FLOPPARITY) on Cortex-M55 \"Yamin\"",
    "uri" : "https://developer.arm.com/documentation/ka005189/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005189/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005189/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005189/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Silicon cost of Reset All Registers (RAR) and Flop Parity (FLOPPARITY) on Cortex-M55 \"Yamin\" ",
      "document_number" : "ka005189",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396259",
      "sysurihash" : "RqQp0htwKdLSHzWP",
      "urihash" : "RqQp0htwKdLSHzWP",
      "sysuri" : "https://developer.arm.com/documentation/ka005189/1-0/en",
      "systransactionid" : 1069334,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670517192000,
      "topparentid" : 5396259,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670517281000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670517332000,
      "permanentid" : "bf200a929b048ea592b399e6e67857cc939a7700d91386a96ea3ed35caab",
      "syslanguage" : [ "English" ],
      "itemid" : "639212212b0dd145f80316fe",
      "transactionid" : 1069334,
      "title" : "Silicon cost of Reset All Registers (RAR) and Flop Parity (FLOPPARITY) on Cortex-M55 \"Yamin\" ",
      "products" : [ "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT640", "Cortex-M55", "Cortex-M85" ],
      "date" : 1670517332000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005189:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670517332339797262,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005189/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670517300924,
      "syssize" : 63,
      "sysdate" : 1670517332000,
      "haslayout" : "1",
      "topparent" : "5396259",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396259,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M85" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670517332000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005189/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005189/1-0/?lang=en",
      "modified" : 1670517281000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670517332339797262,
      "uri" : "https://developer.arm.com/documentation/ka005189/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Silicon cost of Reset All Registers (RAR) and Flop Parity (FLOPPARITY) on Cortex-M55 \"Yamin\"",
    "Uri" : "https://developer.arm.com/documentation/ka005189/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005189/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005189/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005189/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Mali-G68 Performance Counters Reference Guide",
    "uri" : "https://developer.arm.com/documentation/102596/0102/en",
    "printableUri" : "https://developer.arm.com/documentation/102596/0102/en",
    "clickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
    "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "GPU activity",
      "uri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "printableUri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "clickUri" : "https://developer.arm.com/documentation/102596/0102/GPU-activity?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "excerpt" : "Figure 1. ... This can cause one or more of the queues to run out of work to process. ... For GPU bound content, it is expected that the GPU queues process work in parallel. ... Figure 3.",
      "firstSentences" : "GPU activity The workloads running on this Mali GPU are coordinated by the Job Manager, the hardware unit that is responsible for scheduling workloads onto the GPU. The Job Manager exposes two ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G68 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Mali-G68 Performance Counters Reference Guide ",
          "document_number" : "102596",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371779",
          "sysurihash" : "uahsWkXDKGRaSeAZ",
          "urihash" : "uahsWkXDKGRaSeAZ",
          "sysuri" : "https://developer.arm.com/documentation/102596/0102/en",
          "systransactionid" : 1005317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371779,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686580000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686617000,
          "permanentid" : "f3a1637448ef581fd1114426f58fe914070fa361ee3a224c5cea8aabc291",
          "syslanguage" : [ "English" ],
          "itemid" : "63579e74c7882d1f2d340f51",
          "transactionid" : 1005317,
          "title" : "Mali-G68 Performance Counters Reference Guide ",
          "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686617000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102596:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686617075117895,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686610394,
          "syssize" : 4444,
          "sysdate" : 1666686617000,
          "haslayout" : "1",
          "topparent" : "5371779",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371779,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686617000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102596/0102/?lang=en",
          "modified" : 1666686580000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686617075117895,
          "uri" : "https://developer.arm.com/documentation/102596/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G68 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "GPU activity ",
        "document_number" : "102596",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371779",
        "sysurihash" : "GByF28jAthhnTu1X",
        "urihash" : "GByF28jAthhnTu1X",
        "sysuri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
        "systransactionid" : 1005317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371779,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686580000,
        "sysconcepts" : "GPU activity ; queues ; workloads ; fragment ; vertex shading ; non-fragment ; CPU ; hardware unit ; counters increment ; Output external ; MaliGPUCyclesGPUActive ; efficiently handling",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371779,
        "parentitem" : "63579e74c7882d1f2d340f51",
        "concepts" : "GPU activity ; queues ; workloads ; fragment ; vertex shading ; non-fragment ; CPU ; hardware unit ; counters increment ; Output external ; MaliGPUCyclesGPUActive ; efficiently handling",
        "documenttype" : "html",
        "isattachment" : "5371779",
        "sysindexeddate" : 1666686617000,
        "permanentid" : "29a8c2f352c49202e41659620779b62699510f8376fa2e464c02896e08ba",
        "syslanguage" : [ "English" ],
        "itemid" : "63579e74c7882d1f2d340f55",
        "transactionid" : 1005317,
        "title" : "GPU activity ",
        "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686617000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102596:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686617009173259,
        "sysisattachment" : "5371779",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371779,
        "size" : 13574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102596/0102/GPU-activity?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686610378,
        "syssize" : 13574,
        "sysdate" : 1666686617000,
        "haslayout" : "1",
        "topparent" : "5371779",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371779,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 454,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686617000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/GPU-activity?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102596/0102/GPU-activity?lang=en",
        "modified" : 1666686580000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686617009173259,
        "uri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
        "syscollection" : "default"
      },
      "Title" : "GPU activity",
      "Uri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "ClickUri" : "https://developer.arm.com/documentation/102596/0102/GPU-activity?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "Excerpt" : "Figure 1. ... This can cause one or more of the queues to run out of work to process. ... For GPU bound content, it is expected that the GPU queues process work in parallel. ... Figure 3.",
      "FirstSentences" : "GPU activity The workloads running on this Mali GPU are coordinated by the Job Manager, the hardware unit that is responsible for scheduling workloads onto the GPU. The Job Manager exposes two ..."
    }, {
      "title" : "Mali-G68 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/63579e74c7882d1f2d340f63",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
      "firstSentences" : "Mali-G68 Performance Counters 1.2 Reference Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102596_0102_en Mali-G68 Performance Counters Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G68 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Mali-G68 Performance Counters Reference Guide ",
          "document_number" : "102596",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371779",
          "sysurihash" : "uahsWkXDKGRaSeAZ",
          "urihash" : "uahsWkXDKGRaSeAZ",
          "sysuri" : "https://developer.arm.com/documentation/102596/0102/en",
          "systransactionid" : 1005317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371779,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686580000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686617000,
          "permanentid" : "f3a1637448ef581fd1114426f58fe914070fa361ee3a224c5cea8aabc291",
          "syslanguage" : [ "English" ],
          "itemid" : "63579e74c7882d1f2d340f51",
          "transactionid" : 1005317,
          "title" : "Mali-G68 Performance Counters Reference Guide ",
          "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686617000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102596:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686617075117895,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686610394,
          "syssize" : 4444,
          "sysdate" : 1666686617000,
          "haslayout" : "1",
          "topparent" : "5371779",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371779,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686617000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102596/0102/?lang=en",
          "modified" : 1666686580000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686617075117895,
          "uri" : "https://developer.arm.com/documentation/102596/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G68 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Mali-G68 Performance Counters Reference Guide ",
        "document_number" : "102596",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371779",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "gaRrKBQZRsrQ1VOh",
        "urihash" : "gaRrKBQZRsrQ1VOh",
        "sysuri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
        "keywords" : "Mali-G68 GPU",
        "systransactionid" : 1005317,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371779,
        "numberofpages" : 50,
        "sysconcepts" : "shader cores ; CPU ; GPU ; functional units ; optimization opportunities ; data paths ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; Arm Limited ; arm ; performance counters ; workloads ; memory traffic",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371779,
        "parentitem" : "63579e74c7882d1f2d340f51",
        "concepts" : "shader cores ; CPU ; GPU ; functional units ; optimization opportunities ; data paths ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; Arm Limited ; arm ; performance counters ; workloads ; memory traffic",
        "documenttype" : "pdf",
        "isattachment" : "5371779",
        "sysindexeddate" : 1666686616000,
        "permanentid" : "242969faaea486966da415c5801a5815331a7788d1d2f6f0965dfc532354",
        "syslanguage" : [ "English" ],
        "itemid" : "63579e74c7882d1f2d340f63",
        "transactionid" : 1005317,
        "title" : "Mali-G68 Performance Counters Reference Guide ",
        "subject" : "This guide explains the performance counters found in the Arm Streamline tool’s profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "date" : 1666686616000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102596:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686616741923267,
        "sysisattachment" : "5371779",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371779,
        "size" : 492798,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/63579e74c7882d1f2d340f63",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686612413,
        "syssubject" : "This guide explains the performance counters found in the Arm Streamline tool’s profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "syssize" : 492798,
        "sysdate" : 1666686616000,
        "topparent" : "5371779",
        "author" : "Arm Ltd.",
        "label_version" : "0102",
        "systopparentid" : 5371779,
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 1467,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686616000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/63579e74c7882d1f2d340f63",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686616741923267,
        "uri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Mali-G68 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/63579e74c7882d1f2d340f63",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "Excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
      "FirstSentences" : "Mali-G68 Performance Counters 1.2 Reference Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102596_0102_en Mali-G68 Performance Counters Reference ..."
    }, {
      "title" : "CPU performance",
      "uri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "printableUri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "clickUri" : "https://developer.arm.com/documentation/102596/0102/CPU-performance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "firstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G68 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Mali-G68 Performance Counters Reference Guide ",
          "document_number" : "102596",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371779",
          "sysurihash" : "uahsWkXDKGRaSeAZ",
          "urihash" : "uahsWkXDKGRaSeAZ",
          "sysuri" : "https://developer.arm.com/documentation/102596/0102/en",
          "systransactionid" : 1005317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371779,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686580000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686617000,
          "permanentid" : "f3a1637448ef581fd1114426f58fe914070fa361ee3a224c5cea8aabc291",
          "syslanguage" : [ "English" ],
          "itemid" : "63579e74c7882d1f2d340f51",
          "transactionid" : 1005317,
          "title" : "Mali-G68 Performance Counters Reference Guide ",
          "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686617000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102596:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686617075117895,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686610394,
          "syssize" : 4444,
          "sysdate" : 1666686617000,
          "haslayout" : "1",
          "topparent" : "5371779",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371779,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686617000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102596/0102/?lang=en",
          "modified" : 1666686580000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686617075117895,
          "uri" : "https://developer.arm.com/documentation/102596/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G68 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CPU performance ",
        "document_number" : "102596",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371779",
        "sysurihash" : "EpfmijbeBpz6rxne",
        "urihash" : "EpfmijbeBpz6rxne",
        "sysuri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
        "systransactionid" : 1005317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371779,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686580000,
        "sysconcepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371779,
        "parentitem" : "63579e74c7882d1f2d340f51",
        "concepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "documenttype" : "html",
        "isattachment" : "5371779",
        "sysindexeddate" : 1666686616000,
        "permanentid" : "f420821cd2d87e0ff78b6203ec5294f49d0e12839b0fa825f0d5368338aa",
        "syslanguage" : [ "English" ],
        "itemid" : "63579e74c7882d1f2d340f54",
        "transactionid" : 1005317,
        "title" : "CPU performance ",
        "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686616000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102596:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686616727901174,
        "sysisattachment" : "5371779",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371779,
        "size" : 1866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102596/0102/CPU-performance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686610394,
        "syssize" : 1866,
        "sysdate" : 1666686616000,
        "haslayout" : "1",
        "topparent" : "5371779",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371779,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686616000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/CPU-performance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102596/0102/CPU-performance?lang=en",
        "modified" : 1666686580000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686616727901174,
        "uri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
        "syscollection" : "default"
      },
      "Title" : "CPU performance",
      "Uri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "ClickUri" : "https://developer.arm.com/documentation/102596/0102/CPU-performance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "Excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "FirstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Mali-G68 Performance Counters Reference Guide ",
      "document_number" : "102596",
      "document_version" : "0102",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5371779",
      "sysurihash" : "uahsWkXDKGRaSeAZ",
      "urihash" : "uahsWkXDKGRaSeAZ",
      "sysuri" : "https://developer.arm.com/documentation/102596/0102/en",
      "systransactionid" : 1005317,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5371779,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666686580000,
      "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
      "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1666686617000,
      "permanentid" : "f3a1637448ef581fd1114426f58fe914070fa361ee3a224c5cea8aabc291",
      "syslanguage" : [ "English" ],
      "itemid" : "63579e74c7882d1f2d340f51",
      "transactionid" : 1005317,
      "title" : "Mali-G68 Performance Counters Reference Guide ",
      "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
      "date" : 1666686617000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102596:0102:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666686617075117895,
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "size" : 4444,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666686610394,
      "syssize" : 4444,
      "sysdate" : 1666686617000,
      "haslayout" : "1",
      "topparent" : "5371779",
      "label_version" : "0102",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5371779,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
      "wordcount" : 300,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "document_revision" : "1.2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666686617000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102596/0102/?lang=en",
      "modified" : 1666686580000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666686617075117895,
      "uri" : "https://developer.arm.com/documentation/102596/0102/en",
      "syscollection" : "default"
    },
    "Title" : "Mali-G68 Performance Counters Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/102596/0102/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en",
    "ClickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
    "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
  }, {
    "title" : "Configure CI commands",
    "uri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-CI-commands",
    "printableUri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-CI-commands",
    "clickUri" : "https://developer.arm.com/documentation/102543/0100/Configure-CI-commands?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en/Configure-CI-commands",
    "excerpt" : "Configure CI commands Here are the continuous integration workflow steps for performance analysis using Arm ... Use a CI tool such as Jenkins, TeamCity, or Buildbot to send the following ...",
    "firstSentences" : "Configure CI commands Here are the continuous integration workflow steps for performance analysis using Arm Mobile Studio. Use a CI tool such as Jenkins, TeamCity, or Buildbot to send the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Integrate Arm Mobile Studio into a CI workflow",
      "uri" : "https://developer.arm.com/documentation/102543/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102543/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Integrate Arm Mobile Studio into a CI workflow Version 1.0 Release information Issue Date Confidentiality Change 0100-01 25 November 2022 Non-Confidential First release This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Integrate Arm Mobile Studio into a CI workflow ",
        "document_number" : "102543",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "4616979",
        "sysurihash" : "SODspñ2IBIevCVJU",
        "urihash" : "SODspñ2IBIevCVJU",
        "sysuri" : "https://developer.arm.com/documentation/102543/0100/en",
        "systransactionid" : 1066075,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669334400000,
        "topparentid" : 4616979,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669392394000,
        "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670341208000,
        "permanentid" : "1a26172388738bb1be08996318d0bed24f8c1c5892508603cb3b9b7ed877",
        "syslanguage" : [ "English" ],
        "itemid" : "6380e80a10394857ebaf343b",
        "transactionid" : 1066075,
        "title" : "Integrate Arm Mobile Studio into a CI workflow ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1670341208000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Graphics Processors",
        "navigationhierarchiestopics" : [ "Profiling" ],
        "document_id" : "102543:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670341208840601129,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 4353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670341205173,
        "syssize" : 4353,
        "sysdate" : 1670341208000,
        "haslayout" : "1",
        "topparent" : "4616979",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4616979,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "Learn how to integrate Arm Mobile Studio into your CI (Continuous Integration) workflow.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670341208000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102543/0100/?lang=en",
        "modified" : 1670341182000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670341208840601129,
        "uri" : "https://developer.arm.com/documentation/102543/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Integrate Arm Mobile Studio into a CI workflow",
      "Uri" : "https://developer.arm.com/documentation/102543/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102543/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Integrate Arm Mobile Studio into a CI workflow Version 1.0 Release information Issue Date Confidentiality Change 0100-01 25 November 2022 Non-Confidential First release This document is protected ..."
    },
    "childResults" : [ {
      "title" : "Configure your device farm",
      "uri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-your-device-farm",
      "printableUri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-your-device-farm",
      "clickUri" : "https://developer.arm.com/documentation/102543/0100/Configure-your-device-farm?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en/Configure-your-device-farm",
      "excerpt" : "Configure your device farm If you have access to a device farm for testing, ensure that you do the following: Install ... Each device must be in developer mode and have USB debugging enabled.",
      "firstSentences" : "Configure your device farm If you have access to a device farm for testing, ensure that you do the following: Install Arm Mobile Studio on the host machine(s) that your devices connect to. Each ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Integrate Arm Mobile Studio into a CI workflow",
        "uri" : "https://developer.arm.com/documentation/102543/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102543/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Integrate Arm Mobile Studio into a CI workflow Version 1.0 Release information Issue Date Confidentiality Change 0100-01 25 November 2022 Non-Confidential First release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Integrate Arm Mobile Studio into a CI workflow ",
          "document_number" : "102543",
          "document_version" : "0100",
          "content_type" : "Tutorial",
          "systopparent" : "4616979",
          "sysurihash" : "SODspñ2IBIevCVJU",
          "urihash" : "SODspñ2IBIevCVJU",
          "sysuri" : "https://developer.arm.com/documentation/102543/0100/en",
          "systransactionid" : 1066075,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1669334400000,
          "topparentid" : 4616979,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669392394000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670341208000,
          "permanentid" : "1a26172388738bb1be08996318d0bed24f8c1c5892508603cb3b9b7ed877",
          "syslanguage" : [ "English" ],
          "itemid" : "6380e80a10394857ebaf343b",
          "transactionid" : 1066075,
          "title" : "Integrate Arm Mobile Studio into a CI workflow ",
          "products" : [ "Arm Mobile Studio" ],
          "date" : 1670341208000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Graphics Processors",
          "navigationhierarchiestopics" : [ "Profiling" ],
          "document_id" : "102543:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670341208840601129,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4353,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670341205173,
          "syssize" : 4353,
          "sysdate" : 1670341208000,
          "haslayout" : "1",
          "topparent" : "4616979",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4616979,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "Learn how to integrate Arm Mobile Studio into your CI (Continuous Integration) workflow.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670341208000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102543/0100/?lang=en",
          "modified" : 1670341182000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670341208840601129,
          "uri" : "https://developer.arm.com/documentation/102543/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Integrate Arm Mobile Studio into a CI workflow",
        "Uri" : "https://developer.arm.com/documentation/102543/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102543/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Integrate Arm Mobile Studio into a CI workflow Version 1.0 Release information Issue Date Confidentiality Change 0100-01 25 November 2022 Non-Confidential First release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configure your device farm ",
        "document_number" : "102543",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "4616979",
        "sysurihash" : "35G5MoyDHMZwUdðT",
        "urihash" : "35G5MoyDHMZwUdðT",
        "sysuri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-your-device-farm",
        "systransactionid" : 1066075,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669334400000,
        "topparentid" : 4616979,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669392394000,
        "sysconcepts" : "host machine ; USB ; Arm Mobile ; testcase ; tier ; database index ; JSON format ; performance targets ; mass-market mid-range ; high-end smartphones ; activity counters ; detailed instructions ; interceptor library ; running Android ; debugging enabled ; developer mode",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "attachmentparentid" : 4616979,
        "parentitem" : "6380e80a10394857ebaf343b",
        "concepts" : "host machine ; USB ; Arm Mobile ; testcase ; tier ; database index ; JSON format ; performance targets ; mass-market mid-range ; high-end smartphones ; activity counters ; detailed instructions ; interceptor library ; running Android ; debugging enabled ; developer mode",
        "documenttype" : "html",
        "isattachment" : "4616979",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670341209000,
        "permanentid" : "2cd5f00d6a8b8e0378846a02ca06acd7d5d991d95f75f70b16c1c8850cbd",
        "syslanguage" : [ "English" ],
        "itemid" : "6380e80a10394857ebaf343e",
        "transactionid" : 1066075,
        "title" : "Configure your device farm ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1670341209000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Graphics Processors",
        "navigationhierarchiestopics" : [ "Profiling" ],
        "document_id" : "102543:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670341209273582916,
        "sysisattachment" : "4616979",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4616979,
        "size" : 1496,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102543/0100/Configure-your-device-farm?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670341205173,
        "syssize" : 1496,
        "sysdate" : 1670341209000,
        "haslayout" : "1",
        "topparent" : "4616979",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4616979,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "Learn how to integrate Arm Mobile Studio into your CI (Continuous Integration) workflow.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670341209000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102543/0100/Configure-your-device-farm?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102543/0100/Configure-your-device-farm?lang=en",
        "modified" : 1670341182000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670341209273582916,
        "uri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-your-device-farm",
        "syscollection" : "default"
      },
      "Title" : "Configure your device farm",
      "Uri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-your-device-farm",
      "PrintableUri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-your-device-farm",
      "ClickUri" : "https://developer.arm.com/documentation/102543/0100/Configure-your-device-farm?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en/Configure-your-device-farm",
      "Excerpt" : "Configure your device farm If you have access to a device farm for testing, ensure that you do the following: Install ... Each device must be in developer mode and have USB debugging enabled.",
      "FirstSentences" : "Configure your device farm If you have access to a device farm for testing, ensure that you do the following: Install Arm Mobile Studio on the host machine(s) that your devices connect to. Each ..."
    }, {
      "title" : "Create a dashboard",
      "uri" : "https://developer.arm.com/documentation/102543/0100/en/Create-a-dashboard",
      "printableUri" : "https://developer.arm.com/documentation/102543/0100/en/Create-a-dashboard",
      "clickUri" : "https://developer.arm.com/documentation/102543/0100/Create-a-dashboard?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en/Create-a-dashboard",
      "excerpt" : "Figure 1. ... You could show today\\u2019s date, the last 7 days, or any date range that makes sense to your team. ... Figure 2. ... Create a dashboard 07ede5fArm Mobile Studio",
      "firstSentences" : "Create a dashboard Decide which metrics your team needs to monitor over time. If you have organised the devices in your device farm into performance tiers, you can set performance targets and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Integrate Arm Mobile Studio into a CI workflow",
        "uri" : "https://developer.arm.com/documentation/102543/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102543/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Integrate Arm Mobile Studio into a CI workflow Version 1.0 Release information Issue Date Confidentiality Change 0100-01 25 November 2022 Non-Confidential First release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Integrate Arm Mobile Studio into a CI workflow ",
          "document_number" : "102543",
          "document_version" : "0100",
          "content_type" : "Tutorial",
          "systopparent" : "4616979",
          "sysurihash" : "SODspñ2IBIevCVJU",
          "urihash" : "SODspñ2IBIevCVJU",
          "sysuri" : "https://developer.arm.com/documentation/102543/0100/en",
          "systransactionid" : 1066075,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1669334400000,
          "topparentid" : 4616979,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669392394000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670341208000,
          "permanentid" : "1a26172388738bb1be08996318d0bed24f8c1c5892508603cb3b9b7ed877",
          "syslanguage" : [ "English" ],
          "itemid" : "6380e80a10394857ebaf343b",
          "transactionid" : 1066075,
          "title" : "Integrate Arm Mobile Studio into a CI workflow ",
          "products" : [ "Arm Mobile Studio" ],
          "date" : 1670341208000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Graphics Processors",
          "navigationhierarchiestopics" : [ "Profiling" ],
          "document_id" : "102543:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670341208840601129,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4353,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670341205173,
          "syssize" : 4353,
          "sysdate" : 1670341208000,
          "haslayout" : "1",
          "topparent" : "4616979",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4616979,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "Learn how to integrate Arm Mobile Studio into your CI (Continuous Integration) workflow.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670341208000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102543/0100/?lang=en",
          "modified" : 1670341182000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670341208840601129,
          "uri" : "https://developer.arm.com/documentation/102543/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Integrate Arm Mobile Studio into a CI workflow",
        "Uri" : "https://developer.arm.com/documentation/102543/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102543/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Integrate Arm Mobile Studio into a CI workflow Version 1.0 Release information Issue Date Confidentiality Change 0100-01 25 November 2022 Non-Confidential First release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Create a dashboard ",
        "document_number" : "102543",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "4616979",
        "sysurihash" : "C2VUeZn4Z9DnOjkP",
        "urihash" : "C2VUeZn4Z9DnOjkP",
        "sysuri" : "https://developer.arm.com/documentation/102543/0100/en/Create-a-dashboard",
        "systransactionid" : 1066075,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669334400000,
        "topparentid" : 4616979,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669392394000,
        "sysconcepts" : "tiers ; u2019ve used ; charts ; targets ; separate ; budgeting ; frame ; GPU ; averageFrameRateFps ; allCapture ; frequency achievable ; Arm Mobile Studio ; gpuCycles ; Alternatively ; dashboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "attachmentparentid" : 4616979,
        "parentitem" : "6380e80a10394857ebaf343b",
        "concepts" : "tiers ; u2019ve used ; charts ; targets ; separate ; budgeting ; frame ; GPU ; averageFrameRateFps ; allCapture ; frequency achievable ; Arm Mobile Studio ; gpuCycles ; Alternatively ; dashboard",
        "documenttype" : "html",
        "isattachment" : "4616979",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670341209000,
        "permanentid" : "7f84e8264f96daa945141af391415b0a9618887c246724825e3f4a5de79d",
        "syslanguage" : [ "English" ],
        "itemid" : "6380e80a10394857ebaf3442",
        "transactionid" : 1066075,
        "title" : "Create a dashboard ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1670341209000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Graphics Processors",
        "navigationhierarchiestopics" : [ "Profiling" ],
        "document_id" : "102543:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670341209171600174,
        "sysisattachment" : "4616979",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4616979,
        "size" : 2096,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102543/0100/Create-a-dashboard?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670341205173,
        "syssize" : 2096,
        "sysdate" : 1670341209000,
        "haslayout" : "1",
        "topparent" : "4616979",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4616979,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "Learn how to integrate Arm Mobile Studio into your CI (Continuous Integration) workflow.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670341209000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102543/0100/Create-a-dashboard?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102543/0100/Create-a-dashboard?lang=en",
        "modified" : 1670341182000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670341209171600174,
        "uri" : "https://developer.arm.com/documentation/102543/0100/en/Create-a-dashboard",
        "syscollection" : "default"
      },
      "Title" : "Create a dashboard",
      "Uri" : "https://developer.arm.com/documentation/102543/0100/en/Create-a-dashboard",
      "PrintableUri" : "https://developer.arm.com/documentation/102543/0100/en/Create-a-dashboard",
      "ClickUri" : "https://developer.arm.com/documentation/102543/0100/Create-a-dashboard?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en/Create-a-dashboard",
      "Excerpt" : "Figure 1. ... You could show today\\u2019s date, the last 7 days, or any date range that makes sense to your team. ... Figure 2. ... Create a dashboard 07ede5fArm Mobile Studio",
      "FirstSentences" : "Create a dashboard Decide which metrics your team needs to monitor over time. If you have organised the devices in your device farm into performance tiers, you can set performance targets and ..."
    }, {
      "title" : "Export a configuration file",
      "uri" : "https://developer.arm.com/documentation/102543/0100/en/Export-a-configuration-file",
      "printableUri" : "https://developer.arm.com/documentation/102543/0100/en/Export-a-configuration-file",
      "clickUri" : "https://developer.arm.com/documentation/102543/0100/Export-a-configuration-file?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en/Export-a-configuration-file",
      "excerpt" : "Export a configuration file To generate performance data headlessly as part of your CI workflow, you ... As a one-off setup task, you will need to create a configuration file for each device ...",
      "firstSentences" : "Export a configuration file To generate performance data headlessly as part of your CI workflow, you need to generate a counter configuration file for each device, that defines which CPU and GPU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Integrate Arm Mobile Studio into a CI workflow",
        "uri" : "https://developer.arm.com/documentation/102543/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102543/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Integrate Arm Mobile Studio into a CI workflow Version 1.0 Release information Issue Date Confidentiality Change 0100-01 25 November 2022 Non-Confidential First release This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Integrate Arm Mobile Studio into a CI workflow ",
          "document_number" : "102543",
          "document_version" : "0100",
          "content_type" : "Tutorial",
          "systopparent" : "4616979",
          "sysurihash" : "SODspñ2IBIevCVJU",
          "urihash" : "SODspñ2IBIevCVJU",
          "sysuri" : "https://developer.arm.com/documentation/102543/0100/en",
          "systransactionid" : 1066075,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1669334400000,
          "topparentid" : 4616979,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669392394000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670341208000,
          "permanentid" : "1a26172388738bb1be08996318d0bed24f8c1c5892508603cb3b9b7ed877",
          "syslanguage" : [ "English" ],
          "itemid" : "6380e80a10394857ebaf343b",
          "transactionid" : 1066075,
          "title" : "Integrate Arm Mobile Studio into a CI workflow ",
          "products" : [ "Arm Mobile Studio" ],
          "date" : 1670341208000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Graphics Processors",
          "navigationhierarchiestopics" : [ "Profiling" ],
          "document_id" : "102543:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670341208840601129,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4353,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670341205173,
          "syssize" : 4353,
          "sysdate" : 1670341208000,
          "haslayout" : "1",
          "topparent" : "4616979",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4616979,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "Learn how to integrate Arm Mobile Studio into your CI (Continuous Integration) workflow.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670341208000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102543/0100/?lang=en",
          "modified" : 1670341182000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670341208840601129,
          "uri" : "https://developer.arm.com/documentation/102543/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Integrate Arm Mobile Studio into a CI workflow",
        "Uri" : "https://developer.arm.com/documentation/102543/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102543/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102543/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Integrate Arm Mobile Studio into a CI workflow Version 1.0 Release information Issue Date Confidentiality Change 0100-01 25 November 2022 Non-Confidential First release This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Export a configuration file ",
        "document_number" : "102543",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "4616979",
        "sysurihash" : "5QOOHPcR5EHKXndg",
        "urihash" : "5QOOHPcR5EHKXndg",
        "sysuri" : "https://developer.arm.com/documentation/102543/0100/en/Export-a-configuration-file",
        "systransactionid" : 1066075,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669334400000,
        "topparentid" : 4616979,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669392394000,
        "sysconcepts" : "configuration ; templates ; capture ; CI ; connection script ; own custom ; setup task ; GPU activity",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "attachmentparentid" : 4616979,
        "parentitem" : "6380e80a10394857ebaf343b",
        "concepts" : "configuration ; templates ; capture ; CI ; connection script ; own custom ; setup task ; GPU activity",
        "documenttype" : "html",
        "isattachment" : "4616979",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670341209000,
        "permanentid" : "2d34777e413c3856b4c72e853b930cf5a5ba2cc97d652cfd542ad8d11d15",
        "syslanguage" : [ "English" ],
        "itemid" : "6380e80a10394857ebaf343f",
        "transactionid" : 1066075,
        "title" : "Export a configuration file ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1670341209000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Graphics Processors",
        "navigationhierarchiestopics" : [ "Profiling" ],
        "document_id" : "102543:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670341209127462646,
        "sysisattachment" : "4616979",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4616979,
        "size" : 956,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102543/0100/Export-a-configuration-file?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670341205173,
        "syssize" : 956,
        "sysdate" : 1670341209000,
        "haslayout" : "1",
        "topparent" : "4616979",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4616979,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "Learn how to integrate Arm Mobile Studio into your CI (Continuous Integration) workflow.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670341209000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102543/0100/Export-a-configuration-file?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102543/0100/Export-a-configuration-file?lang=en",
        "modified" : 1670341182000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670341209127462646,
        "uri" : "https://developer.arm.com/documentation/102543/0100/en/Export-a-configuration-file",
        "syscollection" : "default"
      },
      "Title" : "Export a configuration file",
      "Uri" : "https://developer.arm.com/documentation/102543/0100/en/Export-a-configuration-file",
      "PrintableUri" : "https://developer.arm.com/documentation/102543/0100/en/Export-a-configuration-file",
      "ClickUri" : "https://developer.arm.com/documentation/102543/0100/Export-a-configuration-file?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en/Export-a-configuration-file",
      "Excerpt" : "Export a configuration file To generate performance data headlessly as part of your CI workflow, you ... As a one-off setup task, you will need to create a configuration file for each device ...",
      "FirstSentences" : "Export a configuration file To generate performance data headlessly as part of your CI workflow, you need to generate a counter configuration file for each device, that defines which CPU and GPU ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Configure CI commands ",
      "document_number" : "102543",
      "document_version" : "0100",
      "content_type" : "Tutorial",
      "systopparent" : "4616979",
      "sysurihash" : "aBifenYfrMdXY2ZG",
      "urihash" : "aBifenYfrMdXY2ZG",
      "sysuri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-CI-commands",
      "systransactionid" : 1066075,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1669334400000,
      "topparentid" : 4616979,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1669392394000,
      "sysconcepts" : "capture ; headless ; script ; instructions ; APK ; wait period ; user guide ; command-line options ; Elasticsearch ; overwrite ; filename ; format first ; ELK stack ; chosen database ; Content-Type ; indexname",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
      "attachmentparentid" : 4616979,
      "parentitem" : "6380e80a10394857ebaf343b",
      "concepts" : "capture ; headless ; script ; instructions ; APK ; wait period ; user guide ; command-line options ; Elasticsearch ; overwrite ; filename ; format first ; ELK stack ; chosen database ; Content-Type ; indexname",
      "documenttype" : "html",
      "isattachment" : "4616979",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1670341209000,
      "permanentid" : "5e93c454f91094d349b76fed4fce0cd785a1f4fcc4bc99bbbd338cf8f1cd",
      "syslanguage" : [ "English" ],
      "itemid" : "6380e80a10394857ebaf3440",
      "transactionid" : 1066075,
      "title" : "Configure CI commands ",
      "products" : [ "Arm Mobile Studio" ],
      "date" : 1670341209000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Graphics Processors",
      "navigationhierarchiestopics" : [ "Profiling" ],
      "document_id" : "102543:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670341209314988187,
      "sysisattachment" : "4616979",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 4616979,
      "size" : 2687,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102543/0100/Configure-CI-commands?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670341205173,
      "syssize" : 2687,
      "sysdate" : 1670341209000,
      "haslayout" : "1",
      "topparent" : "4616979",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4616979,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "Learn how to integrate Arm Mobile Studio into your CI (Continuous Integration) workflow.",
      "wordcount" : 198,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
      "document_revision" : "0100-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670341209000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102543/0100/Configure-CI-commands?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102543/0100/Configure-CI-commands?lang=en",
      "modified" : 1670341182000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670341209314988187,
      "uri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-CI-commands",
      "syscollection" : "default"
    },
    "Title" : "Configure CI commands",
    "Uri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-CI-commands",
    "PrintableUri" : "https://developer.arm.com/documentation/102543/0100/en/Configure-CI-commands",
    "ClickUri" : "https://developer.arm.com/documentation/102543/0100/Configure-CI-commands?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102543/0100/en/Configure-CI-commands",
    "Excerpt" : "Configure CI commands Here are the continuous integration workflow steps for performance analysis using Arm ... Use a CI tool such as Jenkins, TeamCity, or Buildbot to send the following ...",
    "FirstSentences" : "Configure CI commands Here are the continuous integration workflow steps for performance analysis using Arm Mobile Studio. Use a CI tool such as Jenkins, TeamCity, or Buildbot to send the ..."
  }, {
    "title" : "Do Mali GPUs support EGL_EXT_yuv_surface?",
    "uri" : "https://developer.arm.com/documentation/ka005408/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005408/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005408/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005408/1-0/en",
    "excerpt" : "Article ID: KA005408 Applies To: Mali-G310 GPU, Mali-G510 GPU, Mali-G710, Mali-G78AE GPU, Valhall Android, Valhall Linux Confidentiality: ... Do Mali GPUs support this extension? ... KBA",
    "firstSentences" : "Article ID: KA005408 Applies To: Mali-G310 GPU, Mali-G510 GPU, Mali-G710, Mali-G78AE GPU, Valhall Android, Valhall Linux Confidentiality: Customer Non-confidential Summary Some users wish to ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Do Mali GPUs support EGL_EXT_yuv_surface? ",
      "document_number" : "ka005408",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396287",
      "sysurihash" : "cTñnbYGyYðhCBG4t",
      "urihash" : "cTñnbYGyYðhCBG4t",
      "sysuri" : "https://developer.arm.com/documentation/ka005408/1-0/en",
      "systransactionid" : 1070256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670566344000,
      "topparentid" : 5396287,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670566459000,
      "sysconcepts" : "extensions EGL ; yuv ; surfaces ; EGLconfigs ; Linux ; Android ; platforms ; queries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f8ff237e4e09d0d3cd23", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f8ff237e4e09d0d3cd23", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba134cd74e712c4497252", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1358e527a03a85ed25c", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3087d1ce214ec8dc9b9" ],
      "concepts" : "extensions EGL ; yuv ; surfaces ; EGLconfigs ; Linux ; Android ; platforms ; queries",
      "documenttype" : "html",
      "sysindexeddate" : 1670566477000,
      "permanentid" : "5f5ccfd21c19fbcd58c1f3cf3820863c188ed1c0e71e3575ce7d565cd323",
      "syslanguage" : [ "English" ],
      "itemid" : "6392d23b826c281d4c73dae0",
      "transactionid" : 1070256,
      "title" : "Do Mali GPUs support EGL_EXT_yuv_surface? ",
      "products" : [ "Mali-G310", "Mali-G310 GPU", "Mali-G510", "Mali-G510 GPU", "Mali-G710", "Mali-G710 GPU", "Mali-G78AE GPU", "VX501X08X-PRU", "VX504X08X-TRM-SUP", "VX9180020", "VX9190001", "VX9200006" ],
      "date" : 1670566477000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005408:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670566477080107098,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1319,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005408/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670566474945,
      "syssize" : 1319,
      "sysdate" : 1670566477000,
      "haslayout" : "1",
      "topparent" : "5396287",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396287,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Android", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670566477000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005408/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005408/1-0/?lang=en",
      "modified" : 1670566459000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670566477080107098,
      "uri" : "https://developer.arm.com/documentation/ka005408/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Do Mali GPUs support EGL_EXT_yuv_surface?",
    "Uri" : "https://developer.arm.com/documentation/ka005408/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005408/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005408/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005408/1-0/en",
    "Excerpt" : "Article ID: KA005408 Applies To: Mali-G310 GPU, Mali-G510 GPU, Mali-G710, Mali-G78AE GPU, Valhall Android, Valhall Linux Confidentiality: ... Do Mali GPUs support this extension? ... KBA",
    "FirstSentences" : "Article ID: KA005408 Applies To: Mali-G310 GPU, Mali-G510 GPU, Mali-G710, Mali-G78AE GPU, Valhall Android, Valhall Linux Confidentiality: Customer Non-confidential Summary Some users wish to ..."
  }, {
    "title" : "Arm Paravirtualized Time for Arm-based Systems",
    "uri" : "https://developer.arm.com/documentation/den0057/ab/en/pdf/DEN0057A_b_Paravirtualized_Time_for_Arm_based_Systems_v1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0057/ab/en/pdf/DEN0057A_b_Paravirtualized_Time_for_Arm_based_Systems_v1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a71a4cb334256d9ea8b4fd",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0057/ab/en/pdf/DEN0057A_b_Paravirtualized_Time_for_Arm_based_Systems_v1_0.pdf",
    "excerpt" : "Page 3 of 12 ... Confidentiality ... Version 1.0, first external release ... Table R.1. Change history ... Version 1.0 Issue A.b. Clairfy the definition of Stolen time in Section ... 3.1.",
    "firstSentences" : "Arm® Paravirtualized Time for Arm-based Systems Platform Design Document Copyright © 2019 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0057A.b Non-Confidential",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Paravirtualized Time for Arm-based Systems",
      "uri" : "https://developer.arm.com/documentation/den0057/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/den0057/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/den0057/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0057/ab/en",
      "excerpt" : "Arm Paravirtualized Time for Arm-based Systems Platform Design Document This document is only available ... Click Download to view. Arm Paravirtualized Time for Arm-based Systems Armv8-A",
      "firstSentences" : "Arm Paravirtualized Time for Arm-based Systems Platform Design Document This document is only available in a PDF version. Click Download to view. Arm Paravirtualized Time for Arm-based Systems ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Paravirtualized Time for Arm-based Systems ",
        "document_number" : "den0057",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "5278897",
        "sysurihash" : "VTAkLXf2gZXXTñjT",
        "urihash" : "VTAkLXf2gZXXTñjT",
        "sysuri" : "https://developer.arm.com/documentation/den0057/ab/en",
        "systransactionid" : 902424,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5278897,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655118412000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655118433000,
        "permanentid" : "96a414c731b523536c55f66162c94dd1fdb1965ee23ad6a618ad8acf18d1",
        "syslanguage" : [ "English" ],
        "itemid" : "62a71a4cb334256d9ea8b4fb",
        "transactionid" : 902424,
        "title" : "Arm Paravirtualized Time for Arm-based Systems ",
        "products" : [ "Armv8-A" ],
        "date" : 1655118433000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Virtualization" ],
        "document_id" : "den0057:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655118433518887595,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0057/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655118423417,
        "syssize" : 200,
        "sysdate" : 1655118433000,
        "haslayout" : "1",
        "topparent" : "5278897",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5278897,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes a standard interface for paravirtualized time in Arm based Systems. The interface includes support for tracking stolen time.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655118433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0057/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0057/ab/?lang=en",
        "modified" : 1655118412000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655118433518887595,
        "uri" : "https://developer.arm.com/documentation/den0057/ab/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Paravirtualized Time for Arm-based Systems",
      "Uri" : "https://developer.arm.com/documentation/den0057/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0057/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0057/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0057/ab/en",
      "Excerpt" : "Arm Paravirtualized Time for Arm-based Systems Platform Design Document This document is only available ... Click Download to view. Arm Paravirtualized Time for Arm-based Systems Armv8-A",
      "FirstSentences" : "Arm Paravirtualized Time for Arm-based Systems Platform Design Document This document is only available in a PDF version. Click Download to view. Arm Paravirtualized Time for Arm-based Systems ..."
    },
    "childResults" : [ {
      "title" : "Arm Paravirtualized Time for Arm-based Systems",
      "uri" : "https://developer.arm.com/documentation/den0057/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/den0057/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/den0057/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0057/ab/en",
      "excerpt" : "Arm Paravirtualized Time for Arm-based Systems Platform Design Document This document is only available ... Click Download to view. Arm Paravirtualized Time for Arm-based Systems Armv8-A",
      "firstSentences" : "Arm Paravirtualized Time for Arm-based Systems Platform Design Document This document is only available in a PDF version. Click Download to view. Arm Paravirtualized Time for Arm-based Systems ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Paravirtualized Time for Arm-based Systems ",
        "document_number" : "den0057",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "5278897",
        "sysurihash" : "VTAkLXf2gZXXTñjT",
        "urihash" : "VTAkLXf2gZXXTñjT",
        "sysuri" : "https://developer.arm.com/documentation/den0057/ab/en",
        "systransactionid" : 902424,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5278897,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655118412000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655118433000,
        "permanentid" : "96a414c731b523536c55f66162c94dd1fdb1965ee23ad6a618ad8acf18d1",
        "syslanguage" : [ "English" ],
        "itemid" : "62a71a4cb334256d9ea8b4fb",
        "transactionid" : 902424,
        "title" : "Arm Paravirtualized Time for Arm-based Systems ",
        "products" : [ "Armv8-A" ],
        "date" : 1655118433000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Virtualization" ],
        "document_id" : "den0057:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655118433518887595,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0057/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655118423417,
        "syssize" : 200,
        "sysdate" : 1655118433000,
        "haslayout" : "1",
        "topparent" : "5278897",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5278897,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes a standard interface for paravirtualized time in Arm based Systems. The interface includes support for tracking stolen time.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655118433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0057/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0057/ab/?lang=en",
        "modified" : 1655118412000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655118433518887595,
        "uri" : "https://developer.arm.com/documentation/den0057/ab/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Paravirtualized Time for Arm-based Systems",
      "Uri" : "https://developer.arm.com/documentation/den0057/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0057/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0057/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0057/ab/en",
      "Excerpt" : "Arm Paravirtualized Time for Arm-based Systems Platform Design Document This document is only available ... Click Download to view. Arm Paravirtualized Time for Arm-based Systems Armv8-A",
      "FirstSentences" : "Arm Paravirtualized Time for Arm-based Systems Platform Design Document This document is only available in a PDF version. Click Download to view. Arm Paravirtualized Time for Arm-based Systems ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Paravirtualized Time for Arm-based Systems ",
      "document_number" : "den0057",
      "document_version" : "ab",
      "content_type" : "Architecture Document",
      "systopparent" : "5278897",
      "sysauthor" : "Souvik.Chakravarty@arm.com",
      "sysurihash" : "qa46c0hU8XHXañh9",
      "urihash" : "qa46c0hU8XHXañh9",
      "sysuri" : "https://developer.arm.com/documentation/den0057/ab/en/pdf/DEN0057A_b_Paravirtualized_Time_for_Arm_based_Systems_v1_0.pdf",
      "systransactionid" : 902424,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5278897,
      "numberofpages" : 12,
      "sysconcepts" : "memory region ; hypervisor ; virtual machines ; operating systems ; arm ; documentation ; licences ; intellectual property ; Execution state ; timer capabilities ; subsidiaries ; single-copy atomicity ; instructions ; English Law ; termination ; nanoseconds",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5278897,
      "parentitem" : "62a71a4cb334256d9ea8b4fb",
      "concepts" : "memory region ; hypervisor ; virtual machines ; operating systems ; arm ; documentation ; licences ; intellectual property ; Execution state ; timer capabilities ; subsidiaries ; single-copy atomicity ; instructions ; English Law ; termination ; nanoseconds",
      "documenttype" : "pdf",
      "isattachment" : "5278897",
      "sysindexeddate" : 1655118433000,
      "permanentid" : "a9723acb0427ebcdcc4baf8248ec957d626b0070ad1cc78557e761c0ca75",
      "syslanguage" : [ "English" ],
      "itemid" : "62a71a4cb334256d9ea8b4fd",
      "transactionid" : 902424,
      "title" : "Arm Paravirtualized Time for Arm-based Systems ",
      "date" : 1655118433000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0057:ab:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655118433710232677,
      "sysisattachment" : "5278897",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5278897,
      "size" : 273642,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a71a4cb334256d9ea8b4fd",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655118424634,
      "syssize" : 273642,
      "sysdate" : 1655118433000,
      "topparent" : "5278897",
      "author" : "Souvik.Chakravarty@arm.com",
      "label_version" : "A.b",
      "systopparentid" : 5278897,
      "content_description" : "This document describes a standard interface for paravirtualized time in Arm based Systems. The interface includes support for tracking stolen time.",
      "wordcount" : 670,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655118433000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a71a4cb334256d9ea8b4fd",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655118433710232677,
      "uri" : "https://developer.arm.com/documentation/den0057/ab/en/pdf/DEN0057A_b_Paravirtualized_Time_for_Arm_based_Systems_v1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Paravirtualized Time for Arm-based Systems",
    "Uri" : "https://developer.arm.com/documentation/den0057/ab/en/pdf/DEN0057A_b_Paravirtualized_Time_for_Arm_based_Systems_v1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0057/ab/en/pdf/DEN0057A_b_Paravirtualized_Time_for_Arm_based_Systems_v1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a71a4cb334256d9ea8b4fd",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0057/ab/en/pdf/DEN0057A_b_Paravirtualized_Time_for_Arm_based_Systems_v1_0.pdf",
    "Excerpt" : "Page 3 of 12 ... Confidentiality ... Version 1.0, first external release ... Table R.1. Change history ... Version 1.0 Issue A.b. Clairfy the definition of Stolen time in Section ... 3.1.",
    "FirstSentences" : "Arm® Paravirtualized Time for Arm-based Systems Platform Design Document Copyright © 2019 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0057A.b Non-Confidential"
  }, {
    "title" : "Transactional Memory Extension (TME), for Armv9-A",
    "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "excerpt" : "All rights reserved. ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 version 21.0 ... DDI0617 ... A.a ... iii",
    "firstSentences" : "Document number Document version Document conﬁdentiality DDI0617 A.a Non-conﬁdential Arm® Architecture Reference Manual Supplement, Transactional Memory Extension (TME), for A-proﬁle architecture",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Transactional Memory Extension (TME), for Armv9-A",
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
        "document_number" : "ddi0617",
        "document_version" : "aa",
        "content_type" : "Architecture Document",
        "systopparent" : "5320580",
        "sysurihash" : "fQEfM7Xpfe7jU2Aw",
        "urihash" : "fQEfM7Xpfe7jU2Aw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "systransactionid" : 944637,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660898763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660898805000,
        "permanentid" : "534d35d82203af2e710ca8493997d4959f953471d2389436b3b9b7d216a6",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4dcbc3b04f2bd53e21d3",
        "transactionid" : 944637,
        "title" : "Transactional Memory Extension (TME), for Armv9-A ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660898805000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Arm Assembly Language", "Arm Architecture System Registers", "Application Processors", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "ddi0617:aa:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660898805374965921,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660898771695,
        "syssize" : 222,
        "sysdate" : 1660898805000,
        "haslayout" : "1",
        "topparent" : "5320580",
        "label_version" : "A.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320580,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660898805000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0617/aa/?lang=en",
        "modified" : 1660898763000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660898805374965921,
        "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "syscollection" : "default"
      },
      "Title" : "Transactional Memory Extension (TME), for Armv9-A",
      "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "Excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ..."
    },
    "childResults" : [ {
      "title" : "Transactional Memory Extension (TME), for Armv9-A",
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
        "document_number" : "ddi0617",
        "document_version" : "aa",
        "content_type" : "Architecture Document",
        "systopparent" : "5320580",
        "sysurihash" : "fQEfM7Xpfe7jU2Aw",
        "urihash" : "fQEfM7Xpfe7jU2Aw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "systransactionid" : 944637,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660898763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660898805000,
        "permanentid" : "534d35d82203af2e710ca8493997d4959f953471d2389436b3b9b7d216a6",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4dcbc3b04f2bd53e21d3",
        "transactionid" : 944637,
        "title" : "Transactional Memory Extension (TME), for Armv9-A ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660898805000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Arm Assembly Language", "Arm Architecture System Registers", "Application Processors", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "ddi0617:aa:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660898805374965921,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660898771695,
        "syssize" : 222,
        "sysdate" : 1660898805000,
        "haslayout" : "1",
        "topparent" : "5320580",
        "label_version" : "A.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320580,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660898805000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0617/aa/?lang=en",
        "modified" : 1660898763000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660898805374965921,
        "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "syscollection" : "default"
      },
      "Title" : "Transactional Memory Extension (TME), for Armv9-A",
      "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "Excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
      "document_number" : "ddi0617",
      "document_version" : "aa",
      "content_type" : "Architecture Document",
      "systopparent" : "5320580",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "U3fC4Y4aðs1uoeQd",
      "urihash" : "U3fC4Y4aðs1uoeQd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
      "keywords" : "\"Armv8, Armv9, Cortex-A50, Cortex-A70, Cortex-A53, Cortex-A57, Cortes-A72, NEON, SecurCore, TrustZone\"",
      "systransactionid" : 944637,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660867200000,
      "topparentid" : 5320580,
      "numberofpages" : 82,
      "sysconcepts" : "implementations ; observers ; instructions ; PE ; TSTART instructions ; reservation granules ; transaction ; causes ; execution ; Arm Limited ; translation ; architecturally unknown ; memory accesses ; monospace font ; signals ; arm",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5320580,
      "parentitem" : "62ff4dcbc3b04f2bd53e21d3",
      "concepts" : "implementations ; observers ; instructions ; PE ; TSTART instructions ; reservation granules ; transaction ; causes ; execution ; Arm Limited ; translation ; architecturally unknown ; memory accesses ; monospace font ; signals ; arm",
      "documenttype" : "pdf",
      "isattachment" : "5320580",
      "sysindexeddate" : 1660898805000,
      "permanentid" : "42814a7fa4f8b41844f5a7ec197606c029ec06a8e87d1d3cc047b04f057c",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff4dcbc3b04f2bd53e21d5",
      "transactionid" : 944637,
      "title" : "Transactional Memory Extension (TME), for Armv9-A ",
      "date" : 1660898805000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0617:aa:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1660898805730231264,
      "sysisattachment" : "5320580",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320580,
      "size" : 331653,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660898773758,
      "syssize" : 331653,
      "sysdate" : 1660898805000,
      "topparent" : "5320580",
      "author" : "Arm Limited",
      "label_version" : "A.a",
      "systopparentid" : 5320580,
      "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
      "wordcount" : 1950,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660898805000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660898805730231264,
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "Transactional Memory Extension (TME), for Armv9-A",
    "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "Excerpt" : "All rights reserved. ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 version 21.0 ... DDI0617 ... A.a ... iii",
    "FirstSentences" : "Document number Document version Document conﬁdentiality DDI0617 A.a Non-conﬁdential Arm® Architecture Reference Manual Supplement, Transactional Memory Extension (TME), for A-proﬁle architecture"
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "excerpt" : "as of 5 August 2022 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved.",
    "firstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue I.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102105_I. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ia-00",
        "content_type" : "Architecture Document",
        "systopparent" : "5320578",
        "sysurihash" : "gg9GyA6dñ4xfbZiñ",
        "urihash" : "gg9GyA6dñ4xfbZiñ",
        "sysuri" : "https://developer.arm.com/documentation/102105/ia-00/en",
        "systransactionid" : 984331,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320578,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660897576000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665303743000,
        "permanentid" : "9ee34085befb74ae5c5bddc3f4d397ddb0773e60032a86c154356c631779",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4928e95b0a633aff8a6a",
        "transactionid" : 984331,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1665303743000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ia-00:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1665303743276213643,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665303737066,
        "syssize" : 257,
        "sysdate" : 1665303743000,
        "haslayout" : "1",
        "topparent" : "5320578",
        "label_version" : "I.a-00",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320578,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue I.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665303743000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ia-00/?lang=en",
        "modified" : 1660897576000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665303743276213643,
        "uri" : "https://developer.arm.com/documentation/102105/ia-00/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ia-00",
      "content_type" : "Architecture Document",
      "systopparent" : "5320578",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "4ñPIMQhMR8f0Nv02",
      "urihash" : "4ñPIMQhMR8f0Nv02",
      "sysuri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 944632,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660867200000,
      "topparentid" : 5320578,
      "numberofpages" : 31,
      "sysconcepts" : "subsections ; registers ; architecturally UNKNOWN ; equivalent changes ; instructions ; documentation ; arm ; W1C fields ; maintenance instructions ; system failure ; prefetch ; reading ; accessibility pseudocode ; third party ; confidentiality ; conventions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5320578,
      "parentitem" : "62ff4928e95b0a633aff8a6a",
      "concepts" : "subsections ; registers ; architecturally UNKNOWN ; equivalent changes ; instructions ; documentation ; arm ; W1C fields ; maintenance instructions ; system failure ; prefetch ; reading ; accessibility pseudocode ; third party ; confidentiality ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "5320578",
      "sysindexeddate" : 1660897630000,
      "permanentid" : "c3094983732cae29ac9cf7b09e791ce86afd5274391de474207c66a827d7",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff4928e95b0a633aff8a6c",
      "transactionid" : 944632,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1660897630000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ia-00:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660897630252873638,
      "sysisattachment" : "5320578",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320578,
      "size" : 320570,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660897587757,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 320570,
      "sysdate" : 1660897630000,
      "topparent" : "5320578",
      "author" : "Arm Ltd.",
      "label_version" : "I.a-00",
      "systopparentid" : 5320578,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue I.a.",
      "wordcount" : 1332,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660897630000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660897630252873638,
      "uri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "Excerpt" : "as of 5 August 2022 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved.",
    "FirstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue I.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102105_I. ..."
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "excerpt" : "Date ... Issue ... A.a-1 ... A.a-2 ... A.e ... A.f ... A.g ... A.h ... A.i ... A.j ... A.k ... B.b ... C.a ... D.a ... Confidentiality ... Confidential-Beta Draft ... Non-Confidential Beta",
    "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture Copyright © 2013-2022 Arm Limited or its affiliates. All rights reserved. ARM DDI 0487I.a (ID081822) ii Date Arm Architecture Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. This document is only available in a PDF version.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture ",
        "document_number" : "ddi0487",
        "document_version" : "ia",
        "content_type" : "Architecture Document",
        "systopparent" : "5320576",
        "sysurihash" : "NPiipi1R196RcP3p",
        "urihash" : "NPiipi1R196RcP3p",
        "sysuri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "systransactionid" : 944624,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 5320576,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660896171000,
        "sysconcepts" : "Architecture Reference Manual",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "concepts" : "Architecture Reference Manual",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660896252000,
        "permanentid" : "0bec890a08b62c6587cb292c75734edb5fee3a60ffb32788dccbc8091d10",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff43abe95b0a633aff8a62",
        "transactionid" : 944624,
        "title" : "Arm Architecture Reference Manual for A-profile architecture ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A", "Armv8-R" ],
        "date" : 1660896252000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Application Processors", "Arm Assembly Language", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Virtualization", "Spectre/Meltdown", "Speculative processor vulnerability", "Stack protection" ],
        "document_id" : "ddi0487:ia:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660896252869217809,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660896217331,
        "syssize" : 468,
        "sysdate" : 1660896252000,
        "haslayout" : "1",
        "topparent" : "5320576",
        "label_version" : "I.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320576,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "HPC", "Cloud to edge, Networking", "AI/ML" ],
        "content_description" : "This Manual describes the Arm architecture v8, Armv8, and the Arm architecture v9, Armv9. The architecture describes the operation of an Armv8-A and an Armv9-A Processing element (PE).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660896252000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0487/ia/?lang=en",
        "modified" : 1660896171000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660896252869217809,
        "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. This document is only available in a PDF version.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ..."
    },
    "childResults" : [ {
      "title" : "Arm Architecture Reference Manual for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. This document is only available in a PDF version.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture ",
        "document_number" : "ddi0487",
        "document_version" : "ia",
        "content_type" : "Architecture Document",
        "systopparent" : "5320576",
        "sysurihash" : "NPiipi1R196RcP3p",
        "urihash" : "NPiipi1R196RcP3p",
        "sysuri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "systransactionid" : 944624,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 5320576,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660896171000,
        "sysconcepts" : "Architecture Reference Manual",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "concepts" : "Architecture Reference Manual",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660896252000,
        "permanentid" : "0bec890a08b62c6587cb292c75734edb5fee3a60ffb32788dccbc8091d10",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff43abe95b0a633aff8a62",
        "transactionid" : 944624,
        "title" : "Arm Architecture Reference Manual for A-profile architecture ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A", "Armv8-R" ],
        "date" : 1660896252000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Application Processors", "Arm Assembly Language", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Virtualization", "Spectre/Meltdown", "Speculative processor vulnerability", "Stack protection" ],
        "document_id" : "ddi0487:ia:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660896252869217809,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660896217331,
        "syssize" : 468,
        "sysdate" : 1660896252000,
        "haslayout" : "1",
        "topparent" : "5320576",
        "label_version" : "I.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320576,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "HPC", "Cloud to edge, Networking", "AI/ML" ],
        "content_description" : "This Manual describes the Arm architecture v8, Armv8, and the Arm architecture v9, Armv9. The architecture describes the operation of an Armv8-A and an Armv9-A Processing element (PE).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660896252000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0487/ia/?lang=en",
        "modified" : 1660896171000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660896252869217809,
        "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. This document is only available in a PDF version.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture ",
      "document_number" : "ddi0487",
      "document_version" : "ia",
      "content_type" : "Architecture Document",
      "systopparent" : "5320576",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "uGhwcT9RcG172s3m",
      "urihash" : "uGhwcT9RcG172s3m",
      "sysuri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
      "keywords" : "Armv8, Armv9, Cortex-A50, Cortex-A70, Cortex-A53, Cortex-A57, Cortes-A72, NEON, SecurCore, TrustZone",
      "systransactionid" : 944625,
      "copyright" : "Copyright ©2013-2022 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 0.5,
      "published" : 1660780800000,
      "topparentid" : 5320576,
      "sysconcepts" : "instructions ; instruction class ; C4 ; memory accesses ; implementations ; shareability domains ; encodings ; invalidation ; registers ; entries ; FEAT ; Security state ; functionality ; immediate ; AArch64 states ; translations",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
      "attachmentparentid" : 5320576,
      "parentitem" : "62ff43abe95b0a633aff8a62",
      "concepts" : "instructions ; instruction class ; C4 ; memory accesses ; implementations ; shareability domains ; encodings ; invalidation ; registers ; entries ; FEAT ; Security state ; functionality ; immediate ; AArch64 states ; translations",
      "documenttype" : "pdf",
      "isattachment" : "5320576",
      "sysindexeddate" : 1660896271000,
      "permanentid" : "d2640442e9a8a8865945e1575ecce0f759defd58073e7171e4597116c83b",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff43b0e95b0a633aff8a64",
      "transactionid" : 944625,
      "title" : "Arm Architecture Reference Manual for A-profile architecture ",
      "subject" : "Defines the A-profile Arm CPU architecture including the A32 (ARM), T32 (Thumb), and A64 instruction sets. The A (Application) profile defines a Virtual Memory System Architecture (VMSA) with support for the AArch64 and AArch32 Execution states, Virtualization and TrustZone Security. Includes the Debug Architecture, the GIC CPU interface, and the Generic Timer, Performance Monitors Extensions, and Activity Monitors Extensions.",
      "date" : 1660896269000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0487:ia:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1660896269641683190,
      "sysisattachment" : "5320576",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320576,
      "size" : 71717089,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660896232508,
      "syssubject" : "Defines the A-profile Arm CPU architecture including the A32 (ARM), T32 (Thumb), and A64 instruction sets. The A (Application) profile defines a Virtual Memory System Architecture (VMSA) with support for the AArch64 and AArch32 Execution states, Virtualization and TrustZone Security. Includes the Debug Architecture, the GIC CPU interface, and the Generic Timer, Performance Monitors Extensions, and Activity Monitors Extensions.",
      "syssize" : 71717089,
      "sysdate" : 1660896269000,
      "topparent" : "5320576",
      "author" : "Arm Limited",
      "label_version" : "I.a",
      "systopparentid" : 5320576,
      "content_description" : "This Manual describes the Arm architecture v8, Armv8, and the Arm architecture v9, Armv9. The architecture describes the operation of an Armv8-A and an Armv9-A Processing element (PE).",
      "wordcount" : 11293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660896271000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660896269641683190,
      "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "Excerpt" : "Date ... Issue ... A.a-1 ... A.a-2 ... A.e ... A.f ... A.g ... A.h ... A.i ... A.j ... A.k ... B.b ... C.a ... D.a ... Confidentiality ... Confidential-Beta Draft ... Non-Confidential Beta",
    "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture Copyright © 2013-2022 Arm Limited or its affiliates. All rights reserved. ARM DDI 0487I.a (ID081822) ii Date Arm Architecture Reference ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
    "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5318799",
        "sysurihash" : "r9QAXxN0XoS2TxLl",
        "urihash" : "r9QAXxN0XoS2TxLl",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "systransactionid" : 972286,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663891200000,
        "topparentid" : 5318799,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663938921000,
        "sysconcepts" : "architecture ; Armv9",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "concepts" : "architecture ; Armv9",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663938975000,
        "permanentid" : "0491cdf3640eb49f8b06366a6c5b84e815877420d9e91d86c3652a2368a3",
        "syslanguage" : [ "English" ],
        "itemid" : "632db169e68c6809a6b416e9",
        "transactionid" : 972286,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1663938975000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-03:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938975631186790,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938952648,
        "syssize" : 321,
        "sysdate" : 1663938975000,
        "haslayout" : "1",
        "topparent" : "5318799",
        "label_version" : "B.a-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318799,
        "navigationhierarchiescategories" : [ "AI/ML", "Cloud to edge, Networking", "HPC", "IoT", "Automotive" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938975000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-03/?lang=en",
        "modified" : 1663938921000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663938975631186790,
        "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ..."
    }, {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/632db16ae68c6809a6b416eb",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
      "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
        "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "clickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
        "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
        "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
          "document_number" : "102527",
          "document_version" : "ba-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5318799",
          "sysurihash" : "r9QAXxN0XoS2TxLl",
          "urihash" : "r9QAXxN0XoS2TxLl",
          "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en",
          "systransactionid" : 972286,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1663891200000,
          "topparentid" : 5318799,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663938921000,
          "sysconcepts" : "architecture ; Armv9",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
          "concepts" : "architecture ; Armv9",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1663938975000,
          "permanentid" : "0491cdf3640eb49f8b06366a6c5b84e815877420d9e91d86c3652a2368a3",
          "syslanguage" : [ "English" ],
          "itemid" : "632db169e68c6809a6b416e9",
          "transactionid" : 972286,
          "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
          "products" : [ "A-Profile", "Armv9-A" ],
          "date" : 1663938975000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
          "document_id" : "102527:ba-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
          "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
          "product_quality" : "N/A",
          "sourcetype" : "Push",
          "rowid" : 1663938975631186790,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 321,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663938952648,
          "syssize" : 321,
          "sysdate" : 1663938975000,
          "haslayout" : "1",
          "topparent" : "5318799",
          "label_version" : "B.a-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5318799,
          "navigationhierarchiescategories" : [ "AI/ML", "Cloud to edge, Networking", "HPC", "IoT", "Automotive" ],
          "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663938975000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102527/ba-03/?lang=en",
          "modified" : 1663938921000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663938975631186790,
          "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
        "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
        "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
        "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5318799",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "RXñxRvOhCSCWtw7R",
        "urihash" : "RXñxRvOhCSCWtw7R",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
        "keywords" : "System Design, Hardware Platforms",
        "systransactionid" : 972286,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1663891200000,
        "topparentid" : 5318799,
        "numberofpages" : 12,
        "sysconcepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "attachmentparentid" : 5318799,
        "parentitem" : "632db169e68c6809a6b416e9",
        "concepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
        "documenttype" : "pdf",
        "isattachment" : "5318799",
        "sysindexeddate" : 1663938976000,
        "permanentid" : "d362ab59d4293d36b24822b4fdab89ca023b7eb23b0af8fafd6c8e3213fb",
        "syslanguage" : [ "English" ],
        "itemid" : "632db16ae68c6809a6b416eb",
        "transactionid" : 972286,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
        "date" : 1663938976000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102527:ba-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938976087409956,
        "sysisattachment" : "5318799",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5318799,
        "size" : 201572,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/632db16ae68c6809a6b416eb",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938954486,
        "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
        "syssize" : 201572,
        "sysdate" : 1663938976000,
        "topparent" : "5318799",
        "author" : "Arm Ltd.",
        "label_version" : "B.a-03",
        "systopparentid" : 5318799,
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 668,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938976000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/632db16ae68c6809a6b416eb",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663938976087409956,
        "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/632db16ae68c6809a6b416eb",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "Excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
      "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en"
    } ],
    "totalNumberOfChildResults" : 3,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-03",
      "content_type" : "Architecture Document",
      "systopparent" : "5318799",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "fpTCdñvXUrEmgHs0",
      "urihash" : "fpTCdñvXUrEmgHs0",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 940707,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660176000000,
      "topparentid" : 5318799,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5318799,
      "parentitem" : "62f4de34c3b04f2bd53e1aca",
      "concepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
      "documenttype" : "pdf",
      "isattachment" : "5318799",
      "sysindexeddate" : 1660214865000,
      "permanentid" : "738e950fd5b5eb6a4c031ff071d51155637d159df8a10a1617d913c32c97",
      "syslanguage" : [ "English" ],
      "itemid" : "62f4de34c3b04f2bd53e1acc",
      "transactionid" : 940707,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1660214865000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-03:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660214865011350019,
      "sysisattachment" : "5318799",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5318799,
      "size" : 201572,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660214846045,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 201572,
      "sysdate" : 1660214865000,
      "topparent" : "5318799",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-03",
      "systopparentid" : 5318799,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 668,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660214865000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660214865011350019,
      "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "Excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
    "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en"
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "excerpt" : "30 June ... 22 July 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Proprietary Notice ... Known Issues in Arm® Architecture Reference Manual, Issue F.c, as of 18 December 2020",
    "firstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 102105_H. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ha-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5318795",
        "sysurihash" : "5qIBc8STjocKsyZZ",
        "urihash" : "5qIBc8STjocKsyZZ",
        "sysuri" : "https://developer.arm.com/documentation/102105/ha-06/en",
        "systransactionid" : 944632,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660176000000,
        "topparentid" : 5318795,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660211298000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660897630000,
        "permanentid" : "689b879932dfb10f80bda8b0d81bd0a9516d1734551fecaec10f83c211d9",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4d062e95b0a633aff7ad5",
        "transactionid" : 944632,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1660897630000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ha-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1660897630364177415,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660897587761,
        "syssize" : 257,
        "sysdate" : 1660897630000,
        "haslayout" : "1",
        "topparent" : "5318795",
        "label_version" : "H.a-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318795,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660897630000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ha-06/?lang=en",
        "modified" : 1660211298000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1660897630364177415,
        "uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ha-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5318795",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "XdtdJGpQbiF5DPI0",
      "urihash" : "XdtdJGpQbiF5DPI0",
      "sysuri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 940674,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660176000000,
      "topparentid" : 5318795,
      "numberofpages" : 106,
      "sysconcepts" : "instructions ; reads ; registers ; subsection ; translations ; Allocation tags ; equivalent changes ; Exception level ; translation regime ; implementations ; sampled operation ; control registers ; Watchpoint exceptions ; exceptions ; profiling buffer ; asynchronous exceptions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5318795,
      "parentitem" : "62f4d062e95b0a633aff7ad5",
      "concepts" : "instructions ; reads ; registers ; subsection ; translations ; Allocation tags ; equivalent changes ; Exception level ; translation regime ; implementations ; sampled operation ; control registers ; Watchpoint exceptions ; exceptions ; profiling buffer ; asynchronous exceptions",
      "documenttype" : "pdf",
      "isattachment" : "5318795",
      "sysindexeddate" : 1660211343000,
      "permanentid" : "97a60f9410db436972e631f6c1eb87b2651c7984877fae0f747d0080acac",
      "syslanguage" : [ "English" ],
      "itemid" : "62f4d062e95b0a633aff7ad7",
      "transactionid" : 940674,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1660211343000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ha-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660211343170145328,
      "sysisattachment" : "5318795",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5318795,
      "size" : 714109,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660211309754,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 714109,
      "sysdate" : 1660211343000,
      "topparent" : "5318795",
      "author" : "Arm Ltd.",
      "label_version" : "H.a-06",
      "systopparentid" : 5318795,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
      "wordcount" : 2732,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660211343000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660211343170145328,
      "uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "Excerpt" : "30 June ... 22 July 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Proprietary Notice ... Known Issues in Arm® Architecture Reference Manual, Issue F.c, as of 18 December 2020",
    "FirstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 102105_H. ..."
  }, {
    "title" : "DCPS1: Debug Change PE State to EL1.",
    "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "excerpt" : "For more information on the operation of the DCPS<n> instructions, see DCPS. T1 15 14 13 12 11 10 9 ... \\/\\/ Update EDSCR PE state flags DCPS1: Debug Change PE State to EL1. Armv8-AArmv9-A",
    "firstSentences" : "DCPS1 Debug Change PE State to EL1 allows the debugger to move the PE into EL1 from EL0 or to a specific mode at the current Exception level. DCPS1 is undefined if any of: The PE is in Non-debug ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "L2e1Ow7haUqvr5Xf",
        "urihash" : "L2e1Ow7haUqvr5Xf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "systransactionid" : 981302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1664979270000,
        "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91231ea212bb6626783",
        "transactionid" : 981302,
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1664979270000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1664979270777063559,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664979262209,
        "syssize" : 208,
        "sysdate" : 1664979270000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664979270000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664979270777063559,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
    },
    "childResults" : [ {
      "title" : "Unconditional instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "excerpt" : "of different lengths. ... encodings Barriers These instructions are under Memory hints and barriers. ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 ...",
      "firstSentences" : "Unconditional instructions These instructions are under the top-level. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 11110 op0 op1 Decode fields Instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Unconditional instructions ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "g5m1J61ssQMDañlh",
        "urihash" : "g5m1J61ssQMDañlh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "Advanced SIMD ; barriers ; Miscellaneous ; registers ; lengths ; modified immediate ; op2 op3 ; scalar ; Change Process State ; structure load ; Memory hints ; Instruction details ; op1 ; op0 ; lanes ; VST1",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "Advanced SIMD ; barriers ; Miscellaneous ; registers ; lengths ; modified immediate ; op2 op3 ; scalar ; Change Process State ; structure load ; Memory hints ; Instruction details ; op1 ; op0 ; lanes ; VST1",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750730000,
        "permanentid" : "01e3e0ddff6eb7fb4e25b76d4fbf425170b5e872c8fa5e4d236cdac5b6ff",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda92c31ea212bb662704f",
        "transactionid" : 924305,
        "title" : "Unconditional instructions ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750730000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750730878225634,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 21767,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642268,
        "syssize" : 21767,
        "sysdate" : 1658750730000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 429,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750730000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750730878225634,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
        "syscollection" : "default"
      },
      "Title" : "Unconditional instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "Excerpt" : "of different lengths. ... encodings Barriers These instructions are under Memory hints and barriers. ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 ...",
      "FirstSentences" : "Unconditional instructions These instructions are under the top-level. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 11110 op0 op1 Decode fields Instruction ..."
    }, {
      "title" : "ADC, ADCS (immediate): Add with Carry (immediate).",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores PSTATE ... See Modified immediate constants in T32 instructions for the range of values. ... Armv8-AArmv9-A",
      "firstSentences" : "ADC, ADCS (immediate) Add with Carry (immediate) adds an immediate value and the Carry flag value to a register value, and writes the result to the destination register. If the destination ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ADC, ADCS (immediate): Add with Carry (immediate). ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "IWI1oDV0CXyQeNmj",
        "urihash" : "IWI1oDV0CXyQeNmj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "destination register ; ADCS variant ; instruction ; flags ; immediate ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "destination register ; ADCS variant ; instruction ; flags ; immediate ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750730000,
        "permanentid" : "4fae0830bc2601873d51006380b5d0e6b300d37fb3c92ccb4d1d0339fe9d",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91331ea212bb66267b2",
        "transactionid" : 924305,
        "title" : "ADC, ADCS (immediate): Add with Carry (immediate). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750730000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750730763899797,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 4171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642252,
        "syssize" : 4171,
        "sysdate" : 1658750730000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 210,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750730000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750730763899797,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
        "syscollection" : "default"
      },
      "Title" : "ADC, ADCS (immediate): Add with Carry (immediate).",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "Excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores PSTATE ... See Modified immediate constants in T32 instructions for the range of values. ... Armv8-AArmv9-A",
      "FirstSentences" : "ADC, ADCS (immediate) Add with Carry (immediate) adds an immediate value and the Carry flag value to a register value, and writes the result to the destination register. If the destination ..."
    }, {
      "title" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register).",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "excerpt" : "<Rm> Is the second general-purpose source register, encoded in the \\\"Rm\\\" field. ... AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). Armv8-AArmv9-A",
      "firstSentences" : "AND, ANDS (register-shifted register) Bitwise AND (register-shifted register) performs a bitwise AND of a register value and a register-shifted register value. It writes the result to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "sIgmuHZNHVKLaTxu",
        "urihash" : "sIgmuHZNHVKLaTxu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "register-shifted register ; flags ; destination ; bitwise ; ANDS ; unpredictable behavior ; UInt ; stype ; instruction ; asynchronous exceptions ; unchanged Operational ; Architectural Constraints ; EncodingSpecificOperations ; ConditionPassed ; DecodeRegShift",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "register-shifted register ; flags ; destination ; bitwise ; ANDS ; unpredictable behavior ; UInt ; stype ; instruction ; asynchronous exceptions ; unchanged Operational ; Architectural Constraints ; EncodingSpecificOperations ; ConditionPassed ; DecodeRegShift",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750727000,
        "permanentid" : "ac096c513610c97ac1cb4d3e39e934675b37100cdec2075cc9dce1453620",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91431ea212bb66267c9",
        "transactionid" : 924305,
        "title" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750727000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750727335225509,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 2411,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642174,
        "syssize" : 2411,
        "sysdate" : 1658750727000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750727000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750727335225509,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
        "syscollection" : "default"
      },
      "Title" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register).",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "Excerpt" : "<Rm> Is the second general-purpose source register, encoded in the \\\"Rm\\\" field. ... AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). Armv8-AArmv9-A",
      "FirstSentences" : "AND, ANDS (register-shifted register) Bitwise AND (register-shifted register) performs a bitwise AND of a register value and a register-shifted register value. It writes the result to the ..."
    } ],
    "totalNumberOfChildResults" : 26,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DCPS1: Debug Change PE State to EL1. ",
      "document_number" : "ddi0597",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5308497",
      "sysurihash" : "DKcmrv2neDI4xfww",
      "urihash" : "DKcmrv2neDI4xfww",
      "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
      "systransactionid" : 924305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657279632000,
      "topparentid" : 5308497,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657645330000,
      "sysconcepts" : "using AArch64 ; EL1 ; EL2 ; PE ; tge ; EL0 ; DCPS1 ; EL ; ELUsingAArch32 ; nif EL2Enabled ; decoding required ; Exception level ; HavePANExt ; WriteMode ; instructions ; debugger",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5308497,
      "parentitem" : "62cda91231ea212bb6626783",
      "concepts" : "using AArch64 ; EL1 ; EL2 ; PE ; tge ; EL0 ; DCPS1 ; EL ; ELUsingAArch32 ; nif EL2Enabled ; decoding required ; Exception level ; HavePANExt ; WriteMode ; instructions ; debugger",
      "documenttype" : "html",
      "isattachment" : "5308497",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1658750731000,
      "permanentid" : "a9c80efccc58e6d4a2d85a86ae863abf00ed549124a9aae499a06982e8f7",
      "syslanguage" : [ "English" ],
      "itemid" : "62cda91531ea212bb662680e",
      "transactionid" : 924305,
      "title" : "DCPS1: Debug Change PE State to EL1. ",
      "products" : [ "Armv9-A", "Armv8-A" ],
      "date" : 1658750731000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "ddi0597:2022-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750731694176006,
      "sysisattachment" : "5308497",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5308497,
      "size" : 2706,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750642080,
      "syssize" : 2706,
      "sysdate" : 1658750731000,
      "haslayout" : "1",
      "topparent" : "5308497",
      "label_version" : "2022-06",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5308497,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750731000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
      "modified" : 1658750610000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750731694176006,
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
      "syscollection" : "default"
    },
    "Title" : "DCPS1: Debug Change PE State to EL1.",
    "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "Excerpt" : "For more information on the operation of the DCPS<n> instructions, see DCPS. T1 15 14 13 12 11 10 9 ... \\/\\/ Update EDSCR PE state flags DCPS1: Debug Change PE State to EL1. Armv8-AArmv9-A",
    "FirstSentences" : "DCPS1 Debug Change PE State to EL1 allows the debugger to move the PE into EL1 from EL0 or to a specific mode at the current Exception level. DCPS1 is undefined if any of: The PE is in Non-debug ..."
  }, {
    "title" : "Arm True Random Number Generator Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "firstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    },
    "childResults" : [ {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm True Random Number Generator Firmware Interface ",
      "document_number" : "den0098",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "4937284",
      "sysurihash" : "dq2ZE8p3EjRksu0D",
      "urihash" : "dq2ZE8p3EjRksu0D",
      "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "systransactionid" : 917820,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642032000000,
      "topparentid" : 4937284,
      "numberofpages" : 16,
      "sysconcepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 4937284,
      "parentitem" : "61dff1202183326f21772c2b",
      "concepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "documenttype" : "pdf",
      "isattachment" : "4937284",
      "sysindexeddate" : 1657643066000,
      "permanentid" : "7256a4a18b949313cd2d8106c2c9c6f5d7546f78ee205ef8362ca0e65137",
      "syslanguage" : [ "English" ],
      "itemid" : "61dff1202183326f21772c2d",
      "transactionid" : 917820,
      "title" : "Arm True Random Number Generator Firmware Interface ",
      "date" : 1657643066000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0098:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643066631402221,
      "sysisattachment" : "4937284",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4937284,
      "size" : 131867,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643065858,
      "syssize" : 131867,
      "sysdate" : 1657643066000,
      "topparent" : "4937284",
      "label_version" : "1.0",
      "systopparentid" : 4937284,
      "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
      "wordcount" : 772,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643066000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643066631402221,
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm True Random Number Generator Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "Excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "FirstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ..."
  }, {
    "title" : "Arm Realm Management Extension (RME) System Architecture",
    "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Realm Management Extension (RME) System Architecture",
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "firstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
        "document_number" : "den0129",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049893",
        "sysurihash" : "ðZwuGzB4wñvH0eqZ",
        "urihash" : "ðZwuGzB4wñvH0eqZ",
        "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "systransactionid" : 992668,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644278400000,
        "topparentid" : 5049893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644342046000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665819737000,
        "permanentid" : "09e86503e1540df8cbad1b644a3712bd7ef59429b065def99f8aa5d8f7a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6202ab1e965f7d118e3f6260",
        "transactionid" : 992668,
        "title" : "Arm Realm Management Extension (RME) System Architecture ",
        "products" : [ "AR101", "AR110", "AR115", "AR570", "A-profile", "A-Profile", "ZB328", "Armv9-A", "Armv8-A" ],
        "date" : 1665819735000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Cloud", "Networking" ],
        "document_id" : "den0129:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1665819735679955046,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665819732543,
        "syssize" : 195,
        "sysdate" : 1665819735000,
        "haslayout" : "1",
        "topparent" : "5049893",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049893,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665819737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0129/ac/?lang=en",
        "modified" : 1652109816000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665819735679955046,
        "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Realm Management Extension (RME) System Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "Excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "FirstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
      "document_number" : "den0129",
      "document_version" : "ac",
      "content_type" : "Architecture Document",
      "systopparent" : "5049893",
      "sysurihash" : "lE1pz5kGq1wð3ut8",
      "urihash" : "lE1pz5kGq1wð3ut8",
      "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "systransactionid" : 909991,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644278400000,
      "topparentid" : 5049893,
      "numberofpages" : 68,
      "sysconcepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5049893,
      "parentitem" : "6202ab1e965f7d118e3f6260",
      "concepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "documenttype" : "pdf",
      "isattachment" : "5049893",
      "sysindexeddate" : 1656405334000,
      "permanentid" : "c0b23af14b7714c563f42fd9d111bac878a572615fc9c227e3e3e2769c2f",
      "syslanguage" : [ "English" ],
      "itemid" : "6202ab1e965f7d118e3f6262",
      "transactionid" : 909991,
      "title" : "Arm Realm Management Extension (RME) System Architecture ",
      "date" : 1656405334000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0129:ac:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656405334346210485,
      "sysisattachment" : "5049893",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5049893,
      "size" : 447390,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656405322353,
      "syssize" : 447390,
      "sysdate" : 1656405334000,
      "topparent" : "5049893",
      "label_version" : "A.c",
      "systopparentid" : 5049893,
      "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
      "wordcount" : 2042,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656405334000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656405334346210485,
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Realm Management Extension (RME) System Architecture",
    "Uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "Excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-02",
        "content_type" : "Architecture Document",
        "systopparent" : "5280262",
        "sysurihash" : "VrðgñRN0XoRXxUnY",
        "urihash" : "VrðgñRN0XoRXxUnY",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "systransactionid" : 972286,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655133163000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663938975000,
        "permanentid" : "b4921eb2843a8902b6e36de33eef947489658ff8127246bcba39d855180a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a753ebb334256d9ea8b52a",
        "transactionid" : 972286,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1663938975000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-02:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938975574752589,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938954482,
        "syssize" : 241,
        "sysdate" : 1663938975000,
        "haslayout" : "1",
        "topparent" : "5280262",
        "label_version" : "B.a-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280262,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938975000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-02/?lang=en",
        "modified" : 1656495390000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663938975574752589,
        "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-02",
      "content_type" : "Architecture Document",
      "systopparent" : "5280262",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ckoyI0Cy9kLWMUOh",
      "urihash" : "ckoyI0Cy9kLWMUOh",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 910480,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280262,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5280262,
      "parentitem" : "62a753ebb334256d9ea8b52a",
      "concepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "documenttype" : "pdf",
      "isattachment" : "5280262",
      "sysindexeddate" : 1656495422000,
      "permanentid" : "b111e6d6ca355ae9d7fa15a712d4fcdae419131418d695fd8160dd2d2c8a",
      "syslanguage" : [ "English" ],
      "itemid" : "62a753ebb334256d9ea8b52c",
      "transactionid" : 910480,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1656495422000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-02:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656495422012080813,
      "sysisattachment" : "5280262",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280262,
      "size" : 226895,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656495409837,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 226895,
      "sysdate" : 1656495422000,
      "topparent" : "5280262",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-02",
      "systopparentid" : 5280262,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 654,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656495422000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656495422012080813,
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "Excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en"
  }, {
    "title" : "Morello Instruction Emulator User Guide",
    "uri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61e00923b691546d37bd3734",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "excerpt" : "Updated Morello LLVM build instructions. Morello IE release 1.4. ... THIS DOCUMENT IS PROVIDED “AS IS”. ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "Morello Instruction Emulator User Guide Non-conﬁdential Copyright © 2020 – 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102270 0.4 Morello Instruction Emulator User Guide Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 430,
    "percentScore" : 46.660637,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Morello Instruction Emulator User Guide",
      "uri" : "https://developer.arm.com/documentation/102270/0104/en",
      "printableUri" : "https://developer.arm.com/documentation/102270/0104/en",
      "clickUri" : "https://developer.arm.com/documentation/102270/0104/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0104/en",
      "excerpt" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view. Morello Instruction Emulator User Guide Morello",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Morello Instruction Emulator User Guide ",
        "document_number" : "102270",
        "document_version" : "0104",
        "content_type" : "User Guide",
        "systopparent" : "4937309",
        "sysurihash" : "s69FjVDfzcXCdiMG",
        "urihash" : "s69FjVDfzcXCdiMG",
        "sysuri" : "https://developer.arm.com/documentation/102270/0104/en",
        "systransactionid" : 926099,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642072355000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659004829000,
        "permanentid" : "ec5da45293756f6a7c2762f2ddbb8efecefde0e204a7369c7acc87e12dcc",
        "syslanguage" : [ "English" ],
        "itemid" : "61e00923b691546d37bd3732",
        "transactionid" : 926099,
        "title" : "Morello Instruction Emulator User Guide ",
        "products" : [ "Morello" ],
        "date" : 1659004829000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Profiling", "Debugging", "Optimization" ],
        "document_id" : "102270:0104:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Kernel Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Linux Developers", "Kernel Developers", "Application Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1659004829217449996,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102270/0104/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659004827735,
        "syssize" : 161,
        "sysdate" : 1659004829000,
        "haslayout" : "1",
        "topparent" : "4937309",
        "label_version" : "0.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937309,
        "navigationhierarchiescategories" : [ "Tools and Software" ],
        "content_description" : "User guide for Morello Instruction Emulator",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "document_revision" : "0.4",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659004829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102270/0104/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102270/0104/?lang=en",
        "modified" : 1642072355000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1659004829217449996,
        "uri" : "https://developer.arm.com/documentation/102270/0104/en",
        "syscollection" : "default"
      },
      "Title" : "Morello Instruction Emulator User Guide",
      "Uri" : "https://developer.arm.com/documentation/102270/0104/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102270/0104/en",
      "ClickUri" : "https://developer.arm.com/documentation/102270/0104/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0104/en",
      "Excerpt" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view. Morello Instruction Emulator User Guide Morello"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Morello Instruction Emulator User Guide ",
      "document_number" : "102270",
      "document_version" : "0104",
      "content_type" : "User Guide",
      "systopparent" : "4937309",
      "sysurihash" : "7t4DgGvfCga6RJFM",
      "urihash" : "7t4DgGvfCga6RJFM",
      "sysuri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642032000000,
      "topparentid" : 4937309,
      "numberofpages" : 31,
      "sysconcepts" : "instructions ; morello ; instrumentation clients ; interactive debugger ; functionality ; applications ; purecap ; capabilities ; breakpoints ; launcher binary ; Morello applications ; emulated CPU ; arm ; dynamorio ; accesses ; verbose output",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
      "attachmentparentid" : 4937309,
      "parentitem" : "61e00923b691546d37bd3732",
      "concepts" : "instructions ; morello ; instrumentation clients ; interactive debugger ; functionality ; applications ; purecap ; capabilities ; breakpoints ; launcher binary ; Morello applications ; emulated CPU ; arm ; dynamorio ; accesses ; verbose output",
      "documenttype" : "pdf",
      "isattachment" : "4937309",
      "sysindexeddate" : 1649146876000,
      "permanentid" : "7fee12d2669c9fe3227e6685d3126623bd3fe7b8b03a2f7318960cdb6f77",
      "syslanguage" : [ "English" ],
      "itemid" : "61e00923b691546d37bd3734",
      "transactionid" : 864222,
      "title" : "Morello Instruction Emulator User Guide ",
      "date" : 1649146876000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102270:0104:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Kernel Developers", "Application Developers" ],
      "audience" : [ "Software Developers", "Linux Developers", "Kernel Developers", "Application Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1649146876906558880,
      "sysisattachment" : "4937309",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 4937309,
      "size" : 256436,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61e00923b691546d37bd3734",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146547191,
      "syssize" : 256436,
      "sysdate" : 1649146876000,
      "topparent" : "4937309",
      "label_version" : "0.4",
      "systopparentid" : 4937309,
      "content_description" : "User guide for Morello Instruction Emulator",
      "wordcount" : 1505,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146876000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61e00923b691546d37bd3734",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146876906558880,
      "uri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Morello Instruction Emulator User Guide",
    "Uri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61e00923b691546d37bd3734",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "Excerpt" : "Updated Morello LLVM build instructions. Morello IE release 1.4. ... THIS DOCUMENT IS PROVIDED “AS IS”. ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "Morello Instruction Emulator User Guide Non-conﬁdential Copyright © 2020 – 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102270 0.4 Morello Instruction Emulator User Guide Release ..."
  }, {
    "title" : "Arm CoreSight TPIU-M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/622b33ee8804d00769e9db13",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "excerpt" : "Date ... Non-Conﬁdential Page 2 of 59 ... Issue: 02 ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
    "firstSentences" : "Arm® CoreSight™ TPIU-M Revision: r0p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102427_0001_02_en Arm® CoreSight ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight TPIU-M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "printableUri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "clickUri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en",
      "excerpt" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight TPIU-M Technical Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight TPIU-M Technical Reference Manual ",
        "document_number" : "102427",
        "document_version" : "r0p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5084248",
        "sysurihash" : "jP1HgLG1wRmIbzUW",
        "urihash" : "jP1HgLG1wRmIbzUW",
        "sysuri" : "https://developer.arm.com/documentation/102427/r0p1/en",
        "systransactionid" : 902419,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1643760000000,
        "topparentid" : 5084248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646998510000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655118151000,
        "permanentid" : "a641b89c7f8bb4400cf6e1b76063946a143c437125c080026073226e3c14",
        "syslanguage" : [ "English" ],
        "itemid" : "622b33ee8804d00769e9db11",
        "transactionid" : 902419,
        "title" : "Arm CoreSight TPIU-M Technical Reference Manual ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1655118151000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102427:r0p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655118151270096903,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 247,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655118148882,
        "syssize" : 247,
        "sysdate" : 1655118151000,
        "haslayout" : "1",
        "topparent" : "5084248",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5084248,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This content describes the Trace Port Interface Unit (TPIU) that is designed for use in single-processor systems based on Arm Cortex-M processors. Using TPIU-M, you can export instrumentation trace data and processor execution trace data off-chip to a Trace Port Analyzer (TPA) for use in a software debugging environment, for example Arm Development Studio or Keil Microcontroller Development Kit (MDK).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655118151000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102427/r0p1/?lang=en",
        "modified" : 1655118133000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655118151270096903,
        "uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight TPIU-M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en",
      "Excerpt" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight TPIU-M Technical Reference Manual ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight TPIU-M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "printableUri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "clickUri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en",
      "excerpt" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight TPIU-M Technical Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight TPIU-M Technical Reference Manual ",
        "document_number" : "102427",
        "document_version" : "r0p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5084248",
        "sysurihash" : "jP1HgLG1wRmIbzUW",
        "urihash" : "jP1HgLG1wRmIbzUW",
        "sysuri" : "https://developer.arm.com/documentation/102427/r0p1/en",
        "systransactionid" : 902419,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1643760000000,
        "topparentid" : 5084248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646998510000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655118151000,
        "permanentid" : "a641b89c7f8bb4400cf6e1b76063946a143c437125c080026073226e3c14",
        "syslanguage" : [ "English" ],
        "itemid" : "622b33ee8804d00769e9db11",
        "transactionid" : 902419,
        "title" : "Arm CoreSight TPIU-M Technical Reference Manual ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1655118151000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102427:r0p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655118151270096903,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 247,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655118148882,
        "syssize" : 247,
        "sysdate" : 1655118151000,
        "haslayout" : "1",
        "topparent" : "5084248",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5084248,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This content describes the Trace Port Interface Unit (TPIU) that is designed for use in single-processor systems based on Arm Cortex-M processors. Using TPIU-M, you can export instrumentation trace data and processor execution trace data off-chip to a Trace Port Analyzer (TPA) for use in a software debugging environment, for example Arm Development Studio or Keil Microcontroller Development Kit (MDK).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655118151000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102427/r0p1/?lang=en",
        "modified" : 1655118133000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655118151270096903,
        "uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight TPIU-M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en",
      "Excerpt" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight TPIU-M Technical Reference Manual ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight TPIU-M Technical Reference Manual ",
      "document_number" : "102427",
      "document_version" : "r0p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5084248",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "TquYPqCrEFbe2BKw",
      "urihash" : "TquYPqCrEFbe2BKw",
      "sysuri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
      "systransactionid" : 902419,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1643760000000,
      "topparentid" : 5084248,
      "numberofpages" : 59,
      "sysconcepts" : "registers ; assignments ; CoreSight ; connectivity ; arm ; TPIU ; integration ; documentation ; system failure ; timing diagrams ; export laws ; third party ; languages ; meanings ; active-LOW ; agreement",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
      "attachmentparentid" : 5084248,
      "parentitem" : "622b33ee8804d00769e9db11",
      "concepts" : "registers ; assignments ; CoreSight ; connectivity ; arm ; TPIU ; integration ; documentation ; system failure ; timing diagrams ; export laws ; third party ; languages ; meanings ; active-LOW ; agreement",
      "documenttype" : "pdf",
      "isattachment" : "5084248",
      "sysindexeddate" : 1655118152000,
      "permanentid" : "d81872d1be4d3a5f34f7127456ca366bca924ea389f088b37dee9ed6b37c",
      "syslanguage" : [ "English" ],
      "itemid" : "622b33ee8804d00769e9db13",
      "transactionid" : 902419,
      "title" : "Arm CoreSight TPIU-M Technical Reference Manual ",
      "subject" : "This book describes the interfaces, configuration options,\n\t\t\tfunctionality, and programmer’s model of the CoreSight Trace Port Interface Unit for\n\t\t\tCortex-M processors.",
      "date" : 1655118152000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102427:r0p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655118152498676019,
      "sysisattachment" : "5084248",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5084248,
      "size" : 603494,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/622b33ee8804d00769e9db13",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655118151077,
      "syssubject" : "This book describes the interfaces, configuration options,\n\t\t\tfunctionality, and programmer’s model of the CoreSight Trace Port Interface Unit for\n\t\t\tCortex-M processors.",
      "syssize" : 603494,
      "sysdate" : 1655118152000,
      "topparent" : "5084248",
      "author" : "Arm Ltd.",
      "label_version" : "r0p1",
      "systopparentid" : 5084248,
      "content_description" : "This content describes the Trace Port Interface Unit (TPIU) that is designed for use in single-processor systems based on Arm Cortex-M processors. Using TPIU-M, you can export instrumentation trace data and processor execution trace data off-chip to a Trace Port Analyzer (TPA) for use in a software debugging environment, for example Arm Development Studio or Keil Microcontroller Development Kit (MDK).",
      "wordcount" : 1294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655118152000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/622b33ee8804d00769e9db13",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655118152498676019,
      "uri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight TPIU-M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/622b33ee8804d00769e9db13",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "Excerpt" : "Date ... Non-Conﬁdential Page 2 of 59 ... Issue: 02 ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
    "FirstSentences" : "Arm® CoreSight™ TPIU-M Revision: r0p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102427_0001_02_en Arm® CoreSight ..."
  }, {
    "title" : "MM AXI privilege information",
    "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "excerpt" : "MM AXI privilege information The Main Manager (MM) interface provides information to indicate whether ... Where a request cannot be merged (Loads and Stores to Device memory, or Non-cacheable ...",
    "firstSentences" : "MM AXI privilege information The Main Manager (MM) interface provides information to indicate whether the request is Privileged or Unprivileged on the ARPROTM[0] and AWPROTM[0] signals. Where a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "jbO4NUC9aC2ogZu5",
        "urihash" : "jbO4NUC9aC2ogZu5",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116093000,
        "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
        "syslanguage" : [ "English" ],
        "itemid" : "622891fc8804d00769e9bdd3",
        "transactionid" : 902374,
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116091000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116091651469696,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116066980,
        "syssize" : 4810,
        "sysdate" : 1655116091000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116091651469696,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMAUTHSTATUS, Performance Monitors Authentication Status register",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "excerpt" : "PMAUTHSTATUS, Performance Monitors Authentication Status register Provides information about the state ... Configurations If FEAT_DoPD is implemented, this register is in the Core power domain ...",
      "firstSentences" : "PMAUTHSTATUS, Performance Monitors Authentication Status register Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for Performance Monitors.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PMAUTHSTATUS, Performance Monitors Authentication Status register ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "eðEdTNzPl72z9Oh0",
        "urihash" : "eðEdTNzPl72z9Oh0",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "power domain ; register ; DoPD ; FEAT ; NSID Non-secure ; type See ; CoreSight compliance ; assignments ; pmauthstatus ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "power domain ; register ; DoPD ; FEAT ; NSID Non-secure ; type See ; CoreSight compliance ; assignments ; pmauthstatus ; Configurations",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116091000,
        "permanentid" : "70dbe1f37933f98b23e25a0895cd0573bb34c4d527cf07d7d7daf3d87912",
        "syslanguage" : [ "English" ],
        "itemid" : "622892168804d00769e9c18a",
        "transactionid" : 902374,
        "title" : "PMAUTHSTATUS, Performance Monitors Authentication Status register ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089853516185,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 1403,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116065308,
        "syssize" : 1403,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116091000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089853516185,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
        "syscollection" : "default"
      },
      "Title" : "PMAUTHSTATUS, Performance Monitors Authentication Status register",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "Excerpt" : "PMAUTHSTATUS, Performance Monitors Authentication Status register Provides information about the state ... Configurations If FEAT_DoPD is implemented, this register is in the Core power domain ...",
      "FirstSentences" : "PMAUTHSTATUS, Performance Monitors Authentication Status register Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for Performance Monitors."
    }, {
      "title" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "excerpt" : "Defined values are: 0b0000 EL3 is not implemented or can be executed in AArch64 state. ... In Armv8-R AArch64, the only permitted value is 0b1111. xxxx Accessibility Component Offset Instance ...",
      "firstSentences" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register Provides information about implemented PE features. The register mnemonic, EDAA32PFR, is derived from previous definitions of this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "xðPA2WcKEKXc3ViX",
        "urihash" : "xðPA2WcKEKXc3ViX",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "registers ; edaa32pfr ; Reset ; configurations ; AArch64 ; system architecture ; EL3 ; EL0 ; level handling ; fractional field ; general information ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "registers ; edaa32pfr ; Reset ; configurations ; AArch64 ; system architecture ; EL3 ; EL0 ; level handling ; fractional field ; general information ; assignments",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116091000,
        "permanentid" : "3e50cf3abf89900de9b35765ee0757c0b25d69d5c889e1f55e6dbe7f4a0f",
        "syslanguage" : [ "English" ],
        "itemid" : "622892158804d00769e9c157",
        "transactionid" : 902374,
        "title" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089861739949,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 1901,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116065464,
        "syssize" : 1901,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116091000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089861739949,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
        "syscollection" : "default"
      },
      "Title" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "Excerpt" : "Defined values are: 0b0000 EL3 is not implemented or can be executed in AArch64 state. ... In Armv8-R AArch64, the only permitted value is 0b1111. xxxx Accessibility Component Offset Instance ...",
      "FirstSentences" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register Provides information about implemented PE features. The register mnemonic, EDAA32PFR, is derived from previous definitions of this ..."
    }, {
      "title" : "ERRGSR, Error Group Status Register",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "excerpt" : "0b1 One or more memory ECC errors from L2 cache or LCU. ... See ext-ERR0STATUS.V. x ERRGSR, Error Group Status Register ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "firstSentences" : "ERRGSR, Error Group Status Register Shows the status for the records in the group. Configurations 1, 7 or 9 error records are implemented, depending on the RAM_PROTECTION and BUS_PROTECTION ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ERRGSR, Error Group Status Register ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "sHucGqKaQya4S73X",
        "urihash" : "sHucGqKaQya4S73X",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "error records ; register ; errgsr ; Reset ; RAZ ; RES0 ; type See ; Component RAS ; assignments ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "error records ; register ; errgsr ; Reset ; RAZ ; RES0 ; type See ; Component RAS ; assignments ; Configurations",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116091000,
        "permanentid" : "68c51405cb7ac65b9030f5239370375817ac80c5a7684cf8d96ca1ea1986",
        "syslanguage" : [ "English" ],
        "itemid" : "622892138804d00769e9c0d0",
        "transactionid" : 902374,
        "title" : "ERRGSR, Error Group Status Register ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089857533209,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 2342,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116065011,
        "syssize" : 2342,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116091000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089857533209,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
        "syscollection" : "default"
      },
      "Title" : "ERRGSR, Error Group Status Register",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "Excerpt" : "0b1 One or more memory ECC errors from L2 cache or LCU. ... See ext-ERR0STATUS.V. x ERRGSR, Error Group Status Register ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "FirstSentences" : "ERRGSR, Error Group Status Register Shows the status for the records in the group. Configurations 1, 7 or 9 error records are implemented, depending on the RAM_PROTECTION and BUS_PROTECTION ..."
    } ],
    "totalNumberOfChildResults" : 1232,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "MM AXI privilege information ",
      "document_number" : "101548",
      "document_version" : "0002",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4917561",
      "sysurihash" : "Zph8hoqE9HfYWJTI",
      "urihash" : "Zph8hoqE9HfYWJTI",
      "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
      "systransactionid" : 902374,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1645488000000,
      "topparentid" : 4917561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646825980000,
      "sysconcepts" : "requests ; signals ; Non-secure ; Secure ; interface ; cacheable loads ; instruction ; stores ; Non-cacheable",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
      "attachmentparentid" : 4917561,
      "parentitem" : "622891fc8804d00769e9bdd3",
      "concepts" : "requests ; signals ; Non-secure ; Secure ; interface ; cacheable loads ; instruction ; stores ; Non-cacheable",
      "documenttype" : "html",
      "isattachment" : "4917561",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1655116091000,
      "permanentid" : "744294716dd1a30259fbcf94c215d49264f65da79ad10d6326331b4b7073",
      "syslanguage" : [ "English" ],
      "itemid" : "622892048804d00769e9be57",
      "transactionid" : 902374,
      "title" : "MM AXI privilege information ",
      "products" : [ "Cortex-R82" ],
      "date" : 1655116089000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "101548:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655116089869396566,
      "sysisattachment" : "4917561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4917561,
      "size" : 953,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655116064886,
      "syssize" : 953,
      "sysdate" : 1655116089000,
      "haslayout" : "1",
      "topparent" : "4917561",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4917561,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 64,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
      "document_revision" : "0002-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655116091000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
      "modified" : 1655116048000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655116089869396566,
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
      "syscollection" : "default"
    },
    "Title" : "MM AXI privilege information",
    "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "Excerpt" : "MM AXI privilege information The Main Manager (MM) interface provides information to indicate whether ... Where a request cannot be merged (Loads and Stores to Device memory, or Non-cacheable ...",
    "FirstSentences" : "MM AXI privilege information The Main Manager (MM) interface provides information to indicate whether the request is Privileged or Unprivileged on the ARPROTM[0] and AWPROTM[0] signals. Where a ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "excerpt" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences ...",
    "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences between ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "dgepxJrIrLSETn92",
        "urihash" : "dgepxJrIrLSETn92",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146784000,
        "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4b8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146784000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146784382699731,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 4953,
        "sysdate" : 1649146784000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146784382699731,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "excerpt" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference ... It contains the following: About this book. Feedback. Preface ProcessorsCortex-A",
      "firstSentences" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface ProcessorsCortex-A",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "DbSPSlXvkYcGYZ5L",
        "urihash" : "DbSPSlXvkYcGYZ5L",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "124fd0de432b969963eb4ec4e43f6467ece5baa86f0bbbd1e00951db0da5",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4ba",
        "transactionid" : 864222,
        "title" : "Preface ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864941279152,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 188,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Preface?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864941279152,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "Excerpt" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference ... It contains the following: About this book. Feedback. Preface ProcessorsCortex-A",
      "FirstSentences" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface ProcessorsCortex-A"
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A",
      "firstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "bCtqRXYBrRUWizw2",
        "urihash" : "bCtqRXYBrRUWizw2",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "revisions Changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "revisions Changes",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "d77956fccdd904c03e33158946deccde634cc0c92598b46c19d882a58978",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c6",
        "transactionid" : 864222,
        "title" : "Document revisions ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864871903311,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 173,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Document-revisions?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864871903311,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "Excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A",
      "FirstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A"
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional ...",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional changes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "NGIEMjQhEfðlZQqy",
        "urihash" : "NGIEMjQhEfðlZQqy",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "functionality",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "421a8cbb71cab0c7fb219dd768d0741b339da764228a532e5ed2f15494c8",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4bf",
        "transactionid" : 864222,
        "title" : "Revisions ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864774110942,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 221,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Functional-description/Revisions?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864774110942,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional ...",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional changes ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "101435",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092865",
      "sysurihash" : "VnlBo3jDvvFUkoZw",
      "urihash" : "VnlBo3jDvvFUkoZw",
      "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1647820800000,
      "topparentid" : 5092865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931103000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092865,
      "parentitem" : "62396edf8804d00769e9e4b8",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "5092865",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146864000,
      "permanentid" : "aa2f1599a917233f02542293f9310a8f74ac618453225340c9660e64d140",
      "syslanguage" : [ "English" ],
      "itemid" : "62396edf8804d00769e9e4c7",
      "transactionid" : 864222,
      "title" : "Revisions ",
      "products" : [ "Cortex-X1" ],
      "date" : 1649146864000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101435:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146864949933286,
      "sysisattachment" : "5092865",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092865,
      "size" : 867,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146486574,
      "syssize" : 867,
      "sysdate" : 1649146864000,
      "haslayout" : "1",
      "topparent" : "5092865",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092865,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 49,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146864000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101435/r1p2/Document-revisions/Revisions?lang=en",
      "modified" : 1647931103000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146864949933286,
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "Excerpt" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences ...",
    "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences between ..."
  }, {
    "title" : "Arm Cortex-X1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
    "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
    "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
    "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
    "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "External debug interface",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "excerpt" : "External debug interface For information on external debug interface, including debug memory map and debug signals, see the Debug registers and ... External debug interface ProcessorsCortex-A",
      "firstSentences" : "External debug interface For information on external debug interface, including debug memory map and debug signals, see the Debug registers and Signal descriptions in the Arm DynamIQ Shared Unit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "External debug interface ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "bñ8h2FitsDMYPILd",
        "urihash" : "bñ8h2FitsDMYPILd",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "signals ; interface ; Technical Reference Manual ; Arm DynamIQ ; memory map ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "signals ; interface ; Technical Reference Manual ; Arm DynamIQ ; memory map ; registers",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "4729ada0debe0fb5e33e6811d776bf7af662e4018aea0b4f2c22fc4a9652",
        "syslanguage" : [ "English" ],
        "itemid" : "623914888804d00769e9e2df",
        "transactionid" : 863682,
        "title" : "External debug interface ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880790861887,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 266,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807033,
        "syssize" : 266,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880790861887,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
        "syscollection" : "default"
      },
      "Title" : "External debug interface",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "Excerpt" : "External debug interface For information on external debug interface, including debug memory map and debug signals, see the Debug registers and ... External debug interface ProcessorsCortex-A",
      "FirstSentences" : "External debug interface For information on external debug interface, including debug memory map and debug signals, see the Debug registers and Signal descriptions in the Arm DynamIQ Shared Unit ..."
    }, {
      "title" : "Embedded Trace Macrocell",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "excerpt" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell (ETM) ... It contains the following sections: About the ETM. ETM trace unit generation options and resources.",
      "firstSentences" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell (ETM) for the Cortex -X1 core. It contains the following sections: About the ETM. ETM trace unit generation options and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "hbIonBBVQglBxt55",
        "urihash" : "hbIonBBVQglBxt55",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "trace unit ; generation options ; resources",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "trace unit ; generation options ; resources",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "2dcec60d36de2b3ab16980bdf5d2738946a4c9f17ab356ba6b8099c5d37a",
        "syslanguage" : [ "English" ],
        "itemid" : "623914888804d00769e9e2ef",
        "transactionid" : 863682,
        "title" : "Embedded Trace Macrocell ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880770763602,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 431,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807033,
        "syssize" : 431,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880770763602,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "Excerpt" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell (ETM) ... It contains the following sections: About the ETM. ETM trace unit generation options and resources.",
      "FirstSentences" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell (ETM) for the Cortex -X1 core. It contains the following sections: About the ETM. ETM trace unit generation options and ..."
    }, {
      "title" : "Appendices",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Appendices?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "excerpt" : "Appendices Table of Contents A Cortex -X1 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
      "firstSentences" : "Appendices Table of Contents A Cortex -X1 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Appendices ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "WiUBZr1WcGgKr0rU",
        "urihash" : "WiUBZr1WcGgKr0rU",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "a2d63151130d78c354c2c87b7186da5417f7998b3042a5869b287583420b",
        "syslanguage" : [ "English" ],
        "itemid" : "6239148a8804d00769e9e3a3",
        "transactionid" : 863682,
        "title" : "Appendices ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880760000040,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 268,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Appendices?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807049,
        "syssize" : 268,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Appendices?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Appendices?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880760000040,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
        "syscollection" : "default"
      },
      "Title" : "Appendices",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Appendices?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "Excerpt" : "Appendices Table of Contents A Cortex -X1 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
      "FirstSentences" : "Appendices Table of Contents A Cortex -X1 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ..."
    } ],
    "totalNumberOfChildResults" : 480,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
      "document_number" : "101433",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092307",
      "sysurihash" : "7MsoI86n8tFkaJX3",
      "urihash" : "7MsoI86n8tFkaJX3",
      "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "systransactionid" : 863682,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092307,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647907973000,
      "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080880000,
      "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
      "syslanguage" : [ "English" ],
      "itemid" : "623914858804d00769e9e1c2",
      "transactionid" : 863682,
      "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
      "products" : [ "Cortex-X1" ],
      "date" : 1649080880000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101433:r1p2:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080880811839744,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 5055,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080807049,
      "syssize" : 5055,
      "sysdate" : 1649080880000,
      "haslayout" : "1",
      "topparent" : "5092307",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092307,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 325,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "08",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080880000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101433/r1p2/?lang=en",
      "modified" : 1647907973000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080880811839744,
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
    "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
    "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
    "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
  }, {
    "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
    "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "V1xlLeDGf3ZrePPk",
        "urihash" : "V1xlLeDGf3ZrePPk",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "systransactionid" : 863710,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082234000,
        "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea7c",
        "transactionid" : 863710,
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A78" ],
        "date" : 1649082234000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082234217201203,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4955,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082053090,
        "syssize" : 4955,
        "sysdate" : 1649082234000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082234000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082234217201203,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
      "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "2pcN3LñAYrY3Ncik",
        "urihash" : "2pcN3LñAYrY3Ncik",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "39ef53d0a77bb5b5a685db5509e60210e73d56485f488726f0a4ae16e6d2",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea89",
        "transactionid" : 851942,
        "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887334362083,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 2108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 2108,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887334362083,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
      "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ..."
    }, {
      "title" : "Identifying the Cryptographic instructions implemented",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "firstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Identifying the Cryptographic instructions implemented ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "Fk9fQHAOEtEAAM6F",
        "urihash" : "Fk9fQHAOEtEAAM6F",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic instructions ; implemented Software ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic instructions ; implemented Software ; registers",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "687eedaf6b95cd243688d6868fc4bc02372eec2126ae0ad116a6fd5fb24c",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea85",
        "transactionid" : 851942,
        "title" : "Identifying the Cryptographic instructions implemented ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887333478151,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 343,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887333478151,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "syscollection" : "default"
      },
      "Title" : "Identifying the Cryptographic instructions implemented",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "Excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "FirstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary ProcessorsCortex-A",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "VAF4WVCIn1WB4JEH",
        "urihash" : "VAF4WVCIn1WB4JEH",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "9f65220180b24e889c350fc6d047bd2ab179e72c8c0d6020fa83d129a10d",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea87",
        "transactionid" : 851942,
        "title" : "Register summary ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887301526760,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 585,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 585,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887301526760,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary ProcessorsCortex-A",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "document_number" : "101432",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5093383",
      "sysurihash" : "UFaidñzLq1XSTerv",
      "urihash" : "UFaidñzLq1XSTerv",
      "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "systransactionid" : 851942,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5093383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931876000,
      "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
      "attachmentparentid" : 5093383,
      "parentitem" : "623971e48804d00769e9ea7c",
      "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "documenttype" : "html",
      "isattachment" : "5093383",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1647931887000,
      "permanentid" : "2188b27cc6bc7e40494e6131620da2d80a3967d71ea7a828be046e8e9812",
      "syslanguage" : [ "English" ],
      "itemid" : "623971e48804d00769e9ea88",
      "transactionid" : 851942,
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "products" : [ "Cortex-A78" ],
      "date" : 1647931887000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101432:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1647931887372232274,
      "sysisattachment" : "5093383",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5093383,
      "size" : 2788,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1647931884576,
      "syssize" : 2788,
      "sysdate" : 1647931887000,
      "haslayout" : "1",
      "topparent" : "5093383",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5093383,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 158,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1647931887000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "modified" : 1647931876000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1647931887372232274,
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "syscollection" : "default"
    },
    "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "Excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
    "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
  }, {
    "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/622b3a438804d00769e9db1a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "excerpt" : "Change ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 122",
    "firstSentences" : "Arm® CoreSight™ DAP-Lite2 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2016, 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 100572_0201_01_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en",
      "excerpt" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document ... Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference Manual Debug Access Port",
      "firstSentences" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
        "document_number" : "100572",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5084258",
        "sysurihash" : "k3WEQv3mIq2TPcdñ",
        "urihash" : "k3WEQv3mIq2TPcdñ",
        "sysuri" : "https://developer.arm.com/documentation/100572/r2p1/en",
        "systransactionid" : 902346,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1643328000000,
        "topparentid" : 5084258,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647000131000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655114824000,
        "permanentid" : "d6428d811acafa7bc2044c4d000aee9791af6f322f70ae019b962fdd6635",
        "syslanguage" : [ "English" ],
        "itemid" : "622b3a438804d00769e9db18",
        "transactionid" : 902346,
        "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
        "products" : [ "CoreSight DAP-Lite2", "CoreSight SoC-600" ],
        "date" : 1655114824000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100572:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114824761430627,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114820767,
        "syssize" : 220,
        "sysdate" : 1655114824000,
        "haslayout" : "1",
        "topparent" : "5084258",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5084258,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This content describes how CoreSight DAP-Lite2 enables an off-chip debugger to connect to a target system using a low pincount JTAG or Serial Wire interface. The debugger can then control the target processor during a debug session.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114824000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100572/r2p1/?lang=en",
        "modified" : 1655114804000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114824761430627,
        "uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en",
      "Excerpt" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document ... Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference Manual Debug Access Port",
      "FirstSentences" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en",
      "excerpt" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document ... Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference Manual Debug Access Port",
      "firstSentences" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
        "document_number" : "100572",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5084258",
        "sysurihash" : "k3WEQv3mIq2TPcdñ",
        "urihash" : "k3WEQv3mIq2TPcdñ",
        "sysuri" : "https://developer.arm.com/documentation/100572/r2p1/en",
        "systransactionid" : 902346,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1643328000000,
        "topparentid" : 5084258,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647000131000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655114824000,
        "permanentid" : "d6428d811acafa7bc2044c4d000aee9791af6f322f70ae019b962fdd6635",
        "syslanguage" : [ "English" ],
        "itemid" : "622b3a438804d00769e9db18",
        "transactionid" : 902346,
        "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
        "products" : [ "CoreSight DAP-Lite2", "CoreSight SoC-600" ],
        "date" : 1655114824000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100572:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114824761430627,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114820767,
        "syssize" : 220,
        "sysdate" : 1655114824000,
        "haslayout" : "1",
        "topparent" : "5084258",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5084258,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This content describes how CoreSight DAP-Lite2 enables an off-chip debugger to connect to a target system using a low pincount JTAG or Serial Wire interface. The debugger can then control the target processor during a debug session.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114824000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100572/r2p1/?lang=en",
        "modified" : 1655114804000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114824761430627,
        "uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en",
      "Excerpt" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document ... Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference Manual Debug Access Port",
      "FirstSentences" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
      "document_number" : "100572",
      "document_version" : "r2p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5084258",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "sIvzO6hqPYKzGGCS",
      "urihash" : "sIvzO6hqPYKzGGCS",
      "sysuri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
      "systransactionid" : 902346,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1643328000000,
      "topparentid" : 5084258,
      "numberofpages" : 122,
      "sysconcepts" : "assignments ; registers ; transactions ; master interface ; 0xFFFFFFF0 ; programmers model ; Arm Limited ; integration ; css600 ; implementer ; memory address ; read mode ; error response ; architecture ; control signals ; PIDR1",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 5084258,
      "parentitem" : "622b3a438804d00769e9db18",
      "concepts" : "assignments ; registers ; transactions ; master interface ; 0xFFFFFFF0 ; programmers model ; Arm Limited ; integration ; css600 ; implementer ; memory address ; read mode ; error response ; architecture ; control signals ; PIDR1",
      "documenttype" : "pdf",
      "isattachment" : "5084258",
      "sysindexeddate" : 1655114827000,
      "permanentid" : "868e156fbc0fbd64fa012211f61b72f3498c27357330129b37c510283f87",
      "syslanguage" : [ "English" ],
      "itemid" : "622b3a438804d00769e9db1a",
      "transactionid" : 902346,
      "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
      "subject" : "Arm CoreSight DAP-Lite2 Technical Reference Manual. This book\n\t\t\tdescribes the CoreSight DAP-Lite2 System Components and the features available in\n\t\t\tthem.",
      "date" : 1655114827000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100572:r2p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114827402023799,
      "sysisattachment" : "5084258",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5084258,
      "size" : 1202619,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/622b3a438804d00769e9db1a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114823180,
      "syssubject" : "Arm CoreSight DAP-Lite2 Technical Reference Manual. This book\n\t\t\tdescribes the CoreSight DAP-Lite2 System Components and the features available in\n\t\t\tthem.",
      "syssize" : 1202619,
      "sysdate" : 1655114827000,
      "topparent" : "5084258",
      "author" : "Arm Ltd.",
      "label_version" : "r2p1",
      "systopparentid" : 5084258,
      "content_description" : "This content describes how CoreSight DAP-Lite2 enables an off-chip debugger to connect to a target system using a low pincount JTAG or Serial Wire interface. The debugger can then control the target processor during a debug session.",
      "wordcount" : 1824,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114827000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/622b3a438804d00769e9db1a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114827402023799,
      "uri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/622b3a438804d00769e9db1a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "Excerpt" : "Change ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 122",
    "FirstSentences" : "Arm® CoreSight™ DAP-Lite2 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2016, 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 100572_0201_01_en"
  }, {
    "title" : "IMP_IDATA1_EL3, Instruction Register 0",
    "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "clickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "excerpt" : "IMP_IDATA1_EL3, Instruction Register 0 Contains data from a preceding RAMINDEX operation. Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
    "firstSentences" : "IMP_IDATA1_EL3, Instruction Register 0 Contains data from a preceding RAMINDEX operation. Configurations This register is available in all configurations. Attributes Width 64 Functional group ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX3 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "ijNeCQum7plFNsaa",
        "urihash" : "ijNeCQum7plFNsaa",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
        "systransactionid" : 1084187,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1671441486000,
        "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288831ea212bb66250da",
        "transactionid" : 1084187,
        "title" : "Arm CortexX3 Core Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441486000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1671441486273590347,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4702,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441467778,
        "syssize" : 4702,
        "sysdate" : 1671441486000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441486000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1671441486273590347,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "DSU-110 dependent features",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "excerpt" : "DSU-110 dependent features Support for some DynamIQ Shared Unit-110 (DSU-110) features and ... The following table describes which DSU-110 dependent features are supported in your ... Table 1.",
      "firstSentences" : "DSU-110 dependent features Support for some DynamIQ Shared Unit-110 (DSU-110) features and behaviors depends on whether your licensed core supports a particular feature. The following table ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 1084187,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1671441486000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 1084187,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1671441486000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1671441486273590347,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441467778,
          "syssize" : 4702,
          "sysdate" : 1671441486000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441486000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1671441486273590347,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DSU-110 dependent features  ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "LtJkwM1ñYkudSsx1",
        "urihash" : "LtJkwM1ñYkudSsx1",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
        "systransactionid" : 965876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "u2011X3 core ; Shared Unit ; DSU ; features ; u00AE ; Cortex ; DynamIQ ; external signals ; configuration ; Maximum Power Mitigation Mechanism ; connection information ; Cryptographic Extension",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "u2011X3 core ; Shared Unit ; DSU ; features ; u00AE ; Cortex ; DynamIQ ; external signals ; configuration ; Maximum Power Mitigation Mechanism ; connection information ; Cryptographic Extension",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083178000,
        "permanentid" : "b448fbf6d2bac3267443f06f7bded184d9396fbbeedd7c724b198ab404c5",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288b31ea212bb66250e4",
        "transactionid" : 965876,
        "title" : "DSU-110 dependent features  ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083178000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083178240578619,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 1738,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083148603,
        "syssize" : 1738,
        "sysdate" : 1663083178000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083178000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083178240578619,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
        "syscollection" : "default"
      },
      "Title" : "DSU-110 dependent features",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "Excerpt" : "DSU-110 dependent features Support for some DynamIQ Shared Unit-110 (DSU-110) features and ... The following table describes which DSU-110 dependent features are supported in your ... Table 1.",
      "FirstSentences" : "DSU-110 dependent features Support for some DynamIQ Shared Unit-110 (DSU-110) features and behaviors depends on whether your licensed core supports a particular feature. The following table ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "IMP_IDATA1_EL3, Instruction Register 0 ",
      "document_number" : "101593",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5292754",
      "sysurihash" : "jkXñ7LljEñQ99U4r",
      "urihash" : "jkXñ7LljEñQ99U4r",
      "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
      "systransactionid" : 965877,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5292754,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656432776000,
      "sysconcepts" : "configurations ; See individual ; Functional group ; Reset ; register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
      "attachmentparentid" : 5292754,
      "parentitem" : "62bb288831ea212bb66250da",
      "concepts" : "configurations ; See individual ; Functional group ; Reset ; register",
      "documenttype" : "html",
      "isattachment" : "5292754",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1663083185000,
      "permanentid" : "fc0ad28167a73861f313313bd15a33153dee7fae8a8deb12b752e2565108",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb288d31ea212bb662518e",
      "transactionid" : 965877,
      "title" : "IMP_IDATA1_EL3, Instruction Register 0 ",
      "products" : [ "Cortex-X3" ],
      "date" : 1663083185000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "101593:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1663083185939396184,
      "sysisattachment" : "5292754",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5292754,
      "size" : 807,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663083149340,
      "syssize" : 807,
      "sysdate" : 1663083185000,
      "haslayout" : "1",
      "topparent" : "5292754",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292754,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 71,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
      "document_revision" : "0101-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663083185000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
      "modified" : 1663083143000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663083185939396184,
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
      "syscollection" : "default"
    },
    "Title" : "IMP_IDATA1_EL3, Instruction Register 0",
    "Uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "ClickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "Excerpt" : "IMP_IDATA1_EL3, Instruction Register 0 Contains data from a preceding RAMINDEX operation. Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
    "FirstSentences" : "IMP_IDATA1_EL3, Instruction Register 0 Contains data from a preceding RAMINDEX operation. Configurations This register is available in all configurations. Attributes Width 64 Functional group ..."
  }, {
    "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a332f331ea212bb6623380",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "excerpt" : "Document ID: 101516_0201_08_en ... First early access release for r0p1 ... First early access release for r2p0 ... First limited access release for r2p1 ... First early access release for r2p1",
    "firstSentences" : "Arm® CoreLink™ GIC-700 Generic Interrupt Controller Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 08",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "GRMt3BvB1tnoy5dI",
        "urihash" : "GRMt3BvB1tnoy5dI",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862647000,
        "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ec31ea212bb6623249",
        "transactionid" : 900915,
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862647548060389,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5009,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 5009,
        "sysdate" : 1654862647000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862647548060389,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
    },
    "childResults" : [ {
      "title" : "About the GIC-700",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "excerpt" : "About the GIC-700 The GIC-700 is a generic interrupt controller that handles interrupts from peripherals ... The GIC-700 supports a distributed microarchitecture containing several individual ...",
      "firstSentences" : "About the GIC-700 The GIC-700 is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the GIC-700 ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "lutZa3SRBcePyOes",
        "urihash" : "lutZa3SRBcePyOes",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "GIC ; cores ; microarchitecture ; supports ; controller ; multichip ; free-flowing ; transactions ; build scripts ; non-transient dependency ; Stream buses ; enabling packets ; tready signals ; transient backpressure ; physical package ; levels of hierarchy",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "GIC ; cores ; microarchitecture ; supports ; controller ; multichip ; free-flowing ; transactions ; build scripts ; non-transient dependency ; Stream buses ; enabling packets ; tready signals ; transient backpressure ; physical package ; levels of hierarchy",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862648000,
        "permanentid" : "61d436129dada7069d219047266925557e930a3d4ae66b6dfb6e8305523c",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ed31ea212bb6623250",
        "transactionid" : 900915,
        "title" : "About the GIC-700 ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862648000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862648196614004,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 1594,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 1594,
        "sysdate" : 1654862648000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/About-the-GIC-700?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862648196614004,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
        "syscollection" : "default"
      },
      "Title" : "About the GIC-700",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "Excerpt" : "About the GIC-700 The GIC-700 is a generic interrupt controller that handles interrupts from peripherals ... The GIC-700 supports a distributed microarchitecture containing several individual ...",
      "FirstSentences" : "About the GIC-700 The GIC-700 is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture ..."
    }, {
      "title" : "Comparison of GIC-700 and GIC-600",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "excerpt" : "Comparison of GIC-700 and GIC-600 The GIC-700 is the successor to GIC-600 and provides ... The following table lists the main functional differences between GIC-700 and GIC-600. Table 1.",
      "firstSentences" : "Comparison of GIC-700 and GIC-600 The GIC-700 is the successor to GIC-600 and provides many improvements such as compliance with the GICv4.1 architecture. The following table lists the main ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Comparison of GIC-700 and GIC-600 ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "9qqA52Aldd0meeb6",
        "urihash" : "9qqA52Aldd0meeb6",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "GIC ; architecture ; u00D7 ; translations ; transferring ; extensions ; using locked ; Stream interface ; optional AXI4 ; sending vSGIs ; register space ; Memory Partitioning ; functional differences ; u201Cwrites ; Monitoring ; compliance",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "GIC ; architecture ; u00D7 ; translations ; transferring ; extensions ; using locked ; Stream interface ; optional AXI4 ; sending vSGIs ; register space ; Memory Partitioning ; functional differences ; u201Cwrites ; Monitoring ; compliance",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862648000,
        "permanentid" : "4f3908e093fdc67135e895c4d2983641f5c9a416f1a30c84b9dec2de483e",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ed31ea212bb6623254",
        "transactionid" : 900915,
        "title" : "Comparison of GIC-700 and GIC-600 ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862648000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862648155893436,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 2050,
        "sysdate" : 1654862648000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862648155893436,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
        "syscollection" : "default"
      },
      "Title" : "Comparison of GIC-700 and GIC-600",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "Excerpt" : "Comparison of GIC-700 and GIC-600 The GIC-700 is the successor to GIC-600 and provides ... The following table lists the main functional differences between GIC-700 and GIC-600. Table 1.",
      "FirstSentences" : "Comparison of GIC-700 and GIC-600 The GIC-700 is the successor to GIC-600 and provides many improvements such as compliance with the GICv4.1 architecture. The following table lists the main ..."
    }, {
      "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "GRMt3BvB1tnoy5dI",
        "urihash" : "GRMt3BvB1tnoy5dI",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862647000,
        "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ec31ea212bb6623249",
        "transactionid" : 900915,
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862647548060389,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5009,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 5009,
        "sysdate" : 1654862647000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862647548060389,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
    } ],
    "totalNumberOfChildResults" : 246,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "101516",
      "document_version" : "r2p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277361",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "nyGwzy9JtE0muhM3",
      "urihash" : "nyGwzy9JtE0muhM3",
      "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
      "systransactionid" : 900915,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654819200000,
      "topparentid" : 5277361,
      "numberofpages" : 285,
      "sysconcepts" : "configurations ; registers ; GIC ; Functional group ; address offset ; Redistributors ; usage constraints ; Distributor ; signals ; interfaces ; cores ; chips ; rxpy identifier ; gicd ; vPE ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
      "attachmentparentid" : 5277361,
      "parentitem" : "62a332ec31ea212bb6623249",
      "concepts" : "configurations ; registers ; GIC ; Functional group ; address offset ; Redistributors ; usage constraints ; Distributor ; signals ; interfaces ; cores ; chips ; rxpy identifier ; gicd ; vPE ; assignments",
      "documenttype" : "pdf",
      "isattachment" : "5277361",
      "sysindexeddate" : 1654862655000,
      "permanentid" : "a66178d9654c5ba1b79605cb19e142da2d2ab16fe47be32859bd940b6b6f",
      "syslanguage" : [ "English" ],
      "itemid" : "62a332f331ea212bb6623380",
      "transactionid" : 900915,
      "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
      "subject" : "This book is for the Arm\n                                    CoreLink\n                                    GIC-700 Generic Interrupt Controller.",
      "date" : 1654862655000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101516:r2p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1654862655296132767,
      "sysisattachment" : "5277361",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277361,
      "size" : 2728359,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a332f331ea212bb6623380",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654862622523,
      "syssubject" : "This book is for the Arm\n                                    CoreLink\n                                    GIC-700 Generic Interrupt Controller.",
      "syssize" : 2728359,
      "sysdate" : 1654862655000,
      "topparent" : "5277361",
      "author" : "Arm Ltd.",
      "label_version" : "0201",
      "systopparentid" : 5277361,
      "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
      "wordcount" : 4131,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654862655000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a332f331ea212bb6623380",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654862655296132767,
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a332f331ea212bb6623380",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "Excerpt" : "Document ID: 101516_0201_08_en ... First early access release for r0p1 ... First early access release for r2p0 ... First limited access release for r2p1 ... First early access release for r2p1",
    "FirstSentences" : "Arm® CoreLink™ GIC-700 Generic Interrupt Controller Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 08"
  }, {
    "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6337038fda191e7fe057d9d3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "excerpt" : "Change ... No part of this document may be reproduced in any form by any means without the ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates).",
    "firstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101206/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101206/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
      "excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101206",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5351955",
        "sysurihash" : "AwAzkg1F0Xja3MXT",
        "urihash" : "AwAzkg1F0Xja3MXT",
        "sysuri" : "https://developer.arm.com/documentation/101206/0003/en",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663286400000,
        "topparentid" : 5351955,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664549769000,
        "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554954000,
        "permanentid" : "1d9628bcba7fb5472d348449f8533c0453b6b78f8a7c7d9012493d1b958e",
        "syslanguage" : [ "English" ],
        "itemid" : "63370389da191e7fe057d870",
        "transactionid" : 979437,
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554954000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
        "document_id" : "101206:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554954746900908,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5054,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554922030,
        "syssize" : 5054,
        "sysdate" : 1664554954000,
        "haslayout" : "1",
        "topparent" : "5351955",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351955,
        "navigationhierarchiescategories" : [ "Automotive" ],
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
        "wordcount" : 336,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "0003-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554954000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0003/?lang=en",
        "modified" : 1664554878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664554954746900908,
        "uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101206/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
      "Excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ..."
    },
    "childResults" : [ {
      "title" : "About the GIC-600AE",
      "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "printableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "clickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "excerpt" : "About the GIC-600AE The GIC-600AE is a Functional Safety (FuSa) variant of the GIC\\u2011600. The GIC-600AE is a Generic Interrupt Controller (GIC) that handles interrupts from peripherals ...",
      "firstSentences" : "About the GIC-600AE The GIC-600AE is a Functional Safety (FuSa) variant of the GIC\\u2011600. The GIC-600AE is a Generic Interrupt Controller (GIC) that handles interrupts from peripherals to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101206",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5351955",
          "sysurihash" : "AwAzkg1F0Xja3MXT",
          "urihash" : "AwAzkg1F0Xja3MXT",
          "sysuri" : "https://developer.arm.com/documentation/101206/0003/en",
          "systransactionid" : 979437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663286400000,
          "topparentid" : 5351955,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664549769000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664554954000,
          "permanentid" : "1d9628bcba7fb5472d348449f8533c0453b6b78f8a7c7d9012493d1b958e",
          "syslanguage" : [ "English" ],
          "itemid" : "63370389da191e7fe057d870",
          "transactionid" : 979437,
          "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600AE" ],
          "date" : 1664554954000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
          "document_id" : "101206:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664554954746900908,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5054,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664554922030,
          "syssize" : 5054,
          "sysdate" : 1664554954000,
          "haslayout" : "1",
          "topparent" : "5351955",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5351955,
          "navigationhierarchiescategories" : [ "Automotive" ],
          "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
          "wordcount" : 336,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "document_revision" : "0003-04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664554954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101206/0003/?lang=en",
          "modified" : 1664554878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1664554954746900908,
          "uri" : "https://developer.arm.com/documentation/101206/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "Excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the GIC-600AE ",
        "document_number" : "101206",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5351955",
        "sysurihash" : "kIHYSBUsbzCYbkAX",
        "urihash" : "kIHYSBUsbzCYbkAX",
        "sysuri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663286400000,
        "topparentid" : 5351955,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664549769000,
        "sysconcepts" : "GIC ; cores ; microarchitecture ; supports ; distribution ; channels ; free-flowing ; configurations ; transactions ; internally optimized ; build scripts ; non-transient dependency ; Stream buses ; enabling packets ; tready signals ; transient backpressure",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "attachmentparentid" : 5351955,
        "parentitem" : "63370389da191e7fe057d870",
        "concepts" : "GIC ; cores ; microarchitecture ; supports ; distribution ; channels ; free-flowing ; configurations ; transactions ; internally optimized ; build scripts ; non-transient dependency ; Stream buses ; enabling packets ; tready signals ; transient backpressure",
        "documenttype" : "html",
        "isattachment" : "5351955",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554958000,
        "permanentid" : "e38e9af07faf290a6d32b75ea3dbaf8c5073681222ee3eaf396529053c54",
        "syslanguage" : [ "English" ],
        "itemid" : "6337038ada191e7fe057d877",
        "transactionid" : 979437,
        "title" : "About the GIC-600AE ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554958000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
        "document_id" : "101206:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554958018964714,
        "sysisattachment" : "5351955",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5351955,
        "size" : 1574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554922030,
        "syssize" : 1574,
        "sysdate" : 1664554958000,
        "haslayout" : "1",
        "topparent" : "5351955",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351955,
        "navigationhierarchiescategories" : [ "Automotive" ],
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "0003-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554958000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0003/About-the-GIC-600AE?lang=en",
        "modified" : 1664554878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664554958018964714,
        "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
        "syscollection" : "default"
      },
      "Title" : "About the GIC-600AE",
      "Uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "Excerpt" : "About the GIC-600AE The GIC-600AE is a Functional Safety (FuSa) variant of the GIC\\u2011600. The GIC-600AE is a Generic Interrupt Controller (GIC) that handles interrupts from peripherals ...",
      "FirstSentences" : "About the GIC-600AE The GIC-600AE is a Functional Safety (FuSa) variant of the GIC\\u2011600. The GIC-600AE is a Generic Interrupt Controller (GIC) that handles interrupts from peripherals to the ..."
    }, {
      "title" : "Compliance",
      "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "printableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "clickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "excerpt" : "Compliance The GIC-600AE interfaces are compliant with Arm specifications and ... The GIC-600AE is compliant with: Version 3.0 of the Arm GIC architecture ... The AMBA\\u00AE ACE-Lite protocol.",
      "firstSentences" : "Compliance The GIC-600AE interfaces are compliant with Arm specifications and protocols. The GIC-600AE is compliant with: Version 3.0 of the Arm GIC architecture specification. See the Arm\\u00AE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101206",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5351955",
          "sysurihash" : "AwAzkg1F0Xja3MXT",
          "urihash" : "AwAzkg1F0Xja3MXT",
          "sysuri" : "https://developer.arm.com/documentation/101206/0003/en",
          "systransactionid" : 979437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663286400000,
          "topparentid" : 5351955,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664549769000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664554954000,
          "permanentid" : "1d9628bcba7fb5472d348449f8533c0453b6b78f8a7c7d9012493d1b958e",
          "syslanguage" : [ "English" ],
          "itemid" : "63370389da191e7fe057d870",
          "transactionid" : 979437,
          "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600AE" ],
          "date" : 1664554954000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
          "document_id" : "101206:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664554954746900908,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5054,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664554922030,
          "syssize" : 5054,
          "sysdate" : 1664554954000,
          "haslayout" : "1",
          "topparent" : "5351955",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5351955,
          "navigationhierarchiescategories" : [ "Automotive" ],
          "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
          "wordcount" : 336,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "document_revision" : "0003-04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664554954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101206/0003/?lang=en",
          "modified" : 1664554878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1664554954746900908,
          "uri" : "https://developer.arm.com/documentation/101206/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "Excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Compliance ",
        "document_number" : "101206",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5351955",
        "sysurihash" : "Fd9Jtoi2GTbyfYC0",
        "urihash" : "Fd9Jtoi2GTbyfYC0",
        "sysuri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663286400000,
        "topparentid" : 5351955,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664549769000,
        "sysconcepts" : "Stream Protocol Specification ; GIC architecture ; u00AE Generic ; AMBA ; compliant ; interfaces ; AXI4",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "attachmentparentid" : 5351955,
        "parentitem" : "63370389da191e7fe057d870",
        "concepts" : "Stream Protocol Specification ; GIC architecture ; u00AE Generic ; AMBA ; compliant ; interfaces ; AXI4",
        "documenttype" : "html",
        "isattachment" : "5351955",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554957000,
        "permanentid" : "dc792001da9ec75b4d999740019ecd07e1838eb93d1e1a360a59c2b74be3",
        "syslanguage" : [ "English" ],
        "itemid" : "6337038ada191e7fe057d879",
        "transactionid" : 979437,
        "title" : "Compliance ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554957000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
        "document_id" : "101206:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554957975265197,
        "sysisattachment" : "5351955",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5351955,
        "size" : 676,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554922030,
        "syssize" : 676,
        "sysdate" : 1664554957000,
        "haslayout" : "1",
        "topparent" : "5351955",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351955,
        "navigationhierarchiescategories" : [ "Automotive" ],
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "0003-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554957000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
        "modified" : 1664554878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664554957975265197,
        "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
        "syscollection" : "default"
      },
      "Title" : "Compliance",
      "Uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "Excerpt" : "Compliance The GIC-600AE interfaces are compliant with Arm specifications and ... The GIC-600AE is compliant with: Version 3.0 of the Arm GIC architecture ... The AMBA\\u00AE ACE-Lite protocol.",
      "FirstSentences" : "Compliance The GIC-600AE interfaces are compliant with Arm specifications and protocols. The GIC-600AE is compliant with: Version 3.0 of the Arm GIC architecture specification. See the Arm\\u00AE ..."
    }, {
      "title" : "Test features",
      "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "printableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "clickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "excerpt" : "Test features The GIC-600AE provides Design for Test (DFT) signals for test mode. Related information Common control signals Test features",
      "firstSentences" : "Test features The GIC-600AE provides Design for Test (DFT) signals for test mode. Related information Common control signals Test features",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101206",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5351955",
          "sysurihash" : "AwAzkg1F0Xja3MXT",
          "urihash" : "AwAzkg1F0Xja3MXT",
          "sysuri" : "https://developer.arm.com/documentation/101206/0003/en",
          "systransactionid" : 979437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663286400000,
          "topparentid" : 5351955,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664549769000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664554954000,
          "permanentid" : "1d9628bcba7fb5472d348449f8533c0453b6b78f8a7c7d9012493d1b958e",
          "syslanguage" : [ "English" ],
          "itemid" : "63370389da191e7fe057d870",
          "transactionid" : 979437,
          "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600AE" ],
          "date" : 1664554954000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
          "document_id" : "101206:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664554954746900908,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5054,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664554922030,
          "syssize" : 5054,
          "sysdate" : 1664554954000,
          "haslayout" : "1",
          "topparent" : "5351955",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5351955,
          "navigationhierarchiescategories" : [ "Automotive" ],
          "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
          "wordcount" : 336,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "document_revision" : "0003-04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664554954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101206/0003/?lang=en",
          "modified" : 1664554878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1664554954746900908,
          "uri" : "https://developer.arm.com/documentation/101206/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "Excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test features ",
        "document_number" : "101206",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5351955",
        "sysurihash" : "jM0ZðMWP3Fñ4t7ño",
        "urihash" : "jM0ZðMWP3Fñ4t7ño",
        "sysuri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663286400000,
        "topparentid" : 5351955,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664549769000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "attachmentparentid" : 5351955,
        "parentitem" : "63370389da191e7fe057d870",
        "documenttype" : "html",
        "isattachment" : "5351955",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554957000,
        "permanentid" : "07418834662626f34f298bcccf3b37cb93a5ff75c03dc8393301bb99be83",
        "syslanguage" : [ "English" ],
        "itemid" : "6337038ada191e7fe057d87b",
        "transactionid" : 979437,
        "title" : "Test features ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554957000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
        "document_id" : "101206:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554957933330247,
        "sysisattachment" : "5351955",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5351955,
        "size" : 139,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554922030,
        "syssize" : 139,
        "sysdate" : 1664554957000,
        "haslayout" : "1",
        "topparent" : "5351955",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351955,
        "navigationhierarchiescategories" : [ "Automotive" ],
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
        "wordcount" : 15,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "0003-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554957000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
        "modified" : 1664554878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664554957933330247,
        "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
        "syscollection" : "default"
      },
      "Title" : "Test features",
      "Uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "Excerpt" : "Test features The GIC-600AE provides Design for Test (DFT) signals for test mode. Related information Common control signals Test features",
      "FirstSentences" : "Test features The GIC-600AE provides Design for Test (DFT) signals for test mode. Related information Common control signals Test features"
    } ],
    "totalNumberOfChildResults" : 252,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "101206",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5351955",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "YHhpprvfljKJ1VdM",
      "urihash" : "YHhpprvfljKJ1VdM",
      "sysuri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
      "systransactionid" : 979437,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1663286400000,
      "topparentid" : 5351955,
      "numberofpages" : 268,
      "sysconcepts" : "configurations ; GIC ; signals ; interfaces ; Redistributors ; registers ; address offset ; Functional groupSee ; cores ; Distributor ; usage constraints ; register summary ; transactions ; connectivity ; reset ; identifier",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
      "attachmentparentid" : 5351955,
      "parentitem" : "63370389da191e7fe057d870",
      "concepts" : "configurations ; GIC ; signals ; interfaces ; Redistributors ; registers ; address offset ; Functional groupSee ; cores ; Distributor ; usage constraints ; register summary ; transactions ; connectivity ; reset ; identifier",
      "documenttype" : "pdf",
      "isattachment" : "5351955",
      "sysindexeddate" : 1664554963000,
      "permanentid" : "6942d46d9085af3e4fd3398ad4bc2f7a68e4a4f622d5c54d3c2e00e7c8be",
      "syslanguage" : [ "English" ],
      "itemid" : "6337038fda191e7fe057d9d3",
      "transactionid" : 979437,
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "subject" : "This book is the Technical Reference Manual for the Arm\n      CoreLink\n      GIC-600AE Generic Interrupt Controller.",
      "date" : 1664554962000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101206:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664554962702534152,
      "sysisattachment" : "5351955",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5351955,
      "size" : 2619835,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6337038fda191e7fe057d9d3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664554927155,
      "syssubject" : "This book is the Technical Reference Manual for the Arm\n      CoreLink\n      GIC-600AE Generic Interrupt Controller.",
      "syssize" : 2619835,
      "sysdate" : 1664554962000,
      "topparent" : "5351955",
      "author" : "Arm Ltd.",
      "label_version" : "r0p3",
      "systopparentid" : 5351955,
      "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
      "wordcount" : 4163,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664554963000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6337038fda191e7fe057d9d3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664554962702534152,
      "uri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6337038fda191e7fe057d9d3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "Excerpt" : "Change ... No part of this document may be reproduced in any form by any means without the ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates).",
    "FirstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved."
  }, {
    "title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors",
    "uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "clickUri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "excerpt" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is ...",
    "firstSentences" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is described ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mñMJQ",
        "urihash" : "ewxpnWYUov7mñMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mñMJQ",
        "urihash" : "ewxpnWYUov7mñMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    }, {
      "title" : "Debug OS Lock",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared ... Debug OS Lock A76AE",
      "firstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug OS Lock ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "8rTBLde1ZscBIwhð",
        "urihash" : "8rTBLde1ZscBIwhð",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "register accesses ; Lock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "register accesses ; Lock",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "890f37995f55c26bb051f6aa053a56f632ba6105f401b312e0545ebfe327",
        "syslanguage" : [ "English" ],
        "itemid" : "625030bccaabfd7b3c13ee60",
        "transactionid" : 869225,
        "title" : "Debug OS Lock ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519067523005,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498071,
        "syssize" : 290,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519067523005,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "syscollection" : "default"
      },
      "Title" : "Debug OS Lock",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "Excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared ... Debug OS Lock A76AE",
      "FirstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ..."
    }, {
      "title" : "TRCDEVAFF0, Device Affinity Register 0",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "excerpt" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification ... TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] accessible from the external debug ...",
      "firstSentences" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCDEVAFF0, Device Affinity Register 0 ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "Wj0nsicñci8Fi4HK",
        "urihash" : "Wj0nsicñci8Fi4HK",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "TRCDEVAFF0 ; EL1 ; MPIDR ; scheduling purposes ; identification mechanism ; Device Affinity ; register ; interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "TRCDEVAFF0 ; EL1 ; MPIDR ; scheduling purposes ; identification mechanism ; Device Affinity ; register ; interface",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "3eeb7e76738adc133bab74bf9decee99cd4eaac32f7f1321167cc26db5d9",
        "syslanguage" : [ "English" ],
        "itemid" : "625030becaabfd7b3c13ef53",
        "transactionid" : 869225,
        "title" : "TRCDEVAFF0, Device Affinity Register 0 ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519059594995,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 464,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853497993,
        "syssize" : 464,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519059594995,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCDEVAFF0, Device Affinity Register 0",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "Excerpt" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification ... TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] accessible from the external debug ...",
      "FirstSentences" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] ..."
    } ],
    "totalNumberOfChildResults" : 422,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors ",
      "document_number" : "101392",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5230942",
      "sysurihash" : "ðleILTHOhaut1DXI",
      "urihash" : "ðleILTHOhaut1DXI",
      "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
      "systransactionid" : 869225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1648684800000,
      "topparentid" : 5230942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649422516000,
      "sysconcepts" : "unpredictable behaviors ; A76AE core ; u00AE ; Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
      "attachmentparentid" : 5230942,
      "parentitem" : "625030b4caabfd7b3c13ed3a",
      "concepts" : "unpredictable behaviors ; A76AE core ; u00AE ; Cortex",
      "documenttype" : "html",
      "isattachment" : "5230942",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649853519000,
      "permanentid" : "c232e9bb6daf687db1168a502007a424b72abbb35d26b92b77a7b9ae5d2c",
      "syslanguage" : [ "English" ],
      "itemid" : "625030becaabfd7b3c13ef90",
      "transactionid" : 869225,
      "title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors ",
      "products" : [ "Cortex-A76AE" ],
      "date" : 1649853519000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101392:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649853519128825279,
      "sysisattachment" : "5230942",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5230942,
      "size" : 294,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649853498087,
      "syssize" : 294,
      "sysdate" : 1649853519000,
      "haslayout" : "1",
      "topparent" : "5230942",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5230942,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
      "document_revision" : "0101-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649853519000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "modified" : 1649853485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649853519128825279,
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors",
    "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "Excerpt" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is ...",
    "FirstSentences" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is described ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Conﬁdential Page 2 of 463 ... Arm® CoreSight™ System-on-Chip SoC-600M Technical ... Issue: 00",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101883_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "r1p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5318043",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "zjTU7GxaVm6HnVkk",
      "urihash" : "zjTU7GxaVm6HnVkk",
      "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "systransactionid" : 932251,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1659484800000,
      "topparentid" : 5318043,
      "numberofpages" : 463,
      "sysconcepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 5318043,
      "parentitem" : "62ea3e5d7f3fe649b20b3f20",
      "concepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "5318043",
      "sysindexeddate" : 1659519552000,
      "permanentid" : "c1d34fcd98b550e28434a3e98b421e79e5e8c24da97c55b8f9823e32bfe3",
      "syslanguage" : [ "English" ],
      "itemid" : "62ea3e5d7f3fe649b20b3f22",
      "transactionid" : 932251,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "date" : 1659519551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:r1p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659519551442767997,
      "sysisattachment" : "5318043",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5318043,
      "size" : 3362074,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659519522550,
      "syssubject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "syssize" : 3362074,
      "sysdate" : 1659519551000,
      "topparent" : "5318043",
      "author" : "Arm Ltd.",
      "label_version" : "r1p1",
      "systopparentid" : 5318043,
      "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
      "wordcount" : 3515,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659519552000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659519551442767997,
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "Excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Conﬁdential Page 2 of 463 ... Arm® CoreSight™ System-on-Chip SoC-600M Technical ... Issue: 00",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101883_ ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "document_number" : "10086",
      "document_version" : "0402",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277354",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ZñcZ2bMOðbWCcMj4",
      "urihash" : "ZñcZ2bMOðbWCcMj4",
      "sysuri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "systransactionid" : 900161,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654646400000,
      "topparentid" : 5277354,
      "numberofpages" : 727,
      "sysconcepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 5277354,
      "parentitem" : "62a1aad9b334256d9ea8b31d",
      "concepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "documenttype" : "pdf",
      "isattachment" : "5277354",
      "sysindexeddate" : 1654762317000,
      "permanentid" : "088ffbd5183e63968d7804da3f07ae5ee80768b98b4a1ebb39d9682d0258",
      "syslanguage" : [ "English" ],
      "itemid" : "62a1aad9b334256d9ea8b31f",
      "transactionid" : 900161,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "subject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "date" : 1654762316000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "10086:0402:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654762316427255259,
      "sysisattachment" : "5277354",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277354,
      "size" : 5194922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654762243812,
      "syssubject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "syssize" : 5194922,
      "sysdate" : 1654762316000,
      "topparent" : "5277354",
      "author" : "Arm Ltd.",
      "label_version" : "r4p2",
      "systopparentid" : 5277354,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4508,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654762317000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654762316427255259,
      "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "Uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "Excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ..."
  }, {
    "title" : "Can you explain the \"range 0-3\" in the AXI configuration?",
    "uri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005147/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can you explain the \"range 0-3\" in the AXI configuration? ",
      "document_number" : "ka005147",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315766",
      "sysurihash" : "xPKrd6OaT3S1hdPg",
      "urihash" : "xPKrd6OaT3S1hdPg",
      "sysuri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
      "systransactionid" : 924845,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1658814202000,
      "topparentid" : 5315766,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658814286000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1658814311000,
      "permanentid" : "7a009a45944225636214e414a0e6253e9dd24832bcec8030aa277c5dba1b",
      "syslanguage" : [ "English" ],
      "itemid" : "62df7f4e7f3fe649b20b376f",
      "transactionid" : 924845,
      "title" : "Can you explain the \"range 0-3\" in the AXI configuration? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1658814311000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005147:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658814311055871253,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658814308587,
      "syssize" : 63,
      "sysdate" : 1658814311000,
      "haslayout" : "1",
      "topparent" : "5315766",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315766,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658814311000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005147/1-0/?lang=en",
      "modified" : 1658814286000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658814311055871253,
      "uri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can you explain the \"range 0-3\" in the AXI configuration?",
    "Uri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005147/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can I have more information about the security and privilege settings described in the documentation?",
    "uri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005146/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can I have more information about the security and privilege settings described in the documentation? ",
      "document_number" : "ka005146",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315765",
      "sysurihash" : "XGQfpðsKIW84ñVh3",
      "urihash" : "XGQfpðsKIW84ñVh3",
      "sysuri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
      "systransactionid" : 924795,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1658811414000,
      "topparentid" : 5315765,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658811441000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1658811454000,
      "permanentid" : "04373b32b69ee132712bf251312cf10c1a095e3e8ebba1f3a5f2d61c91a2",
      "syslanguage" : [ "English" ],
      "itemid" : "62df74319a00b253d2042f40",
      "transactionid" : 924795,
      "title" : "Can I have more information about the security and privilege settings described in the documentation? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1658811454000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005146:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658811454379951709,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658811452353,
      "syssize" : 63,
      "sysdate" : 1658811454000,
      "haslayout" : "1",
      "topparent" : "5315765",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315765,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658811454000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005146/1-0/?lang=en",
      "modified" : 1658811441000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658811454379951709,
      "uri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I have more information about the security and privilege settings described in the documentation?",
    "Uri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005146/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features?",
    "uri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004596/1-0/en",
    "excerpt" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non ... Accordingly, some features need corresponding support in AMBA interfaces. ... KBA",
    "firstSentences" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non-confidential Summary The A-profile architecture keeps evolving to meet ecosystem needs.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features? ",
      "document_number" : "ka004596",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4883158",
      "sysurihash" : "vWjBWBDIbO1Iuwvy",
      "urihash" : "vWjBWBDIbO1Iuwvy",
      "sysuri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
      "systransactionid" : 924257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658741554000,
      "topparentid" : 4883158,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658741659000,
      "sysconcepts" : "architecture features ; AMBA bus ; support Armv8",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "concepts" : "architecture features ; AMBA bus ; support Armv8",
      "documenttype" : "html",
      "sysindexeddate" : 1658741738000,
      "permanentid" : "e51b72fd6c9979acac960bdd3e138e276307f54c0e92f0b794fd0d28d7e9",
      "syslanguage" : [ "English" ],
      "itemid" : "62de639b9a00b253d2042e73",
      "transactionid" : 924257,
      "title" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features? ",
      "products" : [ "AR500", "Armv8-A" ],
      "date" : 1658741738000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004596:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658741738525305222,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 679,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658741711092,
      "syssize" : 679,
      "sysdate" : 1658741738000,
      "haslayout" : "1",
      "topparent" : "4883158",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4883158,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658741738000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004596/1-0/?lang=en",
      "modified" : 1658741659000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658741738525305222,
      "uri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features?",
    "Uri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004596/1-0/en",
    "Excerpt" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non ... Accordingly, some features need corresponding support in AMBA interfaces. ... KBA",
    "FirstSentences" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non-confidential Summary The A-profile architecture keeps evolving to meet ecosystem needs."
  }, {
    "title" : "How does CoreSight support the Memory Tagging Extension",
    "uri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005145/1-0/en",
    "excerpt" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary ... Answer The MTE is introduced in the Armv8.5 version of the ARMv8-A architecture as an ...",
    "firstSentences" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary I want to implement CoreSight to support the MTE, and I wonder how CoreSight supports the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How does CoreSight support the Memory Tagging Extension  ",
      "document_number" : "ka005145",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315556",
      "sysurihash" : "I5bLSkeOpy4wHUPw",
      "urihash" : "I5bLSkeOpy4wHUPw",
      "sysuri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
      "systransactionid" : 924197,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658729732000,
      "topparentid" : 5315556,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658729840000,
      "sysconcepts" : "Technical Reference Manual ; MTE ; Memory Tagging ; architecture ; extension ; CoreSight ; AXI ; SoC ; Protocol Specification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "Technical Reference Manual ; MTE ; Memory Tagging ; architecture ; extension ; CoreSight ; AXI ; SoC ; Protocol Specification",
      "documenttype" : "html",
      "sysindexeddate" : 1658729856000,
      "permanentid" : "fd0d84f80ec85767ba6fe960185f50a0d5fa18a1b2aa688f656ed0b51f7a",
      "syslanguage" : [ "English" ],
      "itemid" : "62de3570b334256d9ea8fd0a",
      "transactionid" : 924197,
      "title" : "How does CoreSight support the Memory Tagging Extension  ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1658729856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005145:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658729856619942898,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1079,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658729853818,
      "syssize" : 1079,
      "sysdate" : 1658729856000,
      "haslayout" : "1",
      "topparent" : "5315556",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315556,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 81,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658729856000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005145/1-0/?lang=en",
      "modified" : 1658729840000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658729856619942898,
      "uri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How does CoreSight support the Memory Tagging Extension",
    "Uri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005145/1-0/en",
    "Excerpt" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary ... Answer The MTE is introduced in the Armv8.5 version of the ARMv8-A architecture as an ...",
    "FirstSentences" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary I want to implement CoreSight to support the MTE, and I wonder how CoreSight supports the ..."
  }, {
    "title" : "Is it advised to instantiate a library cell instead of a generic RTL?",
    "uri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005014/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005014/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Is it advised to instantiate a library cell instead of a generic RTL? ",
      "document_number" : "ka005014",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5089321",
      "sysurihash" : "yihW4LpP4CJ6B6hg",
      "urihash" : "yihW4LpP4CJ6B6hg",
      "sysuri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
      "systransactionid" : 864255,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1647515147000,
      "topparentid" : 5089321,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647515162000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649148629000,
      "permanentid" : "17812c5df58171dc4c07c12fd71843bf7941dd608753df40a3b60b23dc8e",
      "syslanguage" : [ "English" ],
      "itemid" : "6233161a8804d00769e9db97",
      "transactionid" : 864255,
      "title" : "Is it advised to instantiate a library cell instead of a generic RTL? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1649148629000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005014:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148629839819191,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005014/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148453893,
      "syssize" : 63,
      "sysdate" : 1649148629000,
      "haslayout" : "1",
      "topparent" : "5089321",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5089321,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148629000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005014/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005014/1-0/?lang=en",
      "modified" : 1647515162000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148629839819191,
      "uri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is it advised to instantiate a library cell instead of a generic RTL?",
    "Uri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005014/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005014/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Why is the EDSCR register reporting an error when I am injecting T32 instructions using EDITR?",
    "uri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004962/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004962/1-0/en",
    "excerpt" : "Article ID: KA004962 Applies To: Armv8-A, Armv8-R Confidentiality: Customer Non-confidential Summary ... For processor cores running Aarch32 code the instructions must be from the T32 ... KBA",
    "firstSentences" : "Article ID: KA004962 Applies To: Armv8-A, Armv8-R Confidentiality: Customer Non-confidential Summary The EDITR register can be used to inject instructions into the pipeline of a Cortex-A or Cortex ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Why is the EDSCR register reporting an error when I am injecting T32 instructions using EDITR? ",
      "document_number" : "ka004962",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5048178",
      "sysurihash" : "vUyñrZLe2tRyk6GD",
      "urihash" : "vUyñrZLe2tRyk6GD",
      "sysuri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
      "systransactionid" : 864255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1643889521000,
      "topparentid" : 5048178,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1643889580000,
      "sysconcepts" : "instructions ; typical mistakes ; EDSCR ; Second halfword ; reference manual ; EDITR register ; execution ; H2 ; running Aarch32 ; processor cores ; manipulation",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
      "concepts" : "instructions ; typical mistakes ; EDSCR ; Second halfword ; reference manual ; EDITR register ; execution ; H2 ; running Aarch32 ; processor cores ; manipulation",
      "documenttype" : "html",
      "sysindexeddate" : 1649148614000,
      "permanentid" : "c4105896e633f6ad3de2fe57dce4432abf1680abd3cc091002dc4bbf3c7d",
      "syslanguage" : [ "English" ],
      "itemid" : "61fbc3acfa8173727a1b7348",
      "transactionid" : 864255,
      "title" : "Why is the EDSCR register reporting an error when I am injecting T32 instructions using EDITR? ",
      "products" : [ "Armv8-A", "Armv8-R" ],
      "date" : 1649148614000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004962:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148614955458556,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2008,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004962/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148336074,
      "syssize" : 2008,
      "sysdate" : 1649148614000,
      "haslayout" : "1",
      "topparent" : "5048178",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5048178,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148614000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004962/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004962/1-0/?lang=en",
      "modified" : 1643889580000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148614955458556,
      "uri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why is the EDSCR register reporting an error when I am injecting T32 instructions using EDITR?",
    "Uri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004962/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004962/1-0/en",
    "Excerpt" : "Article ID: KA004962 Applies To: Armv8-A, Armv8-R Confidentiality: Customer Non-confidential Summary ... For processor cores running Aarch32 code the instructions must be from the T32 ... KBA",
    "FirstSentences" : "Article ID: KA004962 Applies To: Armv8-A, Armv8-R Confidentiality: Customer Non-confidential Summary The EDITR register can be used to inject instructions into the pipeline of a Cortex-A or Cortex ..."
  }, {
    "title" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53?",
    "uri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005143/1-0/en",
    "excerpt" : "Use this method: BUS_ACCESS = Cacheable Traffic + Non-cacheable Traffic + Write streaming Where: ... How can I get the CPU stall time (numbers of cycles) wasted for instruction/data ... KBA",
    "firstSentences" : "Article ID: KA005143 Applies To: Armv8-A, Cortex-A53 Confidentiality: Customer Non-confidential Summary Performance Monitoring Unit (PMU) is used to identify and eliminate performance bottlenecks, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53? ",
      "document_number" : "ka005143",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315764",
      "sysurihash" : "26xñlWKno65an0ZV",
      "urihash" : "26xñlWKno65an0ZV",
      "sysuri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
      "systransactionid" : 924708,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658800196000,
      "topparentid" : 5315764,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658800239000,
      "sysconcepts" : "PMU events ; cache ; cacheable memory ; CPU stall ; Advanced Microcontroller Bus Architecture ; A53 ; Answer Cortex ; instruction ; Non-cacheable Traffic ; interface transactions ; refilling behaviors ; performance testing ; arbitration",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "concepts" : "PMU events ; cache ; cacheable memory ; CPU stall ; Advanced Microcontroller Bus Architecture ; A53 ; Answer Cortex ; instruction ; Non-cacheable Traffic ; interface transactions ; refilling behaviors ; performance testing ; arbitration",
      "documenttype" : "html",
      "sysindexeddate" : 1658800262000,
      "permanentid" : "136c13e7d7e0d20135675dd228317720df2c61997c46f84fa94e613ad06d",
      "syslanguage" : [ "English" ],
      "itemid" : "62df486f9a00b253d2042f3d",
      "transactionid" : 924708,
      "title" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53? ",
      "products" : [ "Armv8-A", "Cortex-A53", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP127", "MP127-PRU", "MP127-TRM", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB202", "ZB203", "ZB305", "ZB509" ],
      "date" : 1658800261000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005143:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658800261959298453,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2399,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658800249971,
      "syssize" : 2399,
      "sysdate" : 1658800261000,
      "haslayout" : "1",
      "topparent" : "5315764",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315764,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 176,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658800262000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005143/1-0/?lang=en",
      "modified" : 1658800239000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658800261959298453,
      "uri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53?",
    "Uri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005143/1-0/en",
    "Excerpt" : "Use this method: BUS_ACCESS = Cacheable Traffic + Non-cacheable Traffic + Write streaming Where: ... How can I get the CPU stall time (numbers of cycles) wasted for instruction/data ... KBA",
    "FirstSentences" : "Article ID: KA005143 Applies To: Armv8-A, Cortex-A53 Confidentiality: Customer Non-confidential Summary Performance Monitoring Unit (PMU) is used to identify and eliminate performance bottlenecks, ..."
  }, {
    "title" : "An ELA program is not working as expected in simulation",
    "uri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004991/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004991/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "An ELA program is not working as expected in simulation ",
      "document_number" : "ka004991",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5051859",
      "sysurihash" : "i7MeZWoHUñ7n5zV1",
      "urihash" : "i7MeZWoHUñ7n5zV1",
      "sysuri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
      "systransactionid" : 864319,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1644923700000,
      "topparentid" : 5051859,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1644923846000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649151602000,
      "permanentid" : "ccb8307c935c53170037028ed6a6f3f61cec17214b31f412885f732caf0a",
      "syslanguage" : [ "English" ],
      "itemid" : "620b8bc60ca305732a3a5ca3",
      "transactionid" : 864319,
      "title" : "An ELA program is not working as expected in simulation ",
      "products" : [ "CoreSight ELA-500", "CoreSight ELA-600 Embedded Logic Analyzer", "TM300", "TM300-GRP", "TM310", "TM310-GRP", "TM310-PRU", "TM310-TRM", "ZB448", "ZB449", "ZB450" ],
      "date" : 1649151602000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004991:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151602745486196,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004991/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151280298,
      "syssize" : 63,
      "sysdate" : 1649151602000,
      "haslayout" : "1",
      "topparent" : "5051859",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5051859,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151602000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004991/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004991/1-0/?lang=en",
      "modified" : 1644923846000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151602745486196,
      "uri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "An ELA program is not working as expected in simulation",
    "Uri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004991/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004991/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How is instruction timing affected by the FEAT_DIT architectural feature?",
    "uri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005181/1-0/en",
    "excerpt" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j ... Unit, DynamIQ Shared Unit 110, GPU-initiated Rowhammer Attack, Mali GPU Driver ... KBA",
    "firstSentences" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j Vulnerabilities, Arm Security Center, Armv8-M Stack Sealing Vulnerability, Cortex-A, Cortex-A12, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How is instruction timing affected by the FEAT_DIT architectural feature?  ",
      "document_number" : "ka005181",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5321623",
      "sysurihash" : "rFWZ39HGRdRKXtqZ",
      "urihash" : "rFWZ39HGRdRKXtqZ",
      "sysuri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
      "systransactionid" : 959628,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1662480001000,
      "topparentid" : 5321623,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662480092000,
      "sysconcepts" : "DIT ; timing variation ; processor implementations ; Arm Architecture ; processioning instructions ; FEAT ; CPU ; manner ; EL1 register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "620e62a7a86fc5098c33c1a2|6214e44aa86fc5098c33c1aa", "620e62a7a86fc5098c33c1a2|621e493ca86fc5098c33c1cc", "620e62a7a86fc5098c33c1a2|6214e381a86fc5098c33c1a6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "620e62a7a86fc5098c33c1a2|6214e408a86fc5098c33c1a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "620e62a7a86fc5098c33c1a2|61f7f2439a76f3442c034f02", "620e62a7a86fc5098c33c1a2|6214e4aea86fc5098c33c1ae" ],
      "concepts" : "DIT ; timing variation ; processor implementations ; Arm Architecture ; processioning instructions ; FEAT ; CPU ; manner ; EL1 register",
      "documenttype" : "html",
      "sysindexeddate" : 1662480146000,
      "permanentid" : "7bbe94f04d27610e17393e11323c412c0515db4ae2cbb3cd43b4bfbc1dbd",
      "syslanguage" : [ "English" ],
      "itemid" : "63176edcce77a54a32db35da",
      "transactionid" : 959628,
      "title" : "How is instruction timing affected by the FEAT_DIT architectural feature?  ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "Arm Compiler 5 Stack Protection Vulnerability", "Arm Log4j Vulnerabilities", "Armv8-M Stack Sealing Vulnerability", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A15", "Cortex-A17", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-A8", "Cortex-A9", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "GPU-initiated Rowhammer Attack", "KLMKT-QS-00044", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP048", "MP049", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP076", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP127", "MP127-PRU", "MP127-TRM", "MP128", "MP135", "MP154", "MP155", "MP164", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Mali GPU Driver Vulnerabilities", "Neoverse E1", "Neoverse N1", "Neoverse N2", "Neoverse Performance", "Neoverse V1", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "Speculative Processor Vulnerability", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "VLLDM Instruction Security Vulnerability", "ZA076", "ZA077", "ZA640", "ZA644", "ZA645", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA802", "ZA803", "ZA804", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA951", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892" ],
      "date" : 1662480146000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005181:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662480146049427174,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2996,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662480137815,
      "syssize" : 2996,
      "sysdate" : 1662480146000,
      "haslayout" : "1",
      "topparent" : "5321623",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5321623,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "Arm Security Center|Arm Compiler 5 Stack Protection Vulnerability", "Arm Security Center|Arm Log4j Vulnerabilities", "Arm Security Center|Armv8-M Stack Sealing Vulnerability", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "Arm Security Center|GPU-initiated Rowhammer Attack", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "Neoverse|Neoverse Performance", "Arm Security Center|Speculative Processor Vulnerability", "Arm Security Center|VLLDM Instruction Security Vulnerability" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Arm Security Center", "Arm Security Center|Speculative Processor Vulnerability", "Arm Security Center|Armv8-M Stack Sealing Vulnerability", "Arm Security Center|GPU-initiated Rowhammer Attack", "Arm Security Center|Arm Compiler 5 Stack Protection Vulnerability", "Arm Security Center|VLLDM Instruction Security Vulnerability", "Arm Security Center|Arm Log4j Vulnerabilities" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662480146000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005181/1-0/?lang=en",
      "modified" : 1662480092000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662480146049427174,
      "uri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How is instruction timing affected by the FEAT_DIT architectural feature?",
    "Uri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005181/1-0/en",
    "Excerpt" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j ... Unit, DynamIQ Shared Unit 110, GPU-initiated Rowhammer Attack, Mali GPU Driver ... KBA",
    "FirstSentences" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j Vulnerabilities, Arm Security Center, Armv8-M Stack Sealing Vulnerability, Cortex-A, Cortex-A12, Cortex- ..."
  } ]
}