

================================================================
== Vivado HLS Report for 'bit_reverse'
================================================================
* Date:           Thu Jul 13 06:56:23 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_sw.proj
* Solution:       solution6
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.704 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2049|     3073| 20.490 us | 30.730 us |  2049|  3073|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_reverse_loop  |     2048|     3072|   2 ~ 3  |          -|          -|  1024|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.75ns)   --->   "br label %1" [fft_sw.cpp:21]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%input_assign = phi i11 [ 0, %0 ], [ %i, %._crit_edge ]"   --->   Operation 6 'phi' 'input_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.85ns)   --->   "%icmp_ln21 = icmp eq i11 %input_assign, -1024" [fft_sw.cpp:21]   --->   Operation 7 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 8 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.94ns)   --->   "%i = add i11 %input_assign, 1" [fft_sw.cpp:21]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %4, label %2" [fft_sw.cpp:21]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [fft_sw.cpp:21]   --->   Operation 11 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%reversed = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %input_assign, i32 9, i32 0)" [fft_sw.cpp:9->fft_sw.cpp:22]   --->   Operation 12 'partselect' 'reversed' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i10 %reversed to i11" [fft_sw.cpp:9->fft_sw.cpp:22]   --->   Operation 13 'zext' 'zext_ln9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp ugt i11 %input_assign, %zext_ln9" [fft_sw.cpp:23]   --->   Operation 14 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %._crit_edge, label %3" [fft_sw.cpp:23]   --->   Operation 15 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %reversed to i64" [fft_sw.cpp:26]   --->   Operation 16 'zext' 'zext_ln26' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%X_R_V_addr_2 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln26" [fft_sw.cpp:26]   --->   Operation 17 'getelementptr' 'X_R_V_addr_2' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr_2, align 4" [fft_sw.cpp:26]   --->   Operation 18 'load' 'X_R_V_load' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%X_I_V_addr_2 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln26" [fft_sw.cpp:31]   --->   Operation 19 'getelementptr' 'X_I_V_addr_2' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr_2, align 4" [fft_sw.cpp:31]   --->   Operation 20 'load' 'X_I_V_load' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [fft_sw.cpp:35]   --->   Operation 21 'ret' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i11 %input_assign to i64" [fft_sw.cpp:25]   --->   Operation 22 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln25" [fft_sw.cpp:25]   --->   Operation 23 'getelementptr' 'X_R_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.35ns)   --->   "%temp_V = load i22* %X_R_V_addr, align 4" [fft_sw.cpp:25]   --->   Operation 24 'load' 'temp_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 25 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr_2, align 4" [fft_sw.cpp:26]   --->   Operation 25 'load' 'X_R_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 26 [1/1] (1.35ns)   --->   "store i22 %X_R_V_load, i22* %X_R_V_addr, align 4" [fft_sw.cpp:26]   --->   Operation 26 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln25" [fft_sw.cpp:30]   --->   Operation 27 'getelementptr' 'X_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.35ns)   --->   "%temp_V_1 = load i22* %X_I_V_addr, align 4" [fft_sw.cpp:30]   --->   Operation 28 'load' 'temp_V_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 29 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr_2, align 4" [fft_sw.cpp:31]   --->   Operation 29 'load' 'X_I_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 30 [1/1] (1.35ns)   --->   "store i22 %X_I_V_load, i22* %X_I_V_addr, align 4" [fft_sw.cpp:31]   --->   Operation 30 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 31 [1/2] (1.35ns)   --->   "%temp_V = load i22* %X_R_V_addr, align 4" [fft_sw.cpp:25]   --->   Operation 31 'load' 'temp_V' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 32 [1/1] (1.35ns)   --->   "store i22 %temp_V, i22* %X_R_V_addr_2, align 4" [fft_sw.cpp:27]   --->   Operation 32 'store' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 33 [1/2] (1.35ns)   --->   "%temp_V_1 = load i22* %X_I_V_addr, align 4" [fft_sw.cpp:30]   --->   Operation 33 'load' 'temp_V_1' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 34 [1/1] (1.35ns)   --->   "store i22 %temp_V_1, i22* %X_I_V_addr_2, align 4" [fft_sw.cpp:32]   --->   Operation 34 'store' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fft_sw.cpp:33]   --->   Operation 35 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [fft_sw.cpp:21]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln21               (br               ) [ 01111]
input_assign          (phi              ) [ 00110]
icmp_ln21             (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
i                     (add              ) [ 01111]
br_ln21               (br               ) [ 00000]
specloopname_ln21     (specloopname     ) [ 00000]
reversed              (partselect       ) [ 00000]
zext_ln9              (zext             ) [ 00000]
icmp_ln23             (icmp             ) [ 00111]
br_ln23               (br               ) [ 00000]
zext_ln26             (zext             ) [ 00000]
X_R_V_addr_2          (getelementptr    ) [ 00011]
X_I_V_addr_2          (getelementptr    ) [ 00011]
ret_ln35              (ret              ) [ 00000]
zext_ln25             (zext             ) [ 00000]
X_R_V_addr            (getelementptr    ) [ 00101]
X_R_V_load            (load             ) [ 00000]
store_ln26            (store            ) [ 00000]
X_I_V_addr            (getelementptr    ) [ 00101]
X_I_V_load            (load             ) [ 00000]
store_ln31            (store            ) [ 00000]
temp_V                (load             ) [ 00000]
store_ln27            (store            ) [ 00000]
temp_V_1              (load             ) [ 00000]
store_ln32            (store            ) [ 00000]
br_ln33               (br               ) [ 00000]
br_ln21               (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="X_R_V_addr_2_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="22" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="10" slack="0"/>
<pin id="30" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_2/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="10" slack="0"/>
<pin id="35" dir="0" index="1" bw="22" slack="0"/>
<pin id="36" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="37" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_V_load/2 temp_V/3 store_ln26/3 store_ln27/4 "/>
</bind>
</comp>

<comp id="39" class="1004" name="X_I_V_addr_2_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="22" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="10" slack="0"/>
<pin id="43" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_2/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="10" slack="0"/>
<pin id="48" dir="0" index="1" bw="22" slack="0"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_V_load/2 temp_V_1/3 store_ln31/3 store_ln32/4 "/>
</bind>
</comp>

<comp id="52" class="1004" name="X_R_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="22" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="11" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="X_I_V_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="22" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="11" slack="0"/>
<pin id="65" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1005" name="input_assign_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="1"/>
<pin id="72" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_assign (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_assign_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="11" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_assign/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln21_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="0"/>
<pin id="84" dir="0" index="1" bw="11" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="reversed_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="reversed/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln9_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln23_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln26_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln25_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="1"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="134" class="1005" name="icmp_ln23_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="2"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="138" class="1005" name="X_R_V_addr_2_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="1"/>
<pin id="140" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="X_I_V_addr_2_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="1"/>
<pin id="145" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="X_R_V_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="1"/>
<pin id="150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="153" class="1005" name="X_I_V_addr_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="1"/>
<pin id="155" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="24" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="24" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="39" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="52" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="60"><net_src comp="33" pin="3"/><net_sink comp="33" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="69"><net_src comp="46" pin="3"/><net_sink comp="46" pin=1"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="86"><net_src comp="74" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="74" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="74" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="94" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="74" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="94" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="123"><net_src comp="70" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="132"><net_src comp="88" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="137"><net_src comp="108" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="26" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="146"><net_src comp="39" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="151"><net_src comp="52" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="156"><net_src comp="61" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="46" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R_V | {3 4 }
	Port: X_I_V | {3 4 }
 - Input state : 
	Port: bit_reverse : X_R_V | {2 3 4 }
	Port: bit_reverse : X_I_V | {2 3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln21 : 1
		i : 1
		br_ln21 : 2
		reversed : 1
		zext_ln9 : 2
		icmp_ln23 : 3
		br_ln23 : 4
		zext_ln26 : 2
		X_R_V_addr_2 : 3
		X_R_V_load : 4
		X_I_V_addr_2 : 3
		X_I_V_load : 4
	State 3
		X_R_V_addr : 1
		temp_V : 2
		store_ln26 : 2
		X_I_V_addr : 1
		temp_V_1 : 2
		store_ln31 : 2
	State 4
		store_ln27 : 1
		store_ln32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln21_fu_82 |    0    |    13   |
|          | icmp_ln23_fu_108 |    0    |    13   |
|----------|------------------|---------|---------|
|    add   |      i_fu_88     |    0    |    18   |
|----------|------------------|---------|---------|
|partselect|  reversed_fu_94  |    0    |    0    |
|----------|------------------|---------|---------|
|          |  zext_ln9_fu_104 |    0    |    0    |
|   zext   | zext_ln26_fu_114 |    0    |    0    |
|          | zext_ln25_fu_120 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    44   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|X_I_V_addr_2_reg_143|   10   |
| X_I_V_addr_reg_153 |   10   |
|X_R_V_addr_2_reg_138|   10   |
| X_R_V_addr_reg_148 |   10   |
|      i_reg_129     |   11   |
|  icmp_ln23_reg_134 |    1   |
| input_assign_reg_70|   11   |
+--------------------+--------+
|        Total       |   63   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_33  |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_46  |  p0  |   4  |  10  |   40   ||    21   |
| input_assign_reg_70 |  p0  |   2  |  11  |   22   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   102  ||  3.984  ||    51   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   51   |
|  Register |    -   |   63   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   63   |   95   |
+-----------+--------+--------+--------+
