<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1370pt" height="553pt"
 viewBox="0.00 0.00 1370.00 553.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 549)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-549 1366,-549 1366,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1342,-8 1342,-8 1348,-8 1354,-14 1354,-20 1354,-20 1354,-525 1354,-525 1354,-531 1348,-537 1342,-537 1342,-537 20,-537 20,-537 14,-537 8,-531 8,-525 8,-525 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="681" y="-521.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="681" y="-506.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:2147483647&#10;\memories&#61;system.mem_ctrls0 system.mem_ctrls1&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1334,-16 1334,-16 1340,-16 1346,-22 1346,-28 1346,-28 1346,-479 1346,-479 1346,-485 1340,-491 1334,-491 1334,-491 28,-491 28,-491 22,-491 16,-485 16,-479 16,-479 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="681" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="681" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleSeSystem</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M170,-171C170,-171 294,-171 294,-171 300,-171 306,-177 306,-183 306,-183 306,-250 306,-250 306,-256 300,-262 294,-262 294,-262 170,-262 170,-262 164,-262 158,-256 158,-250 158,-250 158,-183 158,-183 158,-177 164,-171 170,-171"/>
<text text-anchor="middle" x="232" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="232" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust7" class="cluster"><title>cluster_system_cpu_cluster</title>
<g id="a_clust7"><a xlink:title="eventq_index&#61;0&#10;\thermal_domain&#61;Null">
<path fill="#bab6ae" stroke="#000000" d="M326,-24C326,-24 1326,-24 1326,-24 1332,-24 1338,-30 1338,-36 1338,-36 1338,-388 1338,-388 1338,-394 1332,-400 1326,-400 1326,-400 326,-400 326,-400 320,-400 314,-394 314,-388 314,-388 314,-36 314,-36 314,-30 320,-24 326,-24"/>
<text text-anchor="middle" x="826" y="-384.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_cluster </text>
<text text-anchor="middle" x="826" y="-369.8" font-family="Arial" font-size="14.00" fill="#000000">: CpuCluster</text>
</a>
</g>
</g>
<g id="clust8" class="cluster"><title>cluster_system_cpu_cluster_toL2Bus</title>
<g id="a_clust8"><a xlink:title="clk_domain&#61;system.cpu_cluster.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.cpu_cluster.toL2Bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;64">
<path fill="#6f798c" stroke="#000000" d="M378,-171C378,-171 502,-171 502,-171 508,-171 514,-177 514,-183 514,-183 514,-250 514,-250 514,-256 508,-262 502,-262 502,-262 378,-262 378,-262 372,-262 366,-256 366,-250 366,-250 366,-183 366,-183 366,-177 372,-171 378,-171"/>
<text text-anchor="middle" x="440" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="440" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust11" class="cluster"><title>cluster_system_cpu_cluster_l2</title>
<g id="a_clust11"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;16&#10;\clk_domain&#61;system.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_excl&#10;\compressor&#61;Null&#10;\data_latency&#61;12&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;32&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu_cluster.l2.replacement_policy&#10;\response_latency&#61;5&#10;\sequential_access&#61;false&#10;\size&#61;1048576&#10;\system&#61;system&#10;\tag_latency&#61;12&#10;\tags&#61;system.cpu_cluster.l2.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#9f9c95" stroke="#000000" d="M334,-40C334,-40 502,-40 502,-40 508,-40 514,-46 514,-52 514,-52 514,-119 514,-119 514,-125 508,-131 502,-131 502,-131 334,-131 334,-131 328,-131 322,-125 322,-119 322,-119 322,-52 322,-52 322,-46 328,-40 334,-40"/>
<text text-anchor="middle" x="418" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="418" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L2</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_cpu_cluster_cpus</title>
<g id="a_clust16"><a xlink:title="branchPred&#61;system.cpu_cluster.cpus.branchPred&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_cluster.clk_domain&#10;\cpu_id&#61;0&#10;\decodeCycleInput&#61;true&#10;\decodeInputBufferSize&#61;3&#10;\decodeInputWidth&#61;2&#10;\decodeToExecuteForwardDelay&#61;1&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu_cluster.cpus.dtb&#10;\enableIdling&#61;true&#10;\eventq_index&#61;0&#10;\executeAllowEarlyMemoryIssue&#61;true&#10;\executeBranchDelay&#61;1&#10;\executeCommitLimit&#61;2&#10;\executeCycleInput&#61;true&#10;\executeFuncUnits&#61;system.cpu_cluster.cpus.executeFuncUnits&#10;\executeInputBufferSize&#61;7&#10;\executeInputWidth&#61;2&#10;\executeIssueLimit&#61;2&#10;\executeLSQMaxStoreBufferStoresPerCycle&#61;2&#10;\executeLSQRequestsQueueSize&#61;1&#10;\executeLSQStoreBufferSize&#61;5&#10;\executeLSQTransfersQueueSize&#61;2&#10;\executeMaxAccessesInMemory&#61;2&#10;\executeMemoryCommitLimit&#61;1&#10;\executeMemoryIssueLimit&#61;1&#10;\executeMemoryWidth&#61;0&#10;\executeSetTraceTimeOnCommit&#61;true&#10;\executeSetTraceTimeOnIssue&#61;false&#10;\fetch1FetchLimit&#61;1&#10;\fetch1LineSnapWidth&#61;0&#10;\fetch1LineWidth&#61;0&#10;\fetch1ToFetch2BackwardDelay&#61;1&#10;\fetch1ToFetch2ForwardDelay&#61;1&#10;\fetch2CycleInput&#61;true&#10;\fetch2InputBufferSize&#61;2&#10;\fetch2ToDecodeForwardDelay&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu_cluster.cpus.interrupts&#10;\isa&#61;system.cpu_cluster.cpus.isa&#10;\itb&#61;system.cpu_cluster.cpus.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\threadPolicy&#61;RoundRobin&#10;\tracer&#61;system.cpu_cluster.cpus.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu_cluster.cpus.workload">
<path fill="#bbc6d9" stroke="#000000" d="M534,-32C534,-32 1318,-32 1318,-32 1324,-32 1330,-38 1330,-44 1330,-44 1330,-342 1330,-342 1330,-348 1324,-354 1318,-354 1318,-354 534,-354 534,-354 528,-354 522,-348 522,-342 522,-342 522,-44 522,-44 522,-38 528,-32 534,-32"/>
<text text-anchor="middle" x="926" y="-338.8" font-family="Arial" font-size="14.00" fill="#000000">cpus </text>
<text text-anchor="middle" x="926" y="-323.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_cluster_cpus_icache</title>
<g id="a_clust17"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;3&#10;\clk_domain&#61;system.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu_cluster.cpus.icache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;49152&#10;\system&#61;system&#10;\tag_latency&#61;1&#10;\tags&#61;system.cpu_cluster.cpus.icache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M742,-40C742,-40 910,-40 910,-40 916,-40 922,-46 922,-52 922,-52 922,-119 922,-119 922,-125 916,-131 910,-131 910,-131 742,-131 742,-131 736,-131 730,-125 730,-119 730,-119 730,-52 730,-52 730,-46 736,-40 742,-40"/>
<text text-anchor="middle" x="826" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="826" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1I</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu_cluster_cpus_dtb</title>
<g id="a_clust21"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu_cluster.cpus.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1189,-163C1189,-163 1309,-163 1309,-163 1315,-163 1321,-169 1321,-175 1321,-175 1321,-296 1321,-296 1321,-302 1315,-308 1309,-308 1309,-308 1189,-308 1189,-308 1183,-308 1177,-302 1177,-296 1177,-296 1177,-175 1177,-175 1177,-169 1183,-163 1189,-163"/>
<text text-anchor="middle" x="1249" y="-292.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1249" y="-277.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust22" class="cluster"><title>cluster_system_cpu_cluster_cpus_dtb_walker</title>
<g id="a_clust22"><a xlink:title="clk_domain&#61;system.cpu_cluster.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1197,-171C1197,-171 1301,-171 1301,-171 1307,-171 1313,-177 1313,-183 1313,-183 1313,-250 1313,-250 1313,-256 1307,-262 1301,-262 1301,-262 1197,-262 1197,-262 1191,-262 1185,-256 1185,-250 1185,-250 1185,-183 1185,-183 1185,-177 1191,-171 1197,-171"/>
<text text-anchor="middle" x="1249" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1249" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust27" class="cluster"><title>cluster_system_cpu_cluster_cpus_itb_walker_cache</title>
<g id="a_clust27"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;6&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu_cluster.cpus.itb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;system&#10;\tag_latency&#61;4&#10;\tags&#61;system.cpu_cluster.cpus.itb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M942,-40C942,-40 1110,-40 1110,-40 1116,-40 1122,-46 1122,-52 1122,-52 1122,-119 1122,-119 1122,-125 1116,-131 1110,-131 1110,-131 942,-131 942,-131 936,-131 930,-125 930,-119 930,-119 930,-52 930,-52 930,-46 936,-40 942,-40"/>
<text text-anchor="middle" x="1026" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1026" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust113" class="cluster"><title>cluster_system_cpu_cluster_cpus_dtb_walker_cache</title>
<g id="a_clust113"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;6&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu_cluster.cpus.dtb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;system&#10;\tag_latency&#61;4&#10;\tags&#61;system.cpu_cluster.cpus.dtb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1142,-40C1142,-40 1310,-40 1310,-40 1316,-40 1322,-46 1322,-52 1322,-52 1322,-119 1322,-119 1322,-125 1316,-131 1310,-131 1310,-131 1142,-131 1142,-131 1136,-131 1130,-125 1130,-119 1130,-119 1130,-52 1130,-52 1130,-46 1136,-40 1142,-40"/>
<text text-anchor="middle" x="1226" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1226" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust118" class="cluster"><title>cluster_system_cpu_cluster_cpus_dcache</title>
<g id="a_clust118"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;16&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu_cluster.cpus.dcache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu_cluster.cpus.dcache.tags&#10;\tgts_per_mshr&#61;16&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M542,-40C542,-40 710,-40 710,-40 716,-40 722,-46 722,-52 722,-52 722,-119 722,-119 722,-125 716,-131 710,-131 710,-131 542,-131 542,-131 536,-131 530,-125 530,-119 530,-119 530,-52 530,-52 530,-46 536,-40 542,-40"/>
<text text-anchor="middle" x="626" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="626" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1D</text>
</a>
</g>
</g>
<g id="clust126" class="cluster"><title>cluster_system_cpu_cluster_cpus_itb</title>
<g id="a_clust126"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu_cluster.cpus.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1013,-163C1013,-163 1133,-163 1133,-163 1139,-163 1145,-169 1145,-175 1145,-175 1145,-296 1145,-296 1145,-302 1139,-308 1133,-308 1133,-308 1013,-308 1013,-308 1007,-308 1001,-302 1001,-296 1001,-296 1001,-175 1001,-175 1001,-169 1007,-163 1013,-163"/>
<text text-anchor="middle" x="1073" y="-292.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1073" y="-277.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust127" class="cluster"><title>cluster_system_cpu_cluster_cpus_itb_walker</title>
<g id="a_clust127"><a xlink:title="clk_domain&#61;system.cpu_cluster.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1021,-171C1021,-171 1125,-171 1125,-171 1131,-171 1137,-177 1137,-183 1137,-183 1137,-250 1137,-250 1137,-256 1131,-262 1125,-262 1125,-262 1021,-262 1021,-262 1015,-262 1009,-256 1009,-250 1009,-250 1009,-183 1009,-183 1009,-177 1015,-171 1021,-171"/>
<text text-anchor="middle" x="1073" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1073" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust131" class="cluster"><title>cluster_system_mem_ctrls0</title>
<g id="a_clust131"><a xlink:title="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.235&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:2147483647:0:1048704&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-40C36,-40 149,-40 149,-40 155,-40 161,-46 161,-52 161,-52 161,-119 161,-119 161,-125 155,-131 149,-131 149,-131 36,-131 36,-131 30,-131 24,-125 24,-119 24,-119 24,-52 24,-52 24,-46 30,-40 36,-40"/>
<text text-anchor="middle" x="92.5" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="92.5" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust132" class="cluster"><title>cluster_system_mem_ctrls1</title>
<g id="a_clust132"><a xlink:title="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.235&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:2147483647:1:1048704&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M181,-40C181,-40 294,-40 294,-40 300,-40 306,-46 306,-52 306,-52 306,-119 306,-119 306,-125 300,-131 294,-131 294,-131 181,-131 181,-131 175,-131 169,-125 169,-119 169,-119 169,-52 169,-52 169,-46 175,-40 181,-40"/>
<text text-anchor="middle" x="237.5" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="237.5" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M235.5,-408.5C235.5,-408.5 306.5,-408.5 306.5,-408.5 312.5,-408.5 318.5,-414.5 318.5,-420.5 318.5,-420.5 318.5,-432.5 318.5,-432.5 318.5,-438.5 312.5,-444.5 306.5,-444.5 306.5,-444.5 235.5,-444.5 235.5,-444.5 229.5,-444.5 223.5,-438.5 223.5,-432.5 223.5,-432.5 223.5,-420.5 223.5,-420.5 223.5,-414.5 229.5,-408.5 235.5,-408.5"/>
<text text-anchor="middle" x="271" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M256,-179.5C256,-179.5 286,-179.5 286,-179.5 292,-179.5 298,-185.5 298,-191.5 298,-191.5 298,-203.5 298,-203.5 298,-209.5 292,-215.5 286,-215.5 286,-215.5 256,-215.5 256,-215.5 250,-215.5 244,-209.5 244,-203.5 244,-203.5 244,-191.5 244,-191.5 244,-185.5 250,-179.5 256,-179.5"/>
<text text-anchor="middle" x="271" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M271,-408.438C271,-369.41 271,-273.347 271,-225.91"/>
<polygon fill="black" stroke="black" points="274.5,-225.76 271,-215.76 267.5,-225.76 274.5,-225.76"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M178,-179.5C178,-179.5 214,-179.5 214,-179.5 220,-179.5 226,-185.5 226,-191.5 226,-191.5 226,-203.5 226,-203.5 226,-209.5 220,-215.5 214,-215.5 214,-215.5 178,-215.5 178,-215.5 172,-215.5 166,-209.5 166,-203.5 166,-203.5 166,-191.5 166,-191.5 166,-185.5 172,-179.5 178,-179.5"/>
<text text-anchor="middle" x="196" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node20" class="node"><title>system_mem_ctrls0_port</title>
<path fill="#4b4746" stroke="#000000" d="M111,-48.5C111,-48.5 141,-48.5 141,-48.5 147,-48.5 153,-54.5 153,-60.5 153,-60.5 153,-72.5 153,-72.5 153,-78.5 147,-84.5 141,-84.5 141,-84.5 111,-84.5 111,-84.5 105,-84.5 99,-78.5 99,-72.5 99,-72.5 99,-60.5 99,-60.5 99,-54.5 105,-48.5 111,-48.5"/>
<text text-anchor="middle" x="126" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls0_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M186.705,-179.37C174.78,-157.395 153.985,-119.073 140.105,-93.4942"/>
<polygon fill="black" stroke="black" points="143.18,-91.8211 135.334,-84.7011 137.027,-95.1597 143.18,-91.8211"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node21" class="node"><title>system_mem_ctrls1_port</title>
<path fill="#4b4746" stroke="#000000" d="M189,-48.5C189,-48.5 219,-48.5 219,-48.5 225,-48.5 231,-54.5 231,-60.5 231,-60.5 231,-72.5 231,-72.5 231,-78.5 225,-84.5 219,-84.5 219,-84.5 189,-84.5 189,-84.5 183,-84.5 177,-78.5 177,-72.5 177,-72.5 177,-60.5 177,-60.5 177,-54.5 183,-48.5 189,-48.5"/>
<text text-anchor="middle" x="204" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls1_port -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M197.062,-179.37C198.401,-157.781 200.719,-120.412 202.304,-94.852"/>
<polygon fill="black" stroke="black" points="205.807,-94.8985 202.933,-84.7011 198.821,-94.4652 205.807,-94.8985"/>
</g>
<!-- system_cpu_cluster_l2_mem_side -->
<g id="node6" class="node"><title>system_cpu_cluster_l2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M342,-48.5C342,-48.5 402,-48.5 402,-48.5 408,-48.5 414,-54.5 414,-60.5 414,-60.5 414,-72.5 414,-72.5 414,-78.5 408,-84.5 402,-84.5 402,-84.5 342,-84.5 342,-84.5 336,-84.5 330,-78.5 330,-72.5 330,-72.5 330,-60.5 330,-60.5 330,-54.5 336,-48.5 342,-48.5"/>
<text text-anchor="middle" x="372" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_cluster_l2_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_cluster_l2_mem_side</title>
<path fill="none" stroke="black" d="M290.763,-171.258C310.765,-145.711 341.149,-106.904 358.533,-84.7011"/>
<polygon fill="black" stroke="black" points="287.821,-169.338 284.412,-179.37 293.333,-173.654 287.821,-169.338"/>
</g>
<!-- system_cpu_cluster_toL2Bus_master -->
<g id="node4" class="node"><title>system_cpu_cluster_toL2Bus_master</title>
<path fill="#586070" stroke="#000000" d="M386,-179.5C386,-179.5 422,-179.5 422,-179.5 428,-179.5 434,-185.5 434,-191.5 434,-191.5 434,-203.5 434,-203.5 434,-209.5 428,-215.5 422,-215.5 422,-215.5 386,-215.5 386,-215.5 380,-215.5 374,-209.5 374,-203.5 374,-203.5 374,-191.5 374,-191.5 374,-185.5 380,-179.5 386,-179.5"/>
<text text-anchor="middle" x="404" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_cpu_cluster_l2_cpu_side -->
<g id="node7" class="node"><title>system_cpu_cluster_l2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M443.5,-48.5C443.5,-48.5 494.5,-48.5 494.5,-48.5 500.5,-48.5 506.5,-54.5 506.5,-60.5 506.5,-60.5 506.5,-72.5 506.5,-72.5 506.5,-78.5 500.5,-84.5 494.5,-84.5 494.5,-84.5 443.5,-84.5 443.5,-84.5 437.5,-84.5 431.5,-78.5 431.5,-72.5 431.5,-72.5 431.5,-60.5 431.5,-60.5 431.5,-54.5 437.5,-48.5 443.5,-48.5"/>
<text text-anchor="middle" x="469" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_master&#45;&gt;system_cpu_cluster_l2_cpu_side -->
<g id="edge5" class="edge"><title>system_cpu_cluster_toL2Bus_master&#45;&gt;system_cpu_cluster_l2_cpu_side</title>
<path fill="none" stroke="black" d="M412.631,-179.37C423.655,-157.492 442.845,-119.408 455.732,-93.8315"/>
<polygon fill="black" stroke="black" points="458.959,-95.2064 460.333,-84.7011 452.707,-92.0565 458.959,-95.2064"/>
</g>
<!-- system_cpu_cluster_toL2Bus_slave -->
<g id="node5" class="node"><title>system_cpu_cluster_toL2Bus_slave</title>
<path fill="#586070" stroke="#000000" d="M464,-179.5C464,-179.5 494,-179.5 494,-179.5 500,-179.5 506,-185.5 506,-191.5 506,-191.5 506,-203.5 506,-203.5 506,-209.5 500,-215.5 494,-215.5 494,-215.5 464,-215.5 464,-215.5 458,-215.5 452,-209.5 452,-203.5 452,-203.5 452,-191.5 452,-191.5 452,-185.5 458,-179.5 464,-179.5"/>
<text text-anchor="middle" x="479" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu_cluster_cpus_icache_mem_side -->
<g id="node10" class="node"><title>system_cpu_cluster_cpus_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M750,-48.5C750,-48.5 810,-48.5 810,-48.5 816,-48.5 822,-54.5 822,-60.5 822,-60.5 822,-72.5 822,-72.5 822,-78.5 816,-84.5 810,-84.5 810,-84.5 750,-84.5 750,-84.5 744,-84.5 738,-78.5 738,-72.5 738,-72.5 738,-60.5 738,-60.5 738,-54.5 744,-48.5 750,-48.5"/>
<text text-anchor="middle" x="780" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_slave&#45;&gt;system_cpu_cluster_cpus_icache_mem_side -->
<g id="edge6" class="edge"><title>system_cpu_cluster_toL2Bus_slave&#45;&gt;system_cpu_cluster_cpus_icache_mem_side</title>
<path fill="none" stroke="black" d="M502.932,-172.432C507.621,-168.778 512.729,-165.425 518,-163 602.972,-123.91 644.341,-176.608 726,-131 745.457,-120.133 761.046,-99.361 770.38,-84.5336"/>
<polygon fill="black" stroke="black" points="500.337,-170.044 495.001,-179.197 504.88,-175.37 500.337,-170.044"/>
</g>
<!-- system_cpu_cluster_cpus_itb_walker_cache_mem_side -->
<g id="node13" class="node"><title>system_cpu_cluster_cpus_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M950,-48.5C950,-48.5 1010,-48.5 1010,-48.5 1016,-48.5 1022,-54.5 1022,-60.5 1022,-60.5 1022,-72.5 1022,-72.5 1022,-78.5 1016,-84.5 1010,-84.5 1010,-84.5 950,-84.5 950,-84.5 944,-84.5 938,-78.5 938,-72.5 938,-72.5 938,-60.5 938,-60.5 938,-54.5 944,-48.5 950,-48.5"/>
<text text-anchor="middle" x="980" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_slave&#45;&gt;system_cpu_cluster_cpus_itb_walker_cache_mem_side -->
<g id="edge8" class="edge"><title>system_cpu_cluster_toL2Bus_slave&#45;&gt;system_cpu_cluster_cpus_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M502.159,-172.589C507.031,-168.776 512.403,-165.327 518,-163 685.956,-93.1791 764.012,-213.728 926,-131 945.977,-120.798 961.559,-99.6713 970.745,-84.5891"/>
<polygon fill="black" stroke="black" points="499.765,-170.032 494.48,-179.215 504.337,-175.332 499.765,-170.032"/>
</g>
<!-- system_cpu_cluster_cpus_dtb_walker_cache_mem_side -->
<g id="node15" class="node"><title>system_cpu_cluster_cpus_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1150,-48.5C1150,-48.5 1210,-48.5 1210,-48.5 1216,-48.5 1222,-54.5 1222,-60.5 1222,-60.5 1222,-72.5 1222,-72.5 1222,-78.5 1216,-84.5 1210,-84.5 1210,-84.5 1150,-84.5 1150,-84.5 1144,-84.5 1138,-78.5 1138,-72.5 1138,-72.5 1138,-60.5 1138,-60.5 1138,-54.5 1144,-48.5 1150,-48.5"/>
<text text-anchor="middle" x="1180" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_slave&#45;&gt;system_cpu_cluster_cpus_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge"><title>system_cpu_cluster_toL2Bus_slave&#45;&gt;system_cpu_cluster_cpus_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M501.836,-172.688C506.785,-168.8 512.268,-165.297 518,-163 643.59,-112.673 1004.73,-190.984 1126,-131 1146.11,-121.055 1161.66,-99.8744 1170.81,-84.7093"/>
<polygon fill="black" stroke="black" points="499.309,-170.248 494.061,-179.452 503.903,-175.529 499.309,-170.248"/>
</g>
<!-- system_cpu_cluster_cpus_dcache_mem_side -->
<g id="node17" class="node"><title>system_cpu_cluster_cpus_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M550,-48.5C550,-48.5 610,-48.5 610,-48.5 616,-48.5 622,-54.5 622,-60.5 622,-60.5 622,-72.5 622,-72.5 622,-78.5 616,-84.5 610,-84.5 610,-84.5 550,-84.5 550,-84.5 544,-84.5 538,-78.5 538,-72.5 538,-72.5 538,-60.5 538,-60.5 538,-54.5 544,-48.5 550,-48.5"/>
<text text-anchor="middle" x="580" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_slave&#45;&gt;system_cpu_cluster_cpus_dcache_mem_side -->
<g id="edge7" class="edge"><title>system_cpu_cluster_toL2Bus_slave&#45;&gt;system_cpu_cluster_cpus_dcache_mem_side</title>
<path fill="none" stroke="black" d="M498.763,-171.258C518.765,-145.711 549.149,-106.904 566.533,-84.7011"/>
<polygon fill="black" stroke="black" points="495.821,-169.338 492.412,-179.37 501.333,-173.654 495.821,-169.338"/>
</g>
<!-- system_cpu_cluster_cpus_icache_port -->
<g id="node8" class="node"><title>system_cpu_cluster_cpus_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M843.5,-179.5C843.5,-179.5 910.5,-179.5 910.5,-179.5 916.5,-179.5 922.5,-185.5 922.5,-191.5 922.5,-191.5 922.5,-203.5 922.5,-203.5 922.5,-209.5 916.5,-215.5 910.5,-215.5 910.5,-215.5 843.5,-215.5 843.5,-215.5 837.5,-215.5 831.5,-209.5 831.5,-203.5 831.5,-203.5 831.5,-191.5 831.5,-191.5 831.5,-185.5 837.5,-179.5 843.5,-179.5"/>
<text text-anchor="middle" x="877" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_cluster_cpus_icache_cpu_side -->
<g id="node11" class="node"><title>system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M851.5,-48.5C851.5,-48.5 902.5,-48.5 902.5,-48.5 908.5,-48.5 914.5,-54.5 914.5,-60.5 914.5,-60.5 914.5,-72.5 914.5,-72.5 914.5,-78.5 908.5,-84.5 902.5,-84.5 902.5,-84.5 851.5,-84.5 851.5,-84.5 845.5,-84.5 839.5,-78.5 839.5,-72.5 839.5,-72.5 839.5,-60.5 839.5,-60.5 839.5,-54.5 845.5,-48.5 851.5,-48.5"/>
<text text-anchor="middle" x="877" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side -->
<g id="edge10" class="edge"><title>system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="none" stroke="black" d="M877,-179.37C877,-157.781 877,-120.412 877,-94.852"/>
<polygon fill="black" stroke="black" points="880.5,-94.701 877,-84.7011 873.5,-94.7011 880.5,-94.701"/>
</g>
<!-- system_cpu_cluster_cpus_dcache_port -->
<g id="node9" class="node"><title>system_cpu_cluster_cpus_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M641,-179.5C641,-179.5 713,-179.5 713,-179.5 719,-179.5 725,-185.5 725,-191.5 725,-191.5 725,-203.5 725,-203.5 725,-209.5 719,-215.5 713,-215.5 713,-215.5 641,-215.5 641,-215.5 635,-215.5 629,-209.5 629,-203.5 629,-203.5 629,-191.5 629,-191.5 629,-185.5 635,-179.5 641,-179.5"/>
<text text-anchor="middle" x="677" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="node18" class="node"><title>system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M651.5,-48.5C651.5,-48.5 702.5,-48.5 702.5,-48.5 708.5,-48.5 714.5,-54.5 714.5,-60.5 714.5,-60.5 714.5,-72.5 714.5,-72.5 714.5,-78.5 708.5,-84.5 702.5,-84.5 702.5,-84.5 651.5,-84.5 651.5,-84.5 645.5,-84.5 639.5,-78.5 639.5,-72.5 639.5,-72.5 639.5,-60.5 639.5,-60.5 639.5,-54.5 645.5,-48.5 651.5,-48.5"/>
<text text-anchor="middle" x="677" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="edge11" class="edge"><title>system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M677,-179.37C677,-157.781 677,-120.412 677,-94.852"/>
<polygon fill="black" stroke="black" points="680.5,-94.701 677,-84.7011 673.5,-94.7011 680.5,-94.701"/>
</g>
<!-- system_cpu_cluster_cpus_dtb_walker_port -->
<g id="node12" class="node"><title>system_cpu_cluster_cpus_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1262,-179.5C1262,-179.5 1292,-179.5 1292,-179.5 1298,-179.5 1304,-185.5 1304,-191.5 1304,-191.5 1304,-203.5 1304,-203.5 1304,-209.5 1298,-215.5 1292,-215.5 1292,-215.5 1262,-215.5 1262,-215.5 1256,-215.5 1250,-209.5 1250,-203.5 1250,-203.5 1250,-191.5 1250,-191.5 1250,-185.5 1256,-179.5 1262,-179.5"/>
<text text-anchor="middle" x="1277" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_dtb_walker_cache_cpu_side -->
<g id="node16" class="node"><title>system_cpu_cluster_cpus_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1251.5,-48.5C1251.5,-48.5 1302.5,-48.5 1302.5,-48.5 1308.5,-48.5 1314.5,-54.5 1314.5,-60.5 1314.5,-60.5 1314.5,-72.5 1314.5,-72.5 1314.5,-78.5 1308.5,-84.5 1302.5,-84.5 1302.5,-84.5 1251.5,-84.5 1251.5,-84.5 1245.5,-84.5 1239.5,-78.5 1239.5,-72.5 1239.5,-72.5 1239.5,-60.5 1239.5,-60.5 1239.5,-54.5 1245.5,-48.5 1251.5,-48.5"/>
<text text-anchor="middle" x="1277" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_dtb_walker_port&#45;&gt;system_cpu_cluster_cpus_dtb_walker_cache_cpu_side -->
<g id="edge12" class="edge"><title>system_cpu_cluster_cpus_dtb_walker_port&#45;&gt;system_cpu_cluster_cpus_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1277,-179.37C1277,-157.781 1277,-120.412 1277,-94.852"/>
<polygon fill="black" stroke="black" points="1280.5,-94.701 1277,-84.7011 1273.5,-94.7011 1280.5,-94.701"/>
</g>
<!-- system_cpu_cluster_cpus_itb_walker_cache_cpu_side -->
<g id="node14" class="node"><title>system_cpu_cluster_cpus_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1051.5,-48.5C1051.5,-48.5 1102.5,-48.5 1102.5,-48.5 1108.5,-48.5 1114.5,-54.5 1114.5,-60.5 1114.5,-60.5 1114.5,-72.5 1114.5,-72.5 1114.5,-78.5 1108.5,-84.5 1102.5,-84.5 1102.5,-84.5 1051.5,-84.5 1051.5,-84.5 1045.5,-84.5 1039.5,-78.5 1039.5,-72.5 1039.5,-72.5 1039.5,-60.5 1039.5,-60.5 1039.5,-54.5 1045.5,-48.5 1051.5,-48.5"/>
<text text-anchor="middle" x="1077" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_itb_walker_port -->
<g id="node19" class="node"><title>system_cpu_cluster_cpus_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1062,-179.5C1062,-179.5 1092,-179.5 1092,-179.5 1098,-179.5 1104,-185.5 1104,-191.5 1104,-191.5 1104,-203.5 1104,-203.5 1104,-209.5 1098,-215.5 1092,-215.5 1092,-215.5 1062,-215.5 1062,-215.5 1056,-215.5 1050,-209.5 1050,-203.5 1050,-203.5 1050,-191.5 1050,-191.5 1050,-185.5 1056,-179.5 1062,-179.5"/>
<text text-anchor="middle" x="1077" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_itb_walker_port&#45;&gt;system_cpu_cluster_cpus_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge"><title>system_cpu_cluster_cpus_itb_walker_port&#45;&gt;system_cpu_cluster_cpus_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1077,-179.37C1077,-157.781 1077,-120.412 1077,-94.852"/>
<polygon fill="black" stroke="black" points="1080.5,-94.701 1077,-84.7011 1073.5,-94.7011 1080.5,-94.701"/>
</g>
</g>
</svg>
