expression 
expression 
expression
architecture
description
language
adl
well
retargetable
compiler
simulator
tool
kit
architectural
design
space
exploration
dse
processor
memory
architecture
can
captured
using
graphical
user
interface
gui
front
end
tool
kit
generates
expression
description
processor
turn
steers
automatic
generation
retargetable
compiler
simulator
key
features
design
methodology
include
ease
specification
modification
architecture
gui
mixed
behavioral
structural
representation
supporting
natural
concise
specification
architecture
explicit
specification
memory
subsystem
allowing
novel
memory
organizations
hierarchies
efficient
specification
architectural
resource
constraints
allowing
extraction
detailed
reservation
tables
rts
compiler
scheduling
complete
expression
toolkit
now
available
open
source
release
public
domain
goal
open
source
release
promote
usage
expression
adl
specify
processor
memory
architectures
provide
reference
point
research
adls
questions
comments
feedback
send
email
express
cecs
uci
edu
home
overview
system
requirements
documentation
download
news
people
contact
copyright
university
california
irvine
2003
problems
questions
regarding
web
contact
sudeep
pasricha
last
updated
05
26
03
