
---------- Begin Simulation Statistics ----------
sim_seconds                                 34.640919                       # Number of seconds simulated
sim_ticks                                34640918904000                       # Number of ticks simulated
final_tick                               46382695915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1223456                       # Simulator instruction rate (inst/s)
host_op_rate                                  1931703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3861824902                       # Simulator tick rate (ticks/s)
host_mem_usage                               17464764                       # Number of bytes of host memory used
host_seconds                                  8970.09                       # Real time elapsed on the host
sim_insts                                 10974506790                       # Number of instructions simulated
sim_ops                                   17327553653                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::detailed_cpu.dtb.walker        29504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::detailed_cpu.itb.walker         5248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::detailed_cpu.inst      2152448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::detailed_cpu.data      2608704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::pc.south_bridge.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           4800000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::detailed_cpu.inst      2152448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      2152448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2208256                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::detailed_cpu.dtb.walker            8                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2208264                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::detailed_cpu.dtb.walker          545                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::detailed_cpu.itb.walker           82                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::detailed_cpu.inst        33632                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::detailed_cpu.data        40761                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::pc.south_bridge.ide           64                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              75084                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        34504                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::detailed_cpu.dtb.walker            1                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             34505                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::detailed_cpu.dtb.walker          852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::detailed_cpu.itb.walker          151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::detailed_cpu.inst        62136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::detailed_cpu.data        75307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::pc.south_bridge.ide          118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               138564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::detailed_cpu.inst        62136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           62136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks          63747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::detailed_cpu.dtb.walker            0                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               63747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks          63747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::detailed_cpu.dtb.walker          852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::detailed_cpu.itb.walker          151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::detailed_cpu.inst        62136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::detailed_cpu.data        75307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::pc.south_bridge.ide          118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              202312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                      75084                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     34505                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    75084                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   34505                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               4728384                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  76992                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                2156288                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                4800000                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             2208264                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                  1203                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  782                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8058                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             5895                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             4624                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             6657                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             5097                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             4911                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             4264                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             4816                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             3845                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             3678                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            3118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3729                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            4518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3595                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3675                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3401                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             2111                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             2057                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             2104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             2129                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             2303                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             2187                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             2180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             2178                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             2225                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             2156                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            2063                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            2048                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            2368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            2055                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1600                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        5                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 34640785232000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                   96                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                74988                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   1                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               34504                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  73820                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  1404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  1621                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  1646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1637                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1688                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1608                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1778                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  2033                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1908                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  2270                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  2332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1977                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1782                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1726                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1656                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   180                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    96                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                    82                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                    51                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                    28                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                    46                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                    52                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                    53                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                    47                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                    46                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                    69                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                    61                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                    41                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                    47                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                    29                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    29                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                    41                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                    21                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        25423                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   270.804862                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   162.593915                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   303.075517                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         9925     39.04%     39.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         7403     29.12%     68.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         2154      8.47%     76.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1104      4.34%     80.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          702      2.76%     83.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1073      4.22%     87.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          476      1.87%     89.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          320      1.26%     91.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         2266      8.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        25423                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1591                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     43.698303                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   340.531901                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         1560     98.05%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023           12      0.75%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1024-1535            5      0.31%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1536-2047            4      0.25%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-2559            5      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2560-3071            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::3072-3583            2      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4608-5119            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8704-9215            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1591                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1591                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     21.176618                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    19.546484                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev    14.805561                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16-19         1386     87.12%     87.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20-23           58      3.65%     90.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24-27            9      0.57%     91.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28-31            7      0.44%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::32-35           65      4.09%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::36-39            1      0.06%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::44-47            1      0.06%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::48-51            2      0.13%     96.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::56-59            1      0.06%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::60-63            3      0.19%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::64-67           44      2.77%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::80-83            1      0.06%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::88-91            2      0.13%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::104-107            1      0.06%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::108-111            2      0.13%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::112-115            1      0.06%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::176-179            3      0.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::188-191            1      0.06%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::192-195            3      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1591                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  2784835034                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             4170103784                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 369405000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    37693.52                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               56443.52                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     26.11                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   55761                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  26389                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                75.47                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               78.25                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                 316097283.78                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   76.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               110277300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                58613775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              316459080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              90039780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        6196800480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          4505761650                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy           795715200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy    10438368390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy     8814868800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    8301525627540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          8332853103195                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           240.549424                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime        34628842042500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE   1845980500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   2638528000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF 34583117129250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN  22955350493                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   7470789750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  22891126007                       # Time in different power states
system.mem_ctrls0_1.actEnergy                71242920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                37866510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              211051260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              85832460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        4808328720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          4244981520                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy           310354080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     7667797320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy     6916238880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    8304250121220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          8328604345440                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           240.426773                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime        34630680555000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE    628823750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   2047318000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF 34595971854750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN  18011019250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   7444477750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  16815410500                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::detailed_cpu.dtb.walker      1124608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::detailed_cpu.itb.walker        65664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::detailed_cpu.inst       793472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::detailed_cpu.data   8205196800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        8207180544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::detailed_cpu.inst       793472                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       793472                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    162295808                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      162295808                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::detailed_cpu.dtb.walker        17572                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::detailed_cpu.itb.walker         1026                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::detailed_cpu.inst        12398                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::detailed_cpu.data    128206200                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total          128237196                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      2535872                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2535872                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::detailed_cpu.dtb.walker        32465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::detailed_cpu.itb.walker         1896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::detailed_cpu.inst        22906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::detailed_cpu.data    236864294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            236921560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::detailed_cpu.inst        22906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           22906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks        4685090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             4685090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks        4685090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::detailed_cpu.dtb.walker        32465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::detailed_cpu.itb.walker         1896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::detailed_cpu.inst        22906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::detailed_cpu.data    236864294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           241606650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                  128237196                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2535872                       # Number of write requests accepted
system.mem_ctrls1.readBursts                128237196                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2535872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM            8198458880                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                8721664                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              162293952                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             8207180544                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           162295808                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                136276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          8010100                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          8002293                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          7986792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          8037834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          8010340                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          7988058                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          8053222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          8006813                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          7994657                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          7999028                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         8014182                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         7947406                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         8014122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         8035868                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         7983190                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         8017015                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           160619                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           163218                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           136668                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           155150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           141991                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           139282                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           189366                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           149292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           146325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           145909                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          145317                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          177719                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          183131                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          185540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          156923                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          159393                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 34640785064000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6            128237196                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2535872                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0              128067160                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  32952                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    601                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    207                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 53887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 56799                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                151283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                151580                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                151573                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                151567                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                151566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                151566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                151569                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                151575                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                151580                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                151569                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                151570                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                151576                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                151621                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                151618                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                151568                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                151719                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    32                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples    110394926                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    75.734938                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    69.674365                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    55.428021                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127    101250636     91.72%     91.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      6865846      6.22%     97.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       783400      0.71%     98.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      1286783      1.17%     99.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        71170      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        41284      0.04%     99.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        16737      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        18228      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        60842      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total    110394926                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       151558                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    845.227035                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1523.430810                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095       143902     94.95%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4096-8191         7140      4.71%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8192-12287          445      0.29%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12288-16383            5      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16384-20479           63      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20480-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::114688-118783            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       151558                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       151558                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.731832                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.705026                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.957229                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           94783     62.54%     62.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2883      1.90%     64.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           53728     35.45%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             117      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              32      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       151558                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                3983968470250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat           6385860720250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat              640504600000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    31100.23                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               49850.23                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      236.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        4.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   236.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     4.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.89                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.98                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                18770659                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1471178                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                14.65                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               58.01                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    264892.35                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   15.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy            394197664980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            209521027815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           457641527280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy            6449758920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        2031385814640.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        1711458490350                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy         60985618560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   8647707382770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   774636011520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    2403321506460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          16697450067675                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           482.015218                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime        30728429498750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE  47933601750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF 860024628000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF 9747027805000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN 2017292375750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT 3004405616750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN 18964234876750                       # Time in different power states
system.mem_ctrls1_1.actEnergy            394022106660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            209427716355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           456999041520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy            6787341540                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        2069309717280.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        1721286153330                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy         63187715040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   8726501704410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   841221226080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    2321825832660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          16810744626195                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           485.285759                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime        30701079276250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE  52058148500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF 876159204000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF 9373477078750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN 2190686098000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT 3011496716500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN 19137041658250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::OFF   34640918904000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.numVMExits                               0                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numExitSignal                            0                       # exits due to signal delivery
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements         285160498                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.979052                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          5022063478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         285160498                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.611358                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      11743263818500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::detailed_cpu.data  1023.979052                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::detailed_cpu.data     0.999980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          896                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       10899733829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      10899733829                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::detailed_cpu.data   3828467397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      3828467397                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::detailed_cpu.data   1193651904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1193651904                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::detailed_cpu.data         3471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3471                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::detailed_cpu.data   5022119301                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       5022119301                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::detailed_cpu.data   5022122772                       # number of overall hits
system.cpu.dcache.overall_hits::total      5022122772                       # number of overall hits
system.cpu.dcache.ReadReq_misses::detailed_cpu.data    280822337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     280822337                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::detailed_cpu.data      4304325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4304325                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::detailed_cpu.data        36535                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36535                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::detailed_cpu.data    285126662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      285126662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::detailed_cpu.data    285163197                       # number of overall misses
system.cpu.dcache.overall_misses::total     285163197                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::detailed_cpu.data 15037723404994                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 15037723404994                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::detailed_cpu.data 260167131957                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 260167131957                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::detailed_cpu.data 15297890536951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 15297890536951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::detailed_cpu.data 15297890536951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 15297890536951                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::detailed_cpu.data   4109289734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   4109289734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::detailed_cpu.data   1197956229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1197956229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::detailed_cpu.data        40006                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        40006                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::detailed_cpu.data   5307245963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   5307245963                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::detailed_cpu.data   5307285969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   5307285969                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::detailed_cpu.data     0.068338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068338                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::detailed_cpu.data     0.003593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003593                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::detailed_cpu.data     0.913238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.913238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::detailed_cpu.data     0.053724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053724                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::detailed_cpu.data     0.053731                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053731                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::detailed_cpu.data 53548.886337                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53548.886337                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::detailed_cpu.data 60443.189573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60443.189573                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::detailed_cpu.data 53652.964018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53652.964018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::detailed_cpu.data 53646.090021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53646.090021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        39893                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               445                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    89.647191                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     90455123                       # number of writebacks
system.cpu.dcache.writebacks::total          90455123                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::detailed_cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::detailed_cpu.data          339                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          339                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::detailed_cpu.data          340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::detailed_cpu.data          340                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          340                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::detailed_cpu.data    280822336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    280822336                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::detailed_cpu.data      4303986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4303986                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::detailed_cpu.data        36531                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        36531                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::detailed_cpu.data    285126322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    285126322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::detailed_cpu.data    285162853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    285162853                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::detailed_cpu.data         4054                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4054                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::detailed_cpu.data        39244                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39244                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::detailed_cpu.data        43298                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43298                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::detailed_cpu.data 14756901062994                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 14756901062994                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::detailed_cpu.data 255833476457                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 255833476457                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::detailed_cpu.data   3003255000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3003255000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::detailed_cpu.data 15012734539451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 15012734539451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::detailed_cpu.data 15015737794451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 15015737794451                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::detailed_cpu.data    848675000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    848675000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::detailed_cpu.data    848675000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    848675000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::detailed_cpu.data     0.068338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::detailed_cpu.data     0.003593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::detailed_cpu.data     0.913138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.913138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::detailed_cpu.data     0.053724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053724                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::detailed_cpu.data     0.053730                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053730                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::detailed_cpu.data 52548.886507                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52548.886507                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::detailed_cpu.data 59441.056838                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59441.056838                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::detailed_cpu.data 82211.135748                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82211.135748                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::detailed_cpu.data 52652.923919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52652.923919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::detailed_cpu.data 52656.710495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52656.710495                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::detailed_cpu.data 209342.624568                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 209342.624568                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::detailed_cpu.data 19600.789875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 19600.789875                       # average overall mshr uncacheable latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements     58006065                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse    15.999950                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs    480256590                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs     58006065                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     8.279420                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 11741889055500                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::detailed_cpu.dtb.walker    15.999950                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::detailed_cpu.dtb.walker     0.999997                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses   1134532822                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses   1134532822                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.ReadReq_hits::detailed_cpu.dtb.walker    480255516                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total    480255516                       # number of ReadReq hits
system.cpu.dtb_walker_cache.WriteReq_hits::detailed_cpu.dtb.walker           80                       # number of WriteReq hits
system.cpu.dtb_walker_cache.WriteReq_hits::total           80                       # number of WriteReq hits
system.cpu.dtb_walker_cache.demand_hits::detailed_cpu.dtb.walker    480255596                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total    480255596                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::detailed_cpu.dtb.walker    480255596                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total    480255596                       # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::detailed_cpu.dtb.walker     58006849                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total     58006849                       # number of ReadReq misses
system.cpu.dtb_walker_cache.WriteReq_misses::detailed_cpu.dtb.walker          720                       # number of WriteReq misses
system.cpu.dtb_walker_cache.WriteReq_misses::total          720                       # number of WriteReq misses
system.cpu.dtb_walker_cache.demand_misses::detailed_cpu.dtb.walker     58007569                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total     58007569                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::detailed_cpu.dtb.walker     58007569                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total     58007569                       # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::detailed_cpu.dtb.walker 736475556000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 736475556000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.WriteReq_miss_latency::detailed_cpu.dtb.walker      2530000                       # number of WriteReq miss cycles
system.cpu.dtb_walker_cache.WriteReq_miss_latency::total      2530000                       # number of WriteReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::detailed_cpu.dtb.walker 736478086000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total 736478086000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::detailed_cpu.dtb.walker 736478086000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total 736478086000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::detailed_cpu.dtb.walker    538262365                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total    538262365                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.WriteReq_accesses::detailed_cpu.dtb.walker          800                       # number of WriteReq accesses(hits+misses)
system.cpu.dtb_walker_cache.WriteReq_accesses::total          800                       # number of WriteReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::detailed_cpu.dtb.walker    538263165                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total    538263165                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::detailed_cpu.dtb.walker    538263165                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total    538263165                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::detailed_cpu.dtb.walker     0.107767                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.107767                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.WriteReq_miss_rate::detailed_cpu.dtb.walker     0.900000                       # miss rate for WriteReq accesses
system.cpu.dtb_walker_cache.WriteReq_miss_rate::total     0.900000                       # miss rate for WriteReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::detailed_cpu.dtb.walker     0.107768                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.107768                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::detailed_cpu.dtb.walker     0.107768                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.107768                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::detailed_cpu.dtb.walker 12696.355149                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12696.355149                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.WriteReq_avg_miss_latency::detailed_cpu.dtb.walker  3513.888889                       # average WriteReq miss latency
system.cpu.dtb_walker_cache.WriteReq_avg_miss_latency::total  3513.888889                       # average WriteReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::detailed_cpu.dtb.walker 12696.241175                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12696.241175                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::detailed_cpu.dtb.walker 12696.241175                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12696.241175                       # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::writebacks      3731795                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total      3731795                       # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_hits::detailed_cpu.dtb.walker          357                       # number of ReadReq MSHR hits
system.cpu.dtb_walker_cache.ReadReq_mshr_hits::total          357                       # number of ReadReq MSHR hits
system.cpu.dtb_walker_cache.WriteReq_mshr_hits::detailed_cpu.dtb.walker          350                       # number of WriteReq MSHR hits
system.cpu.dtb_walker_cache.WriteReq_mshr_hits::total          350                       # number of WriteReq MSHR hits
system.cpu.dtb_walker_cache.demand_mshr_hits::detailed_cpu.dtb.walker          707                       # number of demand (read+write) MSHR hits
system.cpu.dtb_walker_cache.demand_mshr_hits::total          707                       # number of demand (read+write) MSHR hits
system.cpu.dtb_walker_cache.overall_mshr_hits::detailed_cpu.dtb.walker          707                       # number of overall MSHR hits
system.cpu.dtb_walker_cache.overall_mshr_hits::total          707                       # number of overall MSHR hits
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::detailed_cpu.dtb.walker     58006492                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total     58006492                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.WriteReq_mshr_misses::detailed_cpu.dtb.walker          370                       # number of WriteReq MSHR misses
system.cpu.dtb_walker_cache.WriteReq_mshr_misses::total          370                       # number of WriteReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::detailed_cpu.dtb.walker     58006862                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total     58006862                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::detailed_cpu.dtb.walker     58006862                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total     58006862                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_uncacheable::detailed_cpu.dtb.walker          100                       # number of ReadReq MSHR uncacheable
system.cpu.dtb_walker_cache.ReadReq_mshr_uncacheable::total          100                       # number of ReadReq MSHR uncacheable
system.cpu.dtb_walker_cache.WriteReq_mshr_uncacheable::detailed_cpu.dtb.walker            1                       # number of WriteReq MSHR uncacheable
system.cpu.dtb_walker_cache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dtb_walker_cache.overall_mshr_uncacheable_misses::detailed_cpu.dtb.walker          101                       # number of overall MSHR uncacheable misses
system.cpu.dtb_walker_cache.overall_mshr_uncacheable_misses::total          101                       # number of overall MSHR uncacheable misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::detailed_cpu.dtb.walker 678467993000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 678467993000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.WriteReq_mshr_miss_latency::detailed_cpu.dtb.walker      1110000                       # number of WriteReq MSHR miss cycles
system.cpu.dtb_walker_cache.WriteReq_mshr_miss_latency::total      1110000                       # number of WriteReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::detailed_cpu.dtb.walker 678469103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 678469103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::detailed_cpu.dtb.walker 678469103000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 678469103000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_uncacheable_latency::detailed_cpu.dtb.walker     27046500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_uncacheable_latency::total     27046500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dtb_walker_cache.overall_mshr_uncacheable_latency::detailed_cpu.dtb.walker     27046500                       # number of overall MSHR uncacheable cycles
system.cpu.dtb_walker_cache.overall_mshr_uncacheable_latency::total     27046500                       # number of overall MSHR uncacheable cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::detailed_cpu.dtb.walker     0.107766                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.107766                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.WriteReq_mshr_miss_rate::detailed_cpu.dtb.walker     0.462500                       # mshr miss rate for WriteReq accesses
system.cpu.dtb_walker_cache.WriteReq_mshr_miss_rate::total     0.462500                       # mshr miss rate for WriteReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::detailed_cpu.dtb.walker     0.107767                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.107767                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::detailed_cpu.dtb.walker     0.107767                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.107767                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::detailed_cpu.dtb.walker 11696.414825                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11696.414825                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.WriteReq_avg_mshr_miss_latency::detailed_cpu.dtb.walker         3000                       # average WriteReq mshr miss latency
system.cpu.dtb_walker_cache.WriteReq_avg_mshr_miss_latency::total         3000                       # average WriteReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::detailed_cpu.dtb.walker 11696.359355                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11696.359355                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::detailed_cpu.dtb.walker 11696.359355                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11696.359355                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_uncacheable_latency::detailed_cpu.dtb.walker       270465                       # average ReadReq mshr uncacheable latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_uncacheable_latency::total       270465                       # average ReadReq mshr uncacheable latency
system.cpu.dtb_walker_cache.overall_avg_mshr_uncacheable_latency::detailed_cpu.dtb.walker 267787.128713                       # average overall mshr uncacheable latency
system.cpu.dtb_walker_cache.overall_avg_mshr_uncacheable_latency::total 267787.128713                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1718857                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.998273                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs         13060770815                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1718857                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7598.520886                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      11742378302500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::detailed_cpu.inst   511.998273                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::detailed_cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       26126755493                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      26126755493                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::detailed_cpu.inst  13060798693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total     13060798693                       # number of ReadReq hits
system.cpu.icache.demand_hits::detailed_cpu.inst  13060798693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total      13060798693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::detailed_cpu.inst  13060798693                       # number of overall hits
system.cpu.icache.overall_hits::total     13060798693                       # number of overall hits
system.cpu.icache.ReadReq_misses::detailed_cpu.inst      1719369                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1719369                       # number of ReadReq misses
system.cpu.icache.demand_misses::detailed_cpu.inst      1719369                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1719369                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::detailed_cpu.inst      1719369                       # number of overall misses
system.cpu.icache.overall_misses::total       1719369                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::detailed_cpu.inst  26705597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26705597000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::detailed_cpu.inst  26705597000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26705597000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::detailed_cpu.inst  26705597000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26705597000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::detailed_cpu.inst  13062518062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total  13062518062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::detailed_cpu.inst  13062518062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total  13062518062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::detailed_cpu.inst  13062518062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total  13062518062                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::detailed_cpu.inst     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::detailed_cpu.inst     0.000132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000132                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::detailed_cpu.inst     0.000132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000132                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::detailed_cpu.inst 15532.208037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15532.208037                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::detailed_cpu.inst 15532.208037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15532.208037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::detailed_cpu.inst 15532.208037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15532.208037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1718857                       # number of writebacks
system.cpu.icache.writebacks::total           1718857                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::detailed_cpu.inst      1719369                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1719369                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::detailed_cpu.inst      1719369                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1719369                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::detailed_cpu.inst      1719369                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1719369                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::detailed_cpu.inst  24986228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24986228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::detailed_cpu.inst  24986228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24986228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::detailed_cpu.inst  24986228000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24986228000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::detailed_cpu.inst     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::detailed_cpu.inst     0.000132                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000132                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::detailed_cpu.inst     0.000132                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000132                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::detailed_cpu.inst 14532.208037                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14532.208037                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::detailed_cpu.inst 14532.208037                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14532.208037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::detailed_cpu.inst 14532.208037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14532.208037                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements       347701                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse    15.925463                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs      5381009                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs       347701                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs    15.475966                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 11741942407500                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::detailed_cpu.itb.walker    15.925463                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::detailed_cpu.itb.walker     0.995341                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.995341                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses     11806684                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses     11806684                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.ReadReq_hits::detailed_cpu.itb.walker      5381588                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total      5381588                       # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::detailed_cpu.itb.walker           19                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total           19                       # number of WriteReq hits
system.cpu.itb_walker_cache.demand_hits::detailed_cpu.itb.walker      5381607                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total      5381607                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::detailed_cpu.itb.walker      5381607                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total      5381607                       # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::detailed_cpu.itb.walker       347823                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total       347823                       # number of ReadReq misses
system.cpu.itb_walker_cache.WriteReq_misses::detailed_cpu.itb.walker            1                       # number of WriteReq misses
system.cpu.itb_walker_cache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.itb_walker_cache.demand_misses::detailed_cpu.itb.walker       347824                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total       347824                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::detailed_cpu.itb.walker       347824                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total       347824                       # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::detailed_cpu.itb.walker   4679800500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total   4679800500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.WriteReq_miss_latency::detailed_cpu.itb.walker         4000                       # number of WriteReq miss cycles
system.cpu.itb_walker_cache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::detailed_cpu.itb.walker   4679804500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total   4679804500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::detailed_cpu.itb.walker   4679804500                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total   4679804500                       # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::detailed_cpu.itb.walker      5729411                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total      5729411                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::detailed_cpu.itb.walker           20                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total           20                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::detailed_cpu.itb.walker      5729431                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total      5729431                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::detailed_cpu.itb.walker      5729431                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total      5729431                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::detailed_cpu.itb.walker     0.060708                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.060708                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.WriteReq_miss_rate::detailed_cpu.itb.walker     0.050000                       # miss rate for WriteReq accesses
system.cpu.itb_walker_cache.WriteReq_miss_rate::total     0.050000                       # miss rate for WriteReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::detailed_cpu.itb.walker     0.060708                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.060708                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::detailed_cpu.itb.walker     0.060708                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.060708                       # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::detailed_cpu.itb.walker 13454.545847                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 13454.545847                       # average ReadReq miss latency
system.cpu.itb_walker_cache.WriteReq_avg_miss_latency::detailed_cpu.itb.walker         4000                       # average WriteReq miss latency
system.cpu.itb_walker_cache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::detailed_cpu.itb.walker 13454.518665                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 13454.518665                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::detailed_cpu.itb.walker 13454.518665                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 13454.518665                       # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::writebacks        38624                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total        38624                       # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_hits::detailed_cpu.itb.walker            1                       # number of ReadReq MSHR hits
system.cpu.itb_walker_cache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.itb_walker_cache.demand_mshr_hits::detailed_cpu.itb.walker            1                       # number of demand (read+write) MSHR hits
system.cpu.itb_walker_cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.itb_walker_cache.overall_mshr_hits::detailed_cpu.itb.walker            1                       # number of overall MSHR hits
system.cpu.itb_walker_cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.itb_walker_cache.ReadReq_mshr_misses::detailed_cpu.itb.walker       347822                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total       347822                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.WriteReq_mshr_misses::detailed_cpu.itb.walker            1                       # number of WriteReq MSHR misses
system.cpu.itb_walker_cache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::detailed_cpu.itb.walker       347823                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total       347823                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::detailed_cpu.itb.walker       347823                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total       347823                       # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::detailed_cpu.itb.walker   4331975500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total   4331975500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.WriteReq_mshr_miss_latency::detailed_cpu.itb.walker         3000                       # number of WriteReq MSHR miss cycles
system.cpu.itb_walker_cache.WriteReq_mshr_miss_latency::total         3000                       # number of WriteReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::detailed_cpu.itb.walker   4331978500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total   4331978500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::detailed_cpu.itb.walker   4331978500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total   4331978500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::detailed_cpu.itb.walker     0.060708                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.060708                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.WriteReq_mshr_miss_rate::detailed_cpu.itb.walker     0.050000                       # mshr miss rate for WriteReq accesses
system.cpu.itb_walker_cache.WriteReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for WriteReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::detailed_cpu.itb.walker     0.060708                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.060708                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::detailed_cpu.itb.walker     0.060708                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.060708                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::detailed_cpu.itb.walker 12454.575904                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12454.575904                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.WriteReq_avg_mshr_miss_latency::detailed_cpu.itb.walker         3000                       # average WriteReq mshr miss latency
system.cpu.itb_walker_cache.WriteReq_avg_mshr_miss_latency::total         3000                       # average WriteReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::detailed_cpu.itb.walker 12454.548722                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 12454.548722                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::detailed_cpu.itb.walker 12454.548722                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 12454.548722                       # average overall mshr miss latency
system.detailed_cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.detailed_cpu.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.detailed_cpu.dtb.rdMisses                    0                       # TLB misses on read requests
system.detailed_cpu.dtb.wrMisses                    0                       # TLB misses on write requests
system.detailed_cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.itb.rdAccesses                  0                       # TLB accesses on read requests
system.detailed_cpu.itb.wrAccesses                  0                       # TLB accesses on write requests
system.detailed_cpu.itb.rdMisses                    0                       # TLB misses on read requests
system.detailed_cpu.itb.wrMisses                    0                       # TLB misses on write requests
system.detailed_cpu.numPwrStateTransitions            8                       # Number of power state transitions
system.detailed_cpu.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::mean     49702875                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::stdev 55992705.138519                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::min_value     15839000                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::max_value    132936000                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.detailed_cpu.pwrStateResidencyTicks::ON 34640719811500                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.pwrStateResidencyTicks::CLK_GATED    198811500                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.pwrStateResidencyTicks::OFF 11741777292500                       # Cumulative time (in ticks) in various power states
system.detailed_cpu.numCycles             69281571936                       # number of cpu cycles simulated
system.detailed_cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.detailed_cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.detailed_cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.detailed_cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.detailed_cpu.committedInsts         9675006882                       # Number of instructions committed
system.detailed_cpu.committedOps          16028053745                       # Number of ops (including micro ops) committed
system.detailed_cpu.num_int_alu_accesses  16005294701                       # Number of integer alu accesses
system.detailed_cpu.num_fp_alu_accesses        758894                       # Number of float alu accesses
system.detailed_cpu.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.detailed_cpu.num_func_calls          307982246                       # number of times a function call or return occured
system.detailed_cpu.num_conditional_control_insts   1135425532                       # number of instructions that are conditional controls
system.detailed_cpu.num_int_insts         16005294701                       # number of integer instructions
system.detailed_cpu.num_fp_insts               758894                       # number of float instructions
system.detailed_cpu.num_vec_insts                   0                       # number of vector instructions
system.detailed_cpu.num_int_register_reads  34504803794                       # number of times the integer registers were read
system.detailed_cpu.num_int_register_writes  13449278704                       # number of times the integer registers were written
system.detailed_cpu.num_fp_register_reads      1094179                       # number of times the floating registers were read
system.detailed_cpu.num_fp_register_writes       594843                       # number of times the floating registers were written
system.detailed_cpu.num_vec_register_reads            0                       # number of times the vector registers were read
system.detailed_cpu.num_vec_register_writes            0                       # number of times the vector registers were written
system.detailed_cpu.num_cc_register_reads   6557427595                       # number of times the CC registers were read
system.detailed_cpu.num_cc_register_writes   5870509532                       # number of times the CC registers were written
system.detailed_cpu.num_mem_refs           5307330290                       # number of memory refs
system.detailed_cpu.num_load_insts         4109333229                       # Number of load instructions
system.detailed_cpu.num_store_insts        1197997061                       # Number of store instructions
system.detailed_cpu.num_idle_cycles      398183.473945                       # Number of idle cycles
system.detailed_cpu.num_busy_cycles      69281173752.526062                       # Number of busy cycles
system.detailed_cpu.not_idle_fraction        0.999994                       # Percentage of non-idle cycles
system.detailed_cpu.idle_fraction            0.000006                       # Percentage of idle cycles
system.detailed_cpu.Branches               1491290355                       # Number of branches fetched
system.detailed_cpu.op_class::No_OpClass      8379130      0.05%      0.05% # Class of executed instruction
system.detailed_cpu.op_class::IntAlu      10587757308     66.06%     66.11% # Class of executed instruction
system.detailed_cpu.op_class::IntMult       122557741      0.76%     66.87% # Class of executed instruction
system.detailed_cpu.op_class::IntDiv          1528247      0.01%     66.88% # Class of executed instruction
system.detailed_cpu.op_class::FloatAdd         498647      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::FloatCmp              0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::FloatCvt           3904      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::FloatMult             0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::FloatMultAcc            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::FloatDiv              0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::FloatMisc             0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::FloatSqrt             0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdAdd               0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdAddAcc            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdAlu               0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdCmp               0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdCvt               0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdMisc              0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdMult              0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdMultAcc            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdShift             0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdShiftAcc            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdSqrt              0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatAdd            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatAlu            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatCmp            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatCvt            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatDiv            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatMisc            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatMult            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatMultAcc            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::SimdFloatSqrt            0      0.00%     66.89% # Class of executed instruction
system.detailed_cpu.op_class::MemRead      4109173833     25.64%     92.52% # Class of executed instruction
system.detailed_cpu.op_class::MemWrite     1197907893      7.47%    100.00% # Class of executed instruction
system.detailed_cpu.op_class::FloatMemRead       159396      0.00%    100.00% # Class of executed instruction
system.detailed_cpu.op_class::FloatMemWrite        89168      0.00%    100.00% # Class of executed instruction
system.detailed_cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.detailed_cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.detailed_cpu.op_class::total       16028055267                       # Class of executed instruction
system.iobus.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                29439                       # Transaction distribution
system.iobus.trans_dist::ReadResp               29439                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12278                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12278                       # Transaction distribution
system.iobus.trans_dist::MessageReq               825                       # Transaction distribution
system.iobus.trans_dist::MessageResp              825                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio        10074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         6590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        66770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        66770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         1650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         1650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   85084                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         5694                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio         3295                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8989                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      2116424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      2116424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         3300                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         3300                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2128713                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1944500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy              9072000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy             5318500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            79806172                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            12386000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           133842000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy              825000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                33369                       # number of replacements
system.iocache.tags.tagsinuse               15.998840                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                33369                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         11744287997000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide    15.998840                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide     0.999928                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999928                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               300465                       # Number of tag accesses
system.iocache.tags.data_accesses              300465                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide        25385                       # number of ReadReq misses
system.iocache.ReadReq_misses::total            25385                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide         8000                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         8000                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        33385                       # number of demand (read+write) misses
system.iocache.demand_misses::total             33385                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        33385                       # number of overall misses
system.iocache.overall_misses::total            33385                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide   3899170870                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total   3899170870                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide    939809302                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    939809302                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   4838980172                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   4838980172                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   4838980172                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   4838980172                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide        25385                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total          25385                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide         8000                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         8000                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        33385                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           33385                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        33385                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          33385                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 153601.373646                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 153601.373646                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 117476.162750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117476.162750                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 144944.740812                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 144944.740812                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 144944.740812                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 144944.740812                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         62843                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 6283                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.002069                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            8000                       # number of writebacks
system.iocache.writebacks::total                 8000                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide        25385                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total        25385                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide         8000                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         8000                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        33385                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        33385                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        33385                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        33385                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide   2629920870                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total   2629920870                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide    539325749                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    539325749                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   3169246619                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   3169246619                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   3169246619                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   3169246619                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 103601.373646                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 103601.373646                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 67415.718625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67415.718625                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 94930.256672                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 94930.256672                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 94930.256672                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 94930.256672                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                 128305939                       # number of replacements
system.l2.tags.tagsinuse                 32757.813031                       # Cycle average of tags in use
system.l2.tags.total_refs                   517364292                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 128305939                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.032271                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              11920103246000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       75.119268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::detailed_cpu.dtb.walker   102.620083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::detailed_cpu.itb.walker     6.192908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::detailed_cpu.inst   126.634383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::detailed_cpu.data 32447.246387                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::detailed_cpu.dtb.walker     0.003132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::detailed_cpu.itb.walker     0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::detailed_cpu.inst     0.003865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::detailed_cpu.data     0.990211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999689                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10977                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                5557948019                       # Number of tag accesses
system.l2.tags.data_accesses               5557948019                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     94225542                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         94225542                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1718856                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1718856                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::detailed_cpu.data          760                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  760                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::detailed_cpu.data      2770275                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2770275                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::detailed_cpu.inst      1673339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1673339                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::detailed_cpu.dtb.walker     55054771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::detailed_cpu.itb.walker       345850                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::detailed_cpu.data    154143774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         209544395                       # number of ReadSharedReq hits
system.l2.demand_hits::detailed_cpu.dtb.walker     55054771                       # number of demand (read+write) hits
system.l2.demand_hits::detailed_cpu.itb.walker       345850                       # number of demand (read+write) hits
system.l2.demand_hits::detailed_cpu.inst      1673339                       # number of demand (read+write) hits
system.l2.demand_hits::detailed_cpu.data    156914049                       # number of demand (read+write) hits
system.l2.demand_hits::total                213988009                       # number of demand (read+write) hits
system.l2.overall_hits::detailed_cpu.dtb.walker     55054771                       # number of overall hits
system.l2.overall_hits::detailed_cpu.itb.walker       345850                       # number of overall hits
system.l2.overall_hits::detailed_cpu.inst      1673339                       # number of overall hits
system.l2.overall_hits::detailed_cpu.data    156914049                       # number of overall hits
system.l2.overall_hits::total               213988009                       # number of overall hits
system.l2.UpgradeReq_misses::detailed_cpu.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::detailed_cpu.data      1532746                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1532746                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::detailed_cpu.inst        46030                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            46030                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::detailed_cpu.dtb.walker        18021                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::detailed_cpu.itb.walker         1108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::detailed_cpu.data    126714529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       126733658                       # number of ReadSharedReq misses
system.l2.demand_misses::detailed_cpu.dtb.walker        18021                       # number of demand (read+write) misses
system.l2.demand_misses::detailed_cpu.itb.walker         1108                       # number of demand (read+write) misses
system.l2.demand_misses::detailed_cpu.inst        46030                       # number of demand (read+write) misses
system.l2.demand_misses::detailed_cpu.data    128247275                       # number of demand (read+write) misses
system.l2.demand_misses::total              128312434                       # number of demand (read+write) misses
system.l2.overall_misses::detailed_cpu.dtb.walker        18021                       # number of overall misses
system.l2.overall_misses::detailed_cpu.itb.walker         1108                       # number of overall misses
system.l2.overall_misses::detailed_cpu.inst        46030                       # number of overall misses
system.l2.overall_misses::detailed_cpu.data    128247275                       # number of overall misses
system.l2.overall_misses::total             128312434                       # number of overall misses
system.l2.UpgradeReq_miss_latency::detailed_cpu.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       118000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::detailed_cpu.data 220226812500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  220226812500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::detailed_cpu.inst   4831580000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4831580000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::detailed_cpu.dtb.walker   2814892500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::detailed_cpu.itb.walker    156842000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::detailed_cpu.data 12718946718000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 12721918452500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::detailed_cpu.dtb.walker   2814892500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::detailed_cpu.itb.walker    156842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::detailed_cpu.inst   4831580000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::detailed_cpu.data 12939173530500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     12946976845000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::detailed_cpu.dtb.walker   2814892500                       # number of overall miss cycles
system.l2.overall_miss_latency::detailed_cpu.itb.walker    156842000                       # number of overall miss cycles
system.l2.overall_miss_latency::detailed_cpu.inst   4831580000                       # number of overall miss cycles
system.l2.overall_miss_latency::detailed_cpu.data 12939173530500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    12946976845000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     94225542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     94225542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1718856                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1718856                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::detailed_cpu.data          764                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              764                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::detailed_cpu.data      4303021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4303021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::detailed_cpu.inst      1719369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1719369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::detailed_cpu.dtb.walker     55072792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::detailed_cpu.itb.walker       346958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::detailed_cpu.data    280858303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     336278053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::detailed_cpu.dtb.walker     55072792                       # number of demand (read+write) accesses
system.l2.demand_accesses::detailed_cpu.itb.walker       346958                       # number of demand (read+write) accesses
system.l2.demand_accesses::detailed_cpu.inst      1719369                       # number of demand (read+write) accesses
system.l2.demand_accesses::detailed_cpu.data    285161324                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            342300443                       # number of demand (read+write) accesses
system.l2.overall_accesses::detailed_cpu.dtb.walker     55072792                       # number of overall (read+write) accesses
system.l2.overall_accesses::detailed_cpu.itb.walker       346958                       # number of overall (read+write) accesses
system.l2.overall_accesses::detailed_cpu.inst      1719369                       # number of overall (read+write) accesses
system.l2.overall_accesses::detailed_cpu.data    285161324                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           342300443                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::detailed_cpu.data     0.005236                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.005236                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::detailed_cpu.data     0.356202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.356202                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::detailed_cpu.inst     0.026771                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026771                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::detailed_cpu.dtb.walker     0.000327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::detailed_cpu.itb.walker     0.003193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::detailed_cpu.data     0.451169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.376872                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::detailed_cpu.dtb.walker     0.000327                       # miss rate for demand accesses
system.l2.demand_miss_rate::detailed_cpu.itb.walker     0.003193                       # miss rate for demand accesses
system.l2.demand_miss_rate::detailed_cpu.inst     0.026771                       # miss rate for demand accesses
system.l2.demand_miss_rate::detailed_cpu.data     0.449736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.374853                       # miss rate for demand accesses
system.l2.overall_miss_rate::detailed_cpu.dtb.walker     0.000327                       # miss rate for overall accesses
system.l2.overall_miss_rate::detailed_cpu.itb.walker     0.003193                       # miss rate for overall accesses
system.l2.overall_miss_rate::detailed_cpu.inst     0.026771                       # miss rate for overall accesses
system.l2.overall_miss_rate::detailed_cpu.data     0.449736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.374853                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::detailed_cpu.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::detailed_cpu.data 143681.218219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 143681.218219                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::detailed_cpu.inst 104965.891810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104965.891810                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::detailed_cpu.dtb.walker 156200.682537                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::detailed_cpu.itb.walker 141554.151625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::detailed_cpu.data 100374.809569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100383.107797                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::detailed_cpu.dtb.walker 156200.682537                       # average overall miss latency
system.l2.demand_avg_miss_latency::detailed_cpu.itb.walker 141554.151625                       # average overall miss latency
system.l2.demand_avg_miss_latency::detailed_cpu.inst 104965.891810                       # average overall miss latency
system.l2.demand_avg_miss_latency::detailed_cpu.data 100892.385671                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100901.965939                       # average overall miss latency
system.l2.overall_avg_miss_latency::detailed_cpu.dtb.walker 156200.682537                       # average overall miss latency
system.l2.overall_avg_miss_latency::detailed_cpu.itb.walker 141554.151625                       # average overall miss latency
system.l2.overall_avg_miss_latency::detailed_cpu.inst 104965.891810                       # average overall miss latency
system.l2.overall_avg_miss_latency::detailed_cpu.data 100892.385671                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100901.965939                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              2562376                       # number of writebacks
system.l2.writebacks::total                   2562376                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2023                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2023                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::detailed_cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::detailed_cpu.data      1532746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1532746                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::detailed_cpu.inst        46030                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        46030                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::detailed_cpu.dtb.walker        18021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::detailed_cpu.itb.walker         1108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::detailed_cpu.data    126714529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    126733658                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::detailed_cpu.dtb.walker        18021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::detailed_cpu.itb.walker         1108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::detailed_cpu.inst        46030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::detailed_cpu.data    128247275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         128312434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::detailed_cpu.dtb.walker        18021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::detailed_cpu.itb.walker         1108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::detailed_cpu.inst        46030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::detailed_cpu.data    128247275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        128312434                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::detailed_cpu.dtb.walker           96                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::detailed_cpu.data         4054                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4150                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::detailed_cpu.dtb.walker            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::detailed_cpu.data        39244                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        39245                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::detailed_cpu.dtb.walker           97                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::detailed_cpu.data        43298                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        43395                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::detailed_cpu.data        78000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        78000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::detailed_cpu.data 204899352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 204899352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::detailed_cpu.inst   4371280000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4371280000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::detailed_cpu.dtb.walker   2634682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::detailed_cpu.itb.walker    145762000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::detailed_cpu.data 11451801428000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 11454581872500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::detailed_cpu.dtb.walker   2634682500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::detailed_cpu.itb.walker    145762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::detailed_cpu.inst   4371280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::detailed_cpu.data 11656700780500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 11663852505000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::detailed_cpu.dtb.walker   2634682500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::detailed_cpu.itb.walker    145762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::detailed_cpu.inst   4371280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::detailed_cpu.data 11656700780500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 11663852505000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::detailed_cpu.dtb.walker     25809500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::detailed_cpu.data    797890500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    823700000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::detailed_cpu.dtb.walker     25809500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::detailed_cpu.data    797890500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    823700000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::detailed_cpu.data     0.005236                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.005236                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::detailed_cpu.data     0.356202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.356202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::detailed_cpu.inst     0.026771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::detailed_cpu.dtb.walker     0.000327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::detailed_cpu.itb.walker     0.003193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::detailed_cpu.data     0.451169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.376872                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::detailed_cpu.dtb.walker     0.000327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::detailed_cpu.itb.walker     0.003193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::detailed_cpu.inst     0.026771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::detailed_cpu.data     0.449736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.374853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::detailed_cpu.dtb.walker     0.000327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::detailed_cpu.itb.walker     0.003193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::detailed_cpu.inst     0.026771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::detailed_cpu.data     0.449736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.374853                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::detailed_cpu.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::detailed_cpu.data 133681.218219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133681.218219                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::detailed_cpu.inst 94965.891810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94965.891810                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::detailed_cpu.dtb.walker 146200.682537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::detailed_cpu.itb.walker 131554.151625                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::detailed_cpu.data 90374.809569                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90383.107797                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::detailed_cpu.dtb.walker 146200.682537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::detailed_cpu.itb.walker 131554.151625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::detailed_cpu.inst 94965.891810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::detailed_cpu.data 90892.385671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90901.965939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::detailed_cpu.dtb.walker 146200.682537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::detailed_cpu.itb.walker 131554.151625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::detailed_cpu.inst 94965.891810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::detailed_cpu.data 90892.385671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90901.965939                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::detailed_cpu.dtb.walker 268848.958333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::detailed_cpu.data 196815.614208                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 198481.927711                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::detailed_cpu.dtb.walker 266077.319588                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::detailed_cpu.data 18427.883505                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 18981.449476                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests     256659121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests    128313663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        25417                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4150                       # Transaction distribution
system.membus.trans_dist::ReadResp          126809223                       # Transaction distribution
system.membus.trans_dist::WriteReq              39245                       # Transaction distribution
system.membus.trans_dist::WriteResp             39245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2570376                       # Transaction distribution
system.membus.trans_dist::CleanEvict        125742345                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              791                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1532531                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1532528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     126805073                       # Transaction distribution
system.membus.trans_dist::MessageReq              825                       # Transaction distribution
system.membus.trans_dist::MessageResp             825                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          8000                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave         1650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total         1650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        66818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        66818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu.interrupts.pio        69932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       220701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port    384683975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    384991272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              385059740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave         3300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         3300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       516096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       516096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8989                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu.interrupts.pio       139864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port      6492168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   8369476352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   8376117373                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8376636769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25989                       # Total snoops (count)
system.membus.snoopTraffic                    1626688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         128390615                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000198                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014069                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               128365198     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                   25417      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           128390615                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14390500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            75213500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1944500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy           359352060                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy        267702702000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1119500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          127674271                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy       719064896750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages          391                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes      1601536                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs          391                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          125                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes       512000                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          125                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests    690470082                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests    345215287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      8855055                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          48935                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        48899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 46382695915500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4154                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         340956926                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             39245                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            39245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     96787918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1718857                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       375032383                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1333                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4303024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4303024                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1719369                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    339238502                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5157595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    855592257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side      1042482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side    171085967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1032878301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    220046464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  24040895669                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side     24677248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side   3763494344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            28049113725                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       131287234                       # Total snoops (count)
system.tol2bus.snoopTraffic                 353134688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        473611614                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018802                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.136119                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              464726013     98.12%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8866588      1.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  19013      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          473611614                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       441220760499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy         33045628                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2579053500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      427766993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         521733500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       87010023500                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
