#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa252d041c0 .scope module, "ALU32" "ALU32" 2 1;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /OUTPUT 32 "X";
o0x7fa2528320c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa252d14960_0 .net/s "A", 31 0, o0x7fa2528320c8;  0 drivers
o0x7fa2528320f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa252d14a20_0 .net/s "B", 31 0, o0x7fa2528320f8;  0 drivers
v0x7fa252d14ad0_0 .net "X", 31 0, L_0x7fa252d2c690;  1 drivers
v0x7fa252d14b90_0 .net *"_ivl_1", 32 0, L_0x7fa252d2c590;  1 drivers
o0x7fa252832188 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fa252d14c40_0 .net "mode", 3 0, o0x7fa252832188;  0 drivers
L_0x7fa252d2c590 .ufunc/vec4 TD_ALU32.operation, 33, o0x7fa252832188, o0x7fa2528320c8, o0x7fa2528320f8 (v0x7fa252d14800_0, v0x7fa252d046c0_0, v0x7fa252d14760_0) S_0x7fa252d04500;
L_0x7fa252d2c690 .part L_0x7fa252d2c590, 0, 32;
S_0x7fa252d04500 .scope function.vec4.s33, "operation" "operation" 2 8, 2 8 0, S_0x7fa252d041c0;
 .timescale -9 -9;
v0x7fa252d046c0_0 .var/s "A", 31 0;
v0x7fa252d14760_0 .var/s "B", 31 0;
v0x7fa252d14800_0 .var "mode", 3 0;
; Variable operation is vec4 return value of scope S_0x7fa252d04500
TD_ALU32.operation ;
    %load/vec4 v0x7fa252d14800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 0, 0, 33;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7fa252d046c0_0;
    %pad/s 33;
    %load/vec4 v0x7fa252d14760_0;
    %pad/s 33;
    %add;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7fa252d046c0_0;
    %pad/s 33;
    %load/vec4 v0x7fa252d14760_0;
    %pad/s 33;
    %sub;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fa252d046c0_0;
    %pad/s 33;
    %load/vec4 v0x7fa252d14760_0;
    %pad/s 33;
    %and;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7fa252d046c0_0;
    %pad/s 33;
    %load/vec4 v0x7fa252d14760_0;
    %pad/s 33;
    %or;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7fa252d046c0_0;
    %pad/s 33;
    %load/vec4 v0x7fa252d14760_0;
    %pad/s 33;
    %xor;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7fa252d046c0_0;
    %pad/s 33;
    %load/vec4 v0x7fa252d14760_0;
    %ix/vec4 4;
    %shiftl 4;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fa252d046c0_0;
    %pad/s 33;
    %load/vec4 v0x7fa252d14760_0;
    %ix/vec4 4;
    %shiftr 4;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fa252d046c0_0;
    %pad/s 33;
    %load/vec4 v0x7fa252d14760_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7fa252d04390 .scope module, "main" "main" 3 3;
 .timescale -9 -9;
v0x7fa252d2c180_0 .var "a", 31 0;
v0x7fa252d2c230_0 .var "b", 31 0;
v0x7fa252d2c2c0_0 .var "c", 0 0;
v0x7fa252d2c3f0_0 .net "cout", 0 0, L_0x7fa252d3ed50;  1 drivers
v0x7fa252d2c500_0 .net "x", 31 0, L_0x7fa252d3fa00;  1 drivers
S_0x7fa252d14d70 .scope module, "alu32_0" "FULLADD32" 3 11, 4 1 0, S_0x7fa252d04390;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d2bd10_0 .net "A", 31 0, v0x7fa252d2c180_0;  1 drivers
v0x7fa252d2bdb0_0 .net "B", 31 0, v0x7fa252d2c230_0;  1 drivers
v0x7fa252d2be50_0 .net "C", 1 0, L_0x7fa252d36040;  1 drivers
v0x7fa252d2bef0_0 .net "X", 31 0, L_0x7fa252d3fa00;  alias, 1 drivers
v0x7fa252d2bfa0_0 .net "cin", 0 0, v0x7fa252d2c2c0_0;  1 drivers
v0x7fa252d2c070_0 .net "cout", 0 0, L_0x7fa252d3ed50;  alias, 1 drivers
L_0x7fa252d35e80 .part v0x7fa252d2c180_0, 0, 16;
L_0x7fa252d35f60 .part v0x7fa252d2c230_0, 0, 16;
L_0x7fa252d36040 .part/pv L_0x7fa252d35420, 0, 1, 2;
L_0x7fa252d3f7b0 .part v0x7fa252d2c180_0, 16, 16;
L_0x7fa252d3f850 .part v0x7fa252d2c230_0, 16, 16;
L_0x7fa252d3f920 .part L_0x7fa252d36040, 0, 1;
L_0x7fa252d3fa00 .concat8 [ 16 16 0 0], L_0x7fa252d35de0, L_0x7fa252d3f710;
S_0x7fa252d14ff0 .scope module, "alu16_0" "ALU16" 4 14, 5 1 0, S_0x7fa252d14d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d20120_0 .net "A", 15 0, L_0x7fa252d35e80;  1 drivers
v0x7fa252d201e0_0 .net "B", 15 0, L_0x7fa252d35f60;  1 drivers
v0x7fa252d20280_0 .net "C", 14 0, L_0x7fa252d3fba0;  1 drivers
v0x7fa252d20320_0 .net "X", 15 0, L_0x7fa252d35de0;  1 drivers
o0x7fa2528353f8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fa252d203d0_0 name=_ivl_39
v0x7fa252d204c0_0 .net "cin", 0 0, v0x7fa252d2c2c0_0;  alias, 1 drivers
v0x7fa252d20590_0 .net "cout", 0 0, L_0x7fa252d35420;  1 drivers
L_0x7fa252d2eb60 .part L_0x7fa252d35e80, 0, 4;
L_0x7fa252d2ec00 .part L_0x7fa252d35f60, 0, 4;
L_0x7fa252d30fd0 .part L_0x7fa252d35e80, 4, 4;
L_0x7fa252d310b0 .part L_0x7fa252d35f60, 4, 4;
L_0x7fa252d31150 .part L_0x7fa252d3fba0, 0, 1;
L_0x7fa252d33580 .part L_0x7fa252d35e80, 8, 4;
L_0x7fa252d33620 .part L_0x7fa252d35f60, 8, 4;
L_0x7fa252d33700 .part L_0x7fa252d3fba0, 1, 1;
L_0x7fa252d35a80 .part L_0x7fa252d35e80, 12, 4;
L_0x7fa252d35ba0 .part L_0x7fa252d35f60, 12, 4;
L_0x7fa252d35cc0 .part L_0x7fa252d3fba0, 2, 1;
L_0x7fa252d35de0 .concat8 [ 4 4 4 4], L_0x7fa252d2e9d0, L_0x7fa252d30e40, L_0x7fa252d333f0, L_0x7fa252d358f0;
L_0x7fa252d3fba0 .concat [ 1 1 1 12], L_0x7fa252d2e4c0, L_0x7fa252d30930, L_0x7fa252d32ee0, o0x7fa2528353f8;
S_0x7fa252d15270 .scope module, "alu4_0" "ALU4" 5 11, 6 1 0, S_0x7fa252d14ff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d179e0_0 .net "A", 3 0, L_0x7fa252d2eb60;  1 drivers
v0x7fa252d17a70_0 .net "B", 3 0, L_0x7fa252d2ec00;  1 drivers
v0x7fa252d17b00_0 .net "Ctemp", 2 0, L_0x7fa252d2df80;  1 drivers
v0x7fa252d17ba0_0 .net "X", 3 0, L_0x7fa252d2e9d0;  1 drivers
v0x7fa252d17c50_0 .net "cin", 0 0, v0x7fa252d2c2c0_0;  alias, 1 drivers
v0x7fa252d17d20_0 .net "cout", 0 0, L_0x7fa252d2e4c0;  1 drivers
L_0x7fa252d2cce0 .part L_0x7fa252d2eb60, 0, 1;
L_0x7fa252d2ce00 .part L_0x7fa252d2ec00, 0, 1;
L_0x7fa252d2d460 .part L_0x7fa252d2eb60, 1, 1;
L_0x7fa252d2d580 .part L_0x7fa252d2ec00, 1, 1;
L_0x7fa252d2d6a0 .part L_0x7fa252d2df80, 0, 1;
L_0x7fa252d2dca0 .part L_0x7fa252d2eb60, 2, 1;
L_0x7fa252d2ddc0 .part L_0x7fa252d2ec00, 2, 1;
L_0x7fa252d2dee0 .part L_0x7fa252d2df80, 1, 1;
L_0x7fa252d2df80 .concat8 [ 1 1 1 0], L_0x7fa252d2cbf0, L_0x7fa252d2d370, L_0x7fa252d2dbb0;
L_0x7fa252d2e5f0 .part L_0x7fa252d2eb60, 3, 1;
L_0x7fa252d2e790 .part L_0x7fa252d2ec00, 3, 1;
L_0x7fa252d2e930 .part L_0x7fa252d2df80, 2, 1;
L_0x7fa252d2e9d0 .concat8 [ 1 1 1 1], L_0x7fa252d2c860, L_0x7fa252d2cfa0, L_0x7fa252d2d7e0, L_0x7fa252d2e1a0;
S_0x7fa252d154f0 .scope module, "alu1_0" "ALU1" 6 26, 7 1 0, S_0x7fa252d15270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d2c790 .functor XOR 1, L_0x7fa252d2cce0, L_0x7fa252d2ce00, C4<0>, C4<0>;
L_0x7fa252d2c860 .functor XOR 1, L_0x7fa252d2c790, v0x7fa252d2c2c0_0, C4<0>, C4<0>;
L_0x7fa252d2c950 .functor AND 1, L_0x7fa252d2cce0, L_0x7fa252d2ce00, C4<1>, C4<1>;
L_0x7fa252d2ca60 .functor XOR 1, L_0x7fa252d2cce0, L_0x7fa252d2ce00, C4<0>, C4<0>;
L_0x7fa252d2cad0 .functor AND 1, v0x7fa252d2c2c0_0, L_0x7fa252d2ca60, C4<1>, C4<1>;
L_0x7fa252d2cbf0 .functor OR 1, L_0x7fa252d2c950, L_0x7fa252d2cad0, C4<0>, C4<0>;
v0x7fa252d15770_0 .net "A", 0 0, L_0x7fa252d2cce0;  1 drivers
v0x7fa252d15820_0 .net "B", 0 0, L_0x7fa252d2ce00;  1 drivers
v0x7fa252d158c0_0 .net "Cin", 0 0, v0x7fa252d2c2c0_0;  alias, 1 drivers
v0x7fa252d15950_0 .net "Cout", 0 0, L_0x7fa252d2cbf0;  1 drivers
v0x7fa252d159f0_0 .net "S", 0 0, L_0x7fa252d2c860;  1 drivers
v0x7fa252d15ad0_0 .net *"_ivl_0", 0 0, L_0x7fa252d2c790;  1 drivers
v0x7fa252d15b80_0 .net *"_ivl_4", 0 0, L_0x7fa252d2c950;  1 drivers
v0x7fa252d15c30_0 .net *"_ivl_6", 0 0, L_0x7fa252d2ca60;  1 drivers
v0x7fa252d15ce0_0 .net *"_ivl_8", 0 0, L_0x7fa252d2cad0;  1 drivers
S_0x7fa252d15e70 .scope module, "alu1_1" "ALU1" 6 27, 7 1 0, S_0x7fa252d15270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d2c9e0 .functor XOR 1, L_0x7fa252d2d460, L_0x7fa252d2d580, C4<0>, C4<0>;
L_0x7fa252d2cfa0 .functor XOR 1, L_0x7fa252d2c9e0, L_0x7fa252d2d6a0, C4<0>, C4<0>;
L_0x7fa252d2d090 .functor AND 1, L_0x7fa252d2d460, L_0x7fa252d2d580, C4<1>, C4<1>;
L_0x7fa252d2d1c0 .functor XOR 1, L_0x7fa252d2d460, L_0x7fa252d2d580, C4<0>, C4<0>;
L_0x7fa252d2d230 .functor AND 1, L_0x7fa252d2d6a0, L_0x7fa252d2d1c0, C4<1>, C4<1>;
L_0x7fa252d2d370 .functor OR 1, L_0x7fa252d2d090, L_0x7fa252d2d230, C4<0>, C4<0>;
v0x7fa252d160b0_0 .net "A", 0 0, L_0x7fa252d2d460;  1 drivers
v0x7fa252d16140_0 .net "B", 0 0, L_0x7fa252d2d580;  1 drivers
v0x7fa252d161d0_0 .net "Cin", 0 0, L_0x7fa252d2d6a0;  1 drivers
v0x7fa252d16280_0 .net "Cout", 0 0, L_0x7fa252d2d370;  1 drivers
v0x7fa252d16310_0 .net "S", 0 0, L_0x7fa252d2cfa0;  1 drivers
v0x7fa252d163f0_0 .net *"_ivl_0", 0 0, L_0x7fa252d2c9e0;  1 drivers
v0x7fa252d164a0_0 .net *"_ivl_4", 0 0, L_0x7fa252d2d090;  1 drivers
v0x7fa252d16550_0 .net *"_ivl_6", 0 0, L_0x7fa252d2d1c0;  1 drivers
v0x7fa252d16600_0 .net *"_ivl_8", 0 0, L_0x7fa252d2d230;  1 drivers
S_0x7fa252d16790 .scope module, "alu1_2" "ALU1" 6 28, 7 1 0, S_0x7fa252d15270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d2d770 .functor XOR 1, L_0x7fa252d2dca0, L_0x7fa252d2ddc0, C4<0>, C4<0>;
L_0x7fa252d2d7e0 .functor XOR 1, L_0x7fa252d2d770, L_0x7fa252d2dee0, C4<0>, C4<0>;
L_0x7fa252d2d8b0 .functor AND 1, L_0x7fa252d2dca0, L_0x7fa252d2ddc0, C4<1>, C4<1>;
L_0x7fa252d2d9e0 .functor XOR 1, L_0x7fa252d2dca0, L_0x7fa252d2ddc0, C4<0>, C4<0>;
L_0x7fa252d2da50 .functor AND 1, L_0x7fa252d2dee0, L_0x7fa252d2d9e0, C4<1>, C4<1>;
L_0x7fa252d2dbb0 .functor OR 1, L_0x7fa252d2d8b0, L_0x7fa252d2da50, C4<0>, C4<0>;
v0x7fa252d169d0_0 .net "A", 0 0, L_0x7fa252d2dca0;  1 drivers
v0x7fa252d16a60_0 .net "B", 0 0, L_0x7fa252d2ddc0;  1 drivers
v0x7fa252d16af0_0 .net "Cin", 0 0, L_0x7fa252d2dee0;  1 drivers
v0x7fa252d16ba0_0 .net "Cout", 0 0, L_0x7fa252d2dbb0;  1 drivers
v0x7fa252d16c40_0 .net "S", 0 0, L_0x7fa252d2d7e0;  1 drivers
v0x7fa252d16d20_0 .net *"_ivl_0", 0 0, L_0x7fa252d2d770;  1 drivers
v0x7fa252d16dd0_0 .net *"_ivl_4", 0 0, L_0x7fa252d2d8b0;  1 drivers
v0x7fa252d16e80_0 .net *"_ivl_6", 0 0, L_0x7fa252d2d9e0;  1 drivers
v0x7fa252d16f30_0 .net *"_ivl_8", 0 0, L_0x7fa252d2da50;  1 drivers
S_0x7fa252d170c0 .scope module, "alu1_3" "ALU1" 6 29, 7 1 0, S_0x7fa252d15270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d2e130 .functor XOR 1, L_0x7fa252d2e5f0, L_0x7fa252d2e790, C4<0>, C4<0>;
L_0x7fa252d2e1a0 .functor XOR 1, L_0x7fa252d2e130, L_0x7fa252d2e930, C4<0>, C4<0>;
L_0x7fa252d2e210 .functor AND 1, L_0x7fa252d2e5f0, L_0x7fa252d2e790, C4<1>, C4<1>;
L_0x7fa252d2e320 .functor XOR 1, L_0x7fa252d2e5f0, L_0x7fa252d2e790, C4<0>, C4<0>;
L_0x7fa252d2e390 .functor AND 1, L_0x7fa252d2e930, L_0x7fa252d2e320, C4<1>, C4<1>;
L_0x7fa252d2e4c0 .functor OR 1, L_0x7fa252d2e210, L_0x7fa252d2e390, C4<0>, C4<0>;
v0x7fa252d17300_0 .net "A", 0 0, L_0x7fa252d2e5f0;  1 drivers
v0x7fa252d17390_0 .net "B", 0 0, L_0x7fa252d2e790;  1 drivers
v0x7fa252d17420_0 .net "Cin", 0 0, L_0x7fa252d2e930;  1 drivers
v0x7fa252d174d0_0 .net "Cout", 0 0, L_0x7fa252d2e4c0;  alias, 1 drivers
v0x7fa252d17560_0 .net "S", 0 0, L_0x7fa252d2e1a0;  1 drivers
v0x7fa252d17640_0 .net *"_ivl_0", 0 0, L_0x7fa252d2e130;  1 drivers
v0x7fa252d176f0_0 .net *"_ivl_4", 0 0, L_0x7fa252d2e210;  1 drivers
v0x7fa252d177a0_0 .net *"_ivl_6", 0 0, L_0x7fa252d2e320;  1 drivers
v0x7fa252d17850_0 .net *"_ivl_8", 0 0, L_0x7fa252d2e390;  1 drivers
S_0x7fa252d17e30 .scope module, "alu4_1" "ALU4" 5 12, 6 1 0, S_0x7fa252d14ff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d1a580_0 .net "A", 3 0, L_0x7fa252d30fd0;  1 drivers
v0x7fa252d1a610_0 .net "B", 3 0, L_0x7fa252d310b0;  1 drivers
v0x7fa252d1a6a0_0 .net "Ctemp", 2 0, L_0x7fa252d303f0;  1 drivers
v0x7fa252d1a740_0 .net "X", 3 0, L_0x7fa252d30e40;  1 drivers
v0x7fa252d1a7f0_0 .net "cin", 0 0, L_0x7fa252d31150;  1 drivers
v0x7fa252d1a8c0_0 .net "cout", 0 0, L_0x7fa252d30930;  1 drivers
L_0x7fa252d2f150 .part L_0x7fa252d30fd0, 0, 1;
L_0x7fa252d2f270 .part L_0x7fa252d310b0, 0, 1;
L_0x7fa252d2f8d0 .part L_0x7fa252d30fd0, 1, 1;
L_0x7fa252d2f9f0 .part L_0x7fa252d310b0, 1, 1;
L_0x7fa252d2fb10 .part L_0x7fa252d303f0, 0, 1;
L_0x7fa252d30110 .part L_0x7fa252d30fd0, 2, 1;
L_0x7fa252d30230 .part L_0x7fa252d310b0, 2, 1;
L_0x7fa252d30350 .part L_0x7fa252d303f0, 1, 1;
L_0x7fa252d303f0 .concat8 [ 1 1 1 0], L_0x7fa252d2f060, L_0x7fa252d2f7e0, L_0x7fa252d30020;
L_0x7fa252d30a60 .part L_0x7fa252d30fd0, 3, 1;
L_0x7fa252d30c00 .part L_0x7fa252d310b0, 3, 1;
L_0x7fa252d30da0 .part L_0x7fa252d303f0, 2, 1;
L_0x7fa252d30e40 .concat8 [ 1 1 1 1], L_0x7fa252d2ed10, L_0x7fa252d2f410, L_0x7fa252d2fc50, L_0x7fa252d30610;
S_0x7fa252d18080 .scope module, "alu1_0" "ALU1" 6 26, 7 1 0, S_0x7fa252d17e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d2eca0 .functor XOR 1, L_0x7fa252d2f150, L_0x7fa252d2f270, C4<0>, C4<0>;
L_0x7fa252d2ed10 .functor XOR 1, L_0x7fa252d2eca0, L_0x7fa252d31150, C4<0>, C4<0>;
L_0x7fa252d2ee00 .functor AND 1, L_0x7fa252d2f150, L_0x7fa252d2f270, C4<1>, C4<1>;
L_0x7fa252d2eef0 .functor XOR 1, L_0x7fa252d2f150, L_0x7fa252d2f270, C4<0>, C4<0>;
L_0x7fa252d2ef60 .functor AND 1, L_0x7fa252d31150, L_0x7fa252d2eef0, C4<1>, C4<1>;
L_0x7fa252d2f060 .functor OR 1, L_0x7fa252d2ee00, L_0x7fa252d2ef60, C4<0>, C4<0>;
v0x7fa252d182f0_0 .net "A", 0 0, L_0x7fa252d2f150;  1 drivers
v0x7fa252d183a0_0 .net "B", 0 0, L_0x7fa252d2f270;  1 drivers
v0x7fa252d18440_0 .net "Cin", 0 0, L_0x7fa252d31150;  alias, 1 drivers
v0x7fa252d184f0_0 .net "Cout", 0 0, L_0x7fa252d2f060;  1 drivers
v0x7fa252d18590_0 .net "S", 0 0, L_0x7fa252d2ed10;  1 drivers
v0x7fa252d18670_0 .net *"_ivl_0", 0 0, L_0x7fa252d2eca0;  1 drivers
v0x7fa252d18720_0 .net *"_ivl_4", 0 0, L_0x7fa252d2ee00;  1 drivers
v0x7fa252d187d0_0 .net *"_ivl_6", 0 0, L_0x7fa252d2eef0;  1 drivers
v0x7fa252d18880_0 .net *"_ivl_8", 0 0, L_0x7fa252d2ef60;  1 drivers
S_0x7fa252d18a10 .scope module, "alu1_1" "ALU1" 6 27, 7 1 0, S_0x7fa252d17e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d2ee70 .functor XOR 1, L_0x7fa252d2f8d0, L_0x7fa252d2f9f0, C4<0>, C4<0>;
L_0x7fa252d2f410 .functor XOR 1, L_0x7fa252d2ee70, L_0x7fa252d2fb10, C4<0>, C4<0>;
L_0x7fa252d2f500 .functor AND 1, L_0x7fa252d2f8d0, L_0x7fa252d2f9f0, C4<1>, C4<1>;
L_0x7fa252d2f630 .functor XOR 1, L_0x7fa252d2f8d0, L_0x7fa252d2f9f0, C4<0>, C4<0>;
L_0x7fa252d2f6a0 .functor AND 1, L_0x7fa252d2fb10, L_0x7fa252d2f630, C4<1>, C4<1>;
L_0x7fa252d2f7e0 .functor OR 1, L_0x7fa252d2f500, L_0x7fa252d2f6a0, C4<0>, C4<0>;
v0x7fa252d18c50_0 .net "A", 0 0, L_0x7fa252d2f8d0;  1 drivers
v0x7fa252d18ce0_0 .net "B", 0 0, L_0x7fa252d2f9f0;  1 drivers
v0x7fa252d18d70_0 .net "Cin", 0 0, L_0x7fa252d2fb10;  1 drivers
v0x7fa252d18e20_0 .net "Cout", 0 0, L_0x7fa252d2f7e0;  1 drivers
v0x7fa252d18eb0_0 .net "S", 0 0, L_0x7fa252d2f410;  1 drivers
v0x7fa252d18f90_0 .net *"_ivl_0", 0 0, L_0x7fa252d2ee70;  1 drivers
v0x7fa252d19040_0 .net *"_ivl_4", 0 0, L_0x7fa252d2f500;  1 drivers
v0x7fa252d190f0_0 .net *"_ivl_6", 0 0, L_0x7fa252d2f630;  1 drivers
v0x7fa252d191a0_0 .net *"_ivl_8", 0 0, L_0x7fa252d2f6a0;  1 drivers
S_0x7fa252d19330 .scope module, "alu1_2" "ALU1" 6 28, 7 1 0, S_0x7fa252d17e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d2fbe0 .functor XOR 1, L_0x7fa252d30110, L_0x7fa252d30230, C4<0>, C4<0>;
L_0x7fa252d2fc50 .functor XOR 1, L_0x7fa252d2fbe0, L_0x7fa252d30350, C4<0>, C4<0>;
L_0x7fa252d2fd20 .functor AND 1, L_0x7fa252d30110, L_0x7fa252d30230, C4<1>, C4<1>;
L_0x7fa252d2fe50 .functor XOR 1, L_0x7fa252d30110, L_0x7fa252d30230, C4<0>, C4<0>;
L_0x7fa252d2fec0 .functor AND 1, L_0x7fa252d30350, L_0x7fa252d2fe50, C4<1>, C4<1>;
L_0x7fa252d30020 .functor OR 1, L_0x7fa252d2fd20, L_0x7fa252d2fec0, C4<0>, C4<0>;
v0x7fa252d19570_0 .net "A", 0 0, L_0x7fa252d30110;  1 drivers
v0x7fa252d19600_0 .net "B", 0 0, L_0x7fa252d30230;  1 drivers
v0x7fa252d19690_0 .net "Cin", 0 0, L_0x7fa252d30350;  1 drivers
v0x7fa252d19740_0 .net "Cout", 0 0, L_0x7fa252d30020;  1 drivers
v0x7fa252d197e0_0 .net "S", 0 0, L_0x7fa252d2fc50;  1 drivers
v0x7fa252d198c0_0 .net *"_ivl_0", 0 0, L_0x7fa252d2fbe0;  1 drivers
v0x7fa252d19970_0 .net *"_ivl_4", 0 0, L_0x7fa252d2fd20;  1 drivers
v0x7fa252d19a20_0 .net *"_ivl_6", 0 0, L_0x7fa252d2fe50;  1 drivers
v0x7fa252d19ad0_0 .net *"_ivl_8", 0 0, L_0x7fa252d2fec0;  1 drivers
S_0x7fa252d19c60 .scope module, "alu1_3" "ALU1" 6 29, 7 1 0, S_0x7fa252d17e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d305a0 .functor XOR 1, L_0x7fa252d30a60, L_0x7fa252d30c00, C4<0>, C4<0>;
L_0x7fa252d30610 .functor XOR 1, L_0x7fa252d305a0, L_0x7fa252d30da0, C4<0>, C4<0>;
L_0x7fa252d30680 .functor AND 1, L_0x7fa252d30a60, L_0x7fa252d30c00, C4<1>, C4<1>;
L_0x7fa252d30790 .functor XOR 1, L_0x7fa252d30a60, L_0x7fa252d30c00, C4<0>, C4<0>;
L_0x7fa252d30800 .functor AND 1, L_0x7fa252d30da0, L_0x7fa252d30790, C4<1>, C4<1>;
L_0x7fa252d30930 .functor OR 1, L_0x7fa252d30680, L_0x7fa252d30800, C4<0>, C4<0>;
v0x7fa252d19ea0_0 .net "A", 0 0, L_0x7fa252d30a60;  1 drivers
v0x7fa252d19f30_0 .net "B", 0 0, L_0x7fa252d30c00;  1 drivers
v0x7fa252d19fc0_0 .net "Cin", 0 0, L_0x7fa252d30da0;  1 drivers
v0x7fa252d1a070_0 .net "Cout", 0 0, L_0x7fa252d30930;  alias, 1 drivers
v0x7fa252d1a100_0 .net "S", 0 0, L_0x7fa252d30610;  1 drivers
v0x7fa252d1a1e0_0 .net *"_ivl_0", 0 0, L_0x7fa252d305a0;  1 drivers
v0x7fa252d1a290_0 .net *"_ivl_4", 0 0, L_0x7fa252d30680;  1 drivers
v0x7fa252d1a340_0 .net *"_ivl_6", 0 0, L_0x7fa252d30790;  1 drivers
v0x7fa252d1a3f0_0 .net *"_ivl_8", 0 0, L_0x7fa252d30800;  1 drivers
S_0x7fa252d1a9d0 .scope module, "alu4_2" "ALU4" 5 13, 6 1 0, S_0x7fa252d14ff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d1d130_0 .net "A", 3 0, L_0x7fa252d33580;  1 drivers
v0x7fa252d1d1c0_0 .net "B", 3 0, L_0x7fa252d33620;  1 drivers
v0x7fa252d1d250_0 .net "Ctemp", 2 0, L_0x7fa252d329a0;  1 drivers
v0x7fa252d1d2f0_0 .net "X", 3 0, L_0x7fa252d333f0;  1 drivers
v0x7fa252d1d3a0_0 .net "cin", 0 0, L_0x7fa252d33700;  1 drivers
v0x7fa252d1d470_0 .net "cout", 0 0, L_0x7fa252d32ee0;  1 drivers
L_0x7fa252d316e0 .part L_0x7fa252d33580, 0, 1;
L_0x7fa252d31800 .part L_0x7fa252d33620, 0, 1;
L_0x7fa252d31e80 .part L_0x7fa252d33580, 1, 1;
L_0x7fa252d31fa0 .part L_0x7fa252d33620, 1, 1;
L_0x7fa252d320c0 .part L_0x7fa252d329a0, 0, 1;
L_0x7fa252d326c0 .part L_0x7fa252d33580, 2, 1;
L_0x7fa252d327e0 .part L_0x7fa252d33620, 2, 1;
L_0x7fa252d32900 .part L_0x7fa252d329a0, 1, 1;
L_0x7fa252d329a0 .concat8 [ 1 1 1 0], L_0x7fa252d315f0, L_0x7fa252d31d90, L_0x7fa252d325d0;
L_0x7fa252d33010 .part L_0x7fa252d33580, 3, 1;
L_0x7fa252d331b0 .part L_0x7fa252d33620, 3, 1;
L_0x7fa252d33350 .part L_0x7fa252d329a0, 2, 1;
L_0x7fa252d333f0 .concat8 [ 1 1 1 1], L_0x7fa252d312e0, L_0x7fa252d319a0, L_0x7fa252d32200, L_0x7fa252d32bc0;
S_0x7fa252d1ac30 .scope module, "alu1_0" "ALU1" 6 26, 7 1 0, S_0x7fa252d1a9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d31270 .functor XOR 1, L_0x7fa252d316e0, L_0x7fa252d31800, C4<0>, C4<0>;
L_0x7fa252d312e0 .functor XOR 1, L_0x7fa252d31270, L_0x7fa252d33700, C4<0>, C4<0>;
L_0x7fa252d31390 .functor AND 1, L_0x7fa252d316e0, L_0x7fa252d31800, C4<1>, C4<1>;
L_0x7fa252d31480 .functor XOR 1, L_0x7fa252d316e0, L_0x7fa252d31800, C4<0>, C4<0>;
L_0x7fa252d314f0 .functor AND 1, L_0x7fa252d33700, L_0x7fa252d31480, C4<1>, C4<1>;
L_0x7fa252d315f0 .functor OR 1, L_0x7fa252d31390, L_0x7fa252d314f0, C4<0>, C4<0>;
v0x7fa252d1aea0_0 .net "A", 0 0, L_0x7fa252d316e0;  1 drivers
v0x7fa252d1af50_0 .net "B", 0 0, L_0x7fa252d31800;  1 drivers
v0x7fa252d1aff0_0 .net "Cin", 0 0, L_0x7fa252d33700;  alias, 1 drivers
v0x7fa252d1b0a0_0 .net "Cout", 0 0, L_0x7fa252d315f0;  1 drivers
v0x7fa252d1b140_0 .net "S", 0 0, L_0x7fa252d312e0;  1 drivers
v0x7fa252d1b220_0 .net *"_ivl_0", 0 0, L_0x7fa252d31270;  1 drivers
v0x7fa252d1b2d0_0 .net *"_ivl_4", 0 0, L_0x7fa252d31390;  1 drivers
v0x7fa252d1b380_0 .net *"_ivl_6", 0 0, L_0x7fa252d31480;  1 drivers
v0x7fa252d1b430_0 .net *"_ivl_8", 0 0, L_0x7fa252d314f0;  1 drivers
S_0x7fa252d1b5c0 .scope module, "alu1_1" "ALU1" 6 27, 7 1 0, S_0x7fa252d1a9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d31400 .functor XOR 1, L_0x7fa252d31e80, L_0x7fa252d31fa0, C4<0>, C4<0>;
L_0x7fa252d319a0 .functor XOR 1, L_0x7fa252d31400, L_0x7fa252d320c0, C4<0>, C4<0>;
L_0x7fa252d31a90 .functor AND 1, L_0x7fa252d31e80, L_0x7fa252d31fa0, C4<1>, C4<1>;
L_0x7fa252d31bc0 .functor XOR 1, L_0x7fa252d31e80, L_0x7fa252d31fa0, C4<0>, C4<0>;
L_0x7fa252d31c30 .functor AND 1, L_0x7fa252d320c0, L_0x7fa252d31bc0, C4<1>, C4<1>;
L_0x7fa252d31d90 .functor OR 1, L_0x7fa252d31a90, L_0x7fa252d31c30, C4<0>, C4<0>;
v0x7fa252d1b800_0 .net "A", 0 0, L_0x7fa252d31e80;  1 drivers
v0x7fa252d1b890_0 .net "B", 0 0, L_0x7fa252d31fa0;  1 drivers
v0x7fa252d1b920_0 .net "Cin", 0 0, L_0x7fa252d320c0;  1 drivers
v0x7fa252d1b9d0_0 .net "Cout", 0 0, L_0x7fa252d31d90;  1 drivers
v0x7fa252d1ba60_0 .net "S", 0 0, L_0x7fa252d319a0;  1 drivers
v0x7fa252d1bb40_0 .net *"_ivl_0", 0 0, L_0x7fa252d31400;  1 drivers
v0x7fa252d1bbf0_0 .net *"_ivl_4", 0 0, L_0x7fa252d31a90;  1 drivers
v0x7fa252d1bca0_0 .net *"_ivl_6", 0 0, L_0x7fa252d31bc0;  1 drivers
v0x7fa252d1bd50_0 .net *"_ivl_8", 0 0, L_0x7fa252d31c30;  1 drivers
S_0x7fa252d1bee0 .scope module, "alu1_2" "ALU1" 6 28, 7 1 0, S_0x7fa252d1a9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d32190 .functor XOR 1, L_0x7fa252d326c0, L_0x7fa252d327e0, C4<0>, C4<0>;
L_0x7fa252d32200 .functor XOR 1, L_0x7fa252d32190, L_0x7fa252d32900, C4<0>, C4<0>;
L_0x7fa252d322d0 .functor AND 1, L_0x7fa252d326c0, L_0x7fa252d327e0, C4<1>, C4<1>;
L_0x7fa252d32400 .functor XOR 1, L_0x7fa252d326c0, L_0x7fa252d327e0, C4<0>, C4<0>;
L_0x7fa252d32470 .functor AND 1, L_0x7fa252d32900, L_0x7fa252d32400, C4<1>, C4<1>;
L_0x7fa252d325d0 .functor OR 1, L_0x7fa252d322d0, L_0x7fa252d32470, C4<0>, C4<0>;
v0x7fa252d1c120_0 .net "A", 0 0, L_0x7fa252d326c0;  1 drivers
v0x7fa252d1c1b0_0 .net "B", 0 0, L_0x7fa252d327e0;  1 drivers
v0x7fa252d1c240_0 .net "Cin", 0 0, L_0x7fa252d32900;  1 drivers
v0x7fa252d1c2f0_0 .net "Cout", 0 0, L_0x7fa252d325d0;  1 drivers
v0x7fa252d1c390_0 .net "S", 0 0, L_0x7fa252d32200;  1 drivers
v0x7fa252d1c470_0 .net *"_ivl_0", 0 0, L_0x7fa252d32190;  1 drivers
v0x7fa252d1c520_0 .net *"_ivl_4", 0 0, L_0x7fa252d322d0;  1 drivers
v0x7fa252d1c5d0_0 .net *"_ivl_6", 0 0, L_0x7fa252d32400;  1 drivers
v0x7fa252d1c680_0 .net *"_ivl_8", 0 0, L_0x7fa252d32470;  1 drivers
S_0x7fa252d1c810 .scope module, "alu1_3" "ALU1" 6 29, 7 1 0, S_0x7fa252d1a9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d32b50 .functor XOR 1, L_0x7fa252d33010, L_0x7fa252d331b0, C4<0>, C4<0>;
L_0x7fa252d32bc0 .functor XOR 1, L_0x7fa252d32b50, L_0x7fa252d33350, C4<0>, C4<0>;
L_0x7fa252d32c30 .functor AND 1, L_0x7fa252d33010, L_0x7fa252d331b0, C4<1>, C4<1>;
L_0x7fa252d32d40 .functor XOR 1, L_0x7fa252d33010, L_0x7fa252d331b0, C4<0>, C4<0>;
L_0x7fa252d32db0 .functor AND 1, L_0x7fa252d33350, L_0x7fa252d32d40, C4<1>, C4<1>;
L_0x7fa252d32ee0 .functor OR 1, L_0x7fa252d32c30, L_0x7fa252d32db0, C4<0>, C4<0>;
v0x7fa252d1ca50_0 .net "A", 0 0, L_0x7fa252d33010;  1 drivers
v0x7fa252d1cae0_0 .net "B", 0 0, L_0x7fa252d331b0;  1 drivers
v0x7fa252d1cb70_0 .net "Cin", 0 0, L_0x7fa252d33350;  1 drivers
v0x7fa252d1cc20_0 .net "Cout", 0 0, L_0x7fa252d32ee0;  alias, 1 drivers
v0x7fa252d1ccb0_0 .net "S", 0 0, L_0x7fa252d32bc0;  1 drivers
v0x7fa252d1cd90_0 .net *"_ivl_0", 0 0, L_0x7fa252d32b50;  1 drivers
v0x7fa252d1ce40_0 .net *"_ivl_4", 0 0, L_0x7fa252d32c30;  1 drivers
v0x7fa252d1cef0_0 .net *"_ivl_6", 0 0, L_0x7fa252d32d40;  1 drivers
v0x7fa252d1cfa0_0 .net *"_ivl_8", 0 0, L_0x7fa252d32db0;  1 drivers
S_0x7fa252d1d580 .scope module, "alu4_3" "ALU4" 5 14, 6 1 0, S_0x7fa252d14ff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d1fcd0_0 .net "A", 3 0, L_0x7fa252d35a80;  1 drivers
v0x7fa252d1fd60_0 .net "B", 3 0, L_0x7fa252d35ba0;  1 drivers
v0x7fa252d1fdf0_0 .net "Ctemp", 2 0, L_0x7fa252d34ee0;  1 drivers
v0x7fa252d1fe90_0 .net "X", 3 0, L_0x7fa252d358f0;  1 drivers
v0x7fa252d1ff40_0 .net "cin", 0 0, L_0x7fa252d35cc0;  1 drivers
v0x7fa252d20010_0 .net "cout", 0 0, L_0x7fa252d35420;  alias, 1 drivers
L_0x7fa252d33c40 .part L_0x7fa252d35a80, 0, 1;
L_0x7fa252d33d60 .part L_0x7fa252d35ba0, 0, 1;
L_0x7fa252d343c0 .part L_0x7fa252d35a80, 1, 1;
L_0x7fa252d344e0 .part L_0x7fa252d35ba0, 1, 1;
L_0x7fa252d34600 .part L_0x7fa252d34ee0, 0, 1;
L_0x7fa252d34c00 .part L_0x7fa252d35a80, 2, 1;
L_0x7fa252d34d20 .part L_0x7fa252d35ba0, 2, 1;
L_0x7fa252d34e40 .part L_0x7fa252d34ee0, 1, 1;
L_0x7fa252d34ee0 .concat8 [ 1 1 1 0], L_0x7fa252d33b50, L_0x7fa252d342d0, L_0x7fa252d34b10;
L_0x7fa252d35510 .part L_0x7fa252d35a80, 3, 1;
L_0x7fa252d356b0 .part L_0x7fa252d35ba0, 3, 1;
L_0x7fa252d35850 .part L_0x7fa252d34ee0, 2, 1;
L_0x7fa252d358f0 .concat8 [ 1 1 1 1], L_0x7fa252d33890, L_0x7fa252d33f00, L_0x7fa252d34740, L_0x7fa252d35100;
S_0x7fa252d1d7c0 .scope module, "alu1_0" "ALU1" 6 26, 7 1 0, S_0x7fa252d1d580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d33820 .functor XOR 1, L_0x7fa252d33c40, L_0x7fa252d33d60, C4<0>, C4<0>;
L_0x7fa252d33890 .functor XOR 1, L_0x7fa252d33820, L_0x7fa252d35cc0, C4<0>, C4<0>;
L_0x7fa252d33940 .functor AND 1, L_0x7fa252d33c40, L_0x7fa252d33d60, C4<1>, C4<1>;
L_0x7fa252d33a30 .functor XOR 1, L_0x7fa252d33c40, L_0x7fa252d33d60, C4<0>, C4<0>;
L_0x7fa252d33aa0 .functor AND 1, L_0x7fa252d35cc0, L_0x7fa252d33a30, C4<1>, C4<1>;
L_0x7fa252d33b50 .functor OR 1, L_0x7fa252d33940, L_0x7fa252d33aa0, C4<0>, C4<0>;
v0x7fa252d1da40_0 .net "A", 0 0, L_0x7fa252d33c40;  1 drivers
v0x7fa252d1daf0_0 .net "B", 0 0, L_0x7fa252d33d60;  1 drivers
v0x7fa252d1db90_0 .net "Cin", 0 0, L_0x7fa252d35cc0;  alias, 1 drivers
v0x7fa252d1dc40_0 .net "Cout", 0 0, L_0x7fa252d33b50;  1 drivers
v0x7fa252d1dce0_0 .net "S", 0 0, L_0x7fa252d33890;  1 drivers
v0x7fa252d1ddc0_0 .net *"_ivl_0", 0 0, L_0x7fa252d33820;  1 drivers
v0x7fa252d1de70_0 .net *"_ivl_4", 0 0, L_0x7fa252d33940;  1 drivers
v0x7fa252d1df20_0 .net *"_ivl_6", 0 0, L_0x7fa252d33a30;  1 drivers
v0x7fa252d1dfd0_0 .net *"_ivl_8", 0 0, L_0x7fa252d33aa0;  1 drivers
S_0x7fa252d1e160 .scope module, "alu1_1" "ALU1" 6 27, 7 1 0, S_0x7fa252d1d580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d339b0 .functor XOR 1, L_0x7fa252d343c0, L_0x7fa252d344e0, C4<0>, C4<0>;
L_0x7fa252d33f00 .functor XOR 1, L_0x7fa252d339b0, L_0x7fa252d34600, C4<0>, C4<0>;
L_0x7fa252d33ff0 .functor AND 1, L_0x7fa252d343c0, L_0x7fa252d344e0, C4<1>, C4<1>;
L_0x7fa252d34120 .functor XOR 1, L_0x7fa252d343c0, L_0x7fa252d344e0, C4<0>, C4<0>;
L_0x7fa252d34190 .functor AND 1, L_0x7fa252d34600, L_0x7fa252d34120, C4<1>, C4<1>;
L_0x7fa252d342d0 .functor OR 1, L_0x7fa252d33ff0, L_0x7fa252d34190, C4<0>, C4<0>;
v0x7fa252d1e3a0_0 .net "A", 0 0, L_0x7fa252d343c0;  1 drivers
v0x7fa252d1e430_0 .net "B", 0 0, L_0x7fa252d344e0;  1 drivers
v0x7fa252d1e4c0_0 .net "Cin", 0 0, L_0x7fa252d34600;  1 drivers
v0x7fa252d1e570_0 .net "Cout", 0 0, L_0x7fa252d342d0;  1 drivers
v0x7fa252d1e600_0 .net "S", 0 0, L_0x7fa252d33f00;  1 drivers
v0x7fa252d1e6e0_0 .net *"_ivl_0", 0 0, L_0x7fa252d339b0;  1 drivers
v0x7fa252d1e790_0 .net *"_ivl_4", 0 0, L_0x7fa252d33ff0;  1 drivers
v0x7fa252d1e840_0 .net *"_ivl_6", 0 0, L_0x7fa252d34120;  1 drivers
v0x7fa252d1e8f0_0 .net *"_ivl_8", 0 0, L_0x7fa252d34190;  1 drivers
S_0x7fa252d1ea80 .scope module, "alu1_2" "ALU1" 6 28, 7 1 0, S_0x7fa252d1d580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d346d0 .functor XOR 1, L_0x7fa252d34c00, L_0x7fa252d34d20, C4<0>, C4<0>;
L_0x7fa252d34740 .functor XOR 1, L_0x7fa252d346d0, L_0x7fa252d34e40, C4<0>, C4<0>;
L_0x7fa252d34810 .functor AND 1, L_0x7fa252d34c00, L_0x7fa252d34d20, C4<1>, C4<1>;
L_0x7fa252d34940 .functor XOR 1, L_0x7fa252d34c00, L_0x7fa252d34d20, C4<0>, C4<0>;
L_0x7fa252d349b0 .functor AND 1, L_0x7fa252d34e40, L_0x7fa252d34940, C4<1>, C4<1>;
L_0x7fa252d34b10 .functor OR 1, L_0x7fa252d34810, L_0x7fa252d349b0, C4<0>, C4<0>;
v0x7fa252d1ecc0_0 .net "A", 0 0, L_0x7fa252d34c00;  1 drivers
v0x7fa252d1ed50_0 .net "B", 0 0, L_0x7fa252d34d20;  1 drivers
v0x7fa252d1ede0_0 .net "Cin", 0 0, L_0x7fa252d34e40;  1 drivers
v0x7fa252d1ee90_0 .net "Cout", 0 0, L_0x7fa252d34b10;  1 drivers
v0x7fa252d1ef30_0 .net "S", 0 0, L_0x7fa252d34740;  1 drivers
v0x7fa252d1f010_0 .net *"_ivl_0", 0 0, L_0x7fa252d346d0;  1 drivers
v0x7fa252d1f0c0_0 .net *"_ivl_4", 0 0, L_0x7fa252d34810;  1 drivers
v0x7fa252d1f170_0 .net *"_ivl_6", 0 0, L_0x7fa252d34940;  1 drivers
v0x7fa252d1f220_0 .net *"_ivl_8", 0 0, L_0x7fa252d349b0;  1 drivers
S_0x7fa252d1f3b0 .scope module, "alu1_3" "ALU1" 6 29, 7 1 0, S_0x7fa252d1d580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d35090 .functor XOR 1, L_0x7fa252d35510, L_0x7fa252d356b0, C4<0>, C4<0>;
L_0x7fa252d35100 .functor XOR 1, L_0x7fa252d35090, L_0x7fa252d35850, C4<0>, C4<0>;
L_0x7fa252d35170 .functor AND 1, L_0x7fa252d35510, L_0x7fa252d356b0, C4<1>, C4<1>;
L_0x7fa252d35280 .functor XOR 1, L_0x7fa252d35510, L_0x7fa252d356b0, C4<0>, C4<0>;
L_0x7fa252d352f0 .functor AND 1, L_0x7fa252d35850, L_0x7fa252d35280, C4<1>, C4<1>;
L_0x7fa252d35420 .functor OR 1, L_0x7fa252d35170, L_0x7fa252d352f0, C4<0>, C4<0>;
v0x7fa252d1f5f0_0 .net "A", 0 0, L_0x7fa252d35510;  1 drivers
v0x7fa252d1f680_0 .net "B", 0 0, L_0x7fa252d356b0;  1 drivers
v0x7fa252d1f710_0 .net "Cin", 0 0, L_0x7fa252d35850;  1 drivers
v0x7fa252d1f7c0_0 .net "Cout", 0 0, L_0x7fa252d35420;  alias, 1 drivers
v0x7fa252d1f850_0 .net "S", 0 0, L_0x7fa252d35100;  1 drivers
v0x7fa252d1f930_0 .net *"_ivl_0", 0 0, L_0x7fa252d35090;  1 drivers
v0x7fa252d1f9e0_0 .net *"_ivl_4", 0 0, L_0x7fa252d35170;  1 drivers
v0x7fa252d1fa90_0 .net *"_ivl_6", 0 0, L_0x7fa252d35280;  1 drivers
v0x7fa252d1fb40_0 .net *"_ivl_8", 0 0, L_0x7fa252d352f0;  1 drivers
S_0x7fa252d206a0 .scope module, "alu16_1" "ALU16" 4 15, 5 1 0, S_0x7fa252d14d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d2b790_0 .net "A", 15 0, L_0x7fa252d3f7b0;  1 drivers
v0x7fa252d2b850_0 .net "B", 15 0, L_0x7fa252d3f850;  1 drivers
v0x7fa252d2b8f0_0 .net "C", 14 0, L_0x7fa252d3fd30;  1 drivers
v0x7fa252d2b990_0 .net "X", 15 0, L_0x7fa252d3f710;  1 drivers
o0x7fa252838698 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fa252d2ba40_0 name=_ivl_39
v0x7fa252d2bb30_0 .net "cin", 0 0, L_0x7fa252d3f920;  1 drivers
v0x7fa252d2bc00_0 .net "cout", 0 0, L_0x7fa252d3ed50;  alias, 1 drivers
L_0x7fa252d38490 .part L_0x7fa252d3f7b0, 0, 4;
L_0x7fa252d38530 .part L_0x7fa252d3f850, 0, 4;
L_0x7fa252d3a900 .part L_0x7fa252d3f7b0, 4, 4;
L_0x7fa252d3a9e0 .part L_0x7fa252d3f850, 4, 4;
L_0x7fa252d3aa80 .part L_0x7fa252d3fd30, 0, 1;
L_0x7fa252d3ceb0 .part L_0x7fa252d3f7b0, 8, 4;
L_0x7fa252d3cf50 .part L_0x7fa252d3f850, 8, 4;
L_0x7fa252d3d030 .part L_0x7fa252d3fd30, 1, 1;
L_0x7fa252d3f3b0 .part L_0x7fa252d3f7b0, 12, 4;
L_0x7fa252d3f4d0 .part L_0x7fa252d3f850, 12, 4;
L_0x7fa252d3f5f0 .part L_0x7fa252d3fd30, 2, 1;
L_0x7fa252d3f710 .concat8 [ 4 4 4 4], L_0x7fa252d38300, L_0x7fa252d3a770, L_0x7fa252d3cd20, L_0x7fa252d3f220;
L_0x7fa252d3fd30 .concat [ 1 1 1 12], L_0x7fa252d37df0, L_0x7fa252d3a260, L_0x7fa252d3c810, o0x7fa252838698;
S_0x7fa252d208e0 .scope module, "alu4_0" "ALU4" 5 11, 6 1 0, S_0x7fa252d206a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d23050_0 .net "A", 3 0, L_0x7fa252d38490;  1 drivers
v0x7fa252d230e0_0 .net "B", 3 0, L_0x7fa252d38530;  1 drivers
v0x7fa252d23170_0 .net "Ctemp", 2 0, L_0x7fa252d378b0;  1 drivers
v0x7fa252d23210_0 .net "X", 3 0, L_0x7fa252d38300;  1 drivers
v0x7fa252d232c0_0 .net "cin", 0 0, L_0x7fa252d3f920;  alias, 1 drivers
v0x7fa252d23390_0 .net "cout", 0 0, L_0x7fa252d37df0;  1 drivers
L_0x7fa252d365f0 .part L_0x7fa252d38490, 0, 1;
L_0x7fa252d36710 .part L_0x7fa252d38530, 0, 1;
L_0x7fa252d36d90 .part L_0x7fa252d38490, 1, 1;
L_0x7fa252d36eb0 .part L_0x7fa252d38530, 1, 1;
L_0x7fa252d36fd0 .part L_0x7fa252d378b0, 0, 1;
L_0x7fa252d375d0 .part L_0x7fa252d38490, 2, 1;
L_0x7fa252d376f0 .part L_0x7fa252d38530, 2, 1;
L_0x7fa252d37810 .part L_0x7fa252d378b0, 1, 1;
L_0x7fa252d378b0 .concat8 [ 1 1 1 0], L_0x7fa252d36500, L_0x7fa252d36ca0, L_0x7fa252d374e0;
L_0x7fa252d37f20 .part L_0x7fa252d38490, 3, 1;
L_0x7fa252d380c0 .part L_0x7fa252d38530, 3, 1;
L_0x7fa252d38260 .part L_0x7fa252d378b0, 2, 1;
L_0x7fa252d38300 .concat8 [ 1 1 1 1], L_0x7fa252d361d0, L_0x7fa252d368b0, L_0x7fa252d37110, L_0x7fa252d37ad0;
S_0x7fa252d20b50 .scope module, "alu1_0" "ALU1" 6 26, 7 1 0, S_0x7fa252d208e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d36160 .functor XOR 1, L_0x7fa252d365f0, L_0x7fa252d36710, C4<0>, C4<0>;
L_0x7fa252d361d0 .functor XOR 1, L_0x7fa252d36160, L_0x7fa252d3f920, C4<0>, C4<0>;
L_0x7fa252d36240 .functor AND 1, L_0x7fa252d365f0, L_0x7fa252d36710, C4<1>, C4<1>;
L_0x7fa252d36330 .functor XOR 1, L_0x7fa252d365f0, L_0x7fa252d36710, C4<0>, C4<0>;
L_0x7fa252d363a0 .functor AND 1, L_0x7fa252d3f920, L_0x7fa252d36330, C4<1>, C4<1>;
L_0x7fa252d36500 .functor OR 1, L_0x7fa252d36240, L_0x7fa252d363a0, C4<0>, C4<0>;
v0x7fa252d20dc0_0 .net "A", 0 0, L_0x7fa252d365f0;  1 drivers
v0x7fa252d20e70_0 .net "B", 0 0, L_0x7fa252d36710;  1 drivers
v0x7fa252d20f10_0 .net "Cin", 0 0, L_0x7fa252d3f920;  alias, 1 drivers
v0x7fa252d20fc0_0 .net "Cout", 0 0, L_0x7fa252d36500;  1 drivers
v0x7fa252d21060_0 .net "S", 0 0, L_0x7fa252d361d0;  1 drivers
v0x7fa252d21140_0 .net *"_ivl_0", 0 0, L_0x7fa252d36160;  1 drivers
v0x7fa252d211f0_0 .net *"_ivl_4", 0 0, L_0x7fa252d36240;  1 drivers
v0x7fa252d212a0_0 .net *"_ivl_6", 0 0, L_0x7fa252d36330;  1 drivers
v0x7fa252d21350_0 .net *"_ivl_8", 0 0, L_0x7fa252d363a0;  1 drivers
S_0x7fa252d214e0 .scope module, "alu1_1" "ALU1" 6 27, 7 1 0, S_0x7fa252d208e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d362b0 .functor XOR 1, L_0x7fa252d36d90, L_0x7fa252d36eb0, C4<0>, C4<0>;
L_0x7fa252d368b0 .functor XOR 1, L_0x7fa252d362b0, L_0x7fa252d36fd0, C4<0>, C4<0>;
L_0x7fa252d369a0 .functor AND 1, L_0x7fa252d36d90, L_0x7fa252d36eb0, C4<1>, C4<1>;
L_0x7fa252d36ad0 .functor XOR 1, L_0x7fa252d36d90, L_0x7fa252d36eb0, C4<0>, C4<0>;
L_0x7fa252d36b40 .functor AND 1, L_0x7fa252d36fd0, L_0x7fa252d36ad0, C4<1>, C4<1>;
L_0x7fa252d36ca0 .functor OR 1, L_0x7fa252d369a0, L_0x7fa252d36b40, C4<0>, C4<0>;
v0x7fa252d21720_0 .net "A", 0 0, L_0x7fa252d36d90;  1 drivers
v0x7fa252d217b0_0 .net "B", 0 0, L_0x7fa252d36eb0;  1 drivers
v0x7fa252d21840_0 .net "Cin", 0 0, L_0x7fa252d36fd0;  1 drivers
v0x7fa252d218f0_0 .net "Cout", 0 0, L_0x7fa252d36ca0;  1 drivers
v0x7fa252d21980_0 .net "S", 0 0, L_0x7fa252d368b0;  1 drivers
v0x7fa252d21a60_0 .net *"_ivl_0", 0 0, L_0x7fa252d362b0;  1 drivers
v0x7fa252d21b10_0 .net *"_ivl_4", 0 0, L_0x7fa252d369a0;  1 drivers
v0x7fa252d21bc0_0 .net *"_ivl_6", 0 0, L_0x7fa252d36ad0;  1 drivers
v0x7fa252d21c70_0 .net *"_ivl_8", 0 0, L_0x7fa252d36b40;  1 drivers
S_0x7fa252d21e00 .scope module, "alu1_2" "ALU1" 6 28, 7 1 0, S_0x7fa252d208e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d370a0 .functor XOR 1, L_0x7fa252d375d0, L_0x7fa252d376f0, C4<0>, C4<0>;
L_0x7fa252d37110 .functor XOR 1, L_0x7fa252d370a0, L_0x7fa252d37810, C4<0>, C4<0>;
L_0x7fa252d371e0 .functor AND 1, L_0x7fa252d375d0, L_0x7fa252d376f0, C4<1>, C4<1>;
L_0x7fa252d37310 .functor XOR 1, L_0x7fa252d375d0, L_0x7fa252d376f0, C4<0>, C4<0>;
L_0x7fa252d37380 .functor AND 1, L_0x7fa252d37810, L_0x7fa252d37310, C4<1>, C4<1>;
L_0x7fa252d374e0 .functor OR 1, L_0x7fa252d371e0, L_0x7fa252d37380, C4<0>, C4<0>;
v0x7fa252d22040_0 .net "A", 0 0, L_0x7fa252d375d0;  1 drivers
v0x7fa252d220d0_0 .net "B", 0 0, L_0x7fa252d376f0;  1 drivers
v0x7fa252d22160_0 .net "Cin", 0 0, L_0x7fa252d37810;  1 drivers
v0x7fa252d22210_0 .net "Cout", 0 0, L_0x7fa252d374e0;  1 drivers
v0x7fa252d222b0_0 .net "S", 0 0, L_0x7fa252d37110;  1 drivers
v0x7fa252d22390_0 .net *"_ivl_0", 0 0, L_0x7fa252d370a0;  1 drivers
v0x7fa252d22440_0 .net *"_ivl_4", 0 0, L_0x7fa252d371e0;  1 drivers
v0x7fa252d224f0_0 .net *"_ivl_6", 0 0, L_0x7fa252d37310;  1 drivers
v0x7fa252d225a0_0 .net *"_ivl_8", 0 0, L_0x7fa252d37380;  1 drivers
S_0x7fa252d22730 .scope module, "alu1_3" "ALU1" 6 29, 7 1 0, S_0x7fa252d208e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d37a60 .functor XOR 1, L_0x7fa252d37f20, L_0x7fa252d380c0, C4<0>, C4<0>;
L_0x7fa252d37ad0 .functor XOR 1, L_0x7fa252d37a60, L_0x7fa252d38260, C4<0>, C4<0>;
L_0x7fa252d37b40 .functor AND 1, L_0x7fa252d37f20, L_0x7fa252d380c0, C4<1>, C4<1>;
L_0x7fa252d37c50 .functor XOR 1, L_0x7fa252d37f20, L_0x7fa252d380c0, C4<0>, C4<0>;
L_0x7fa252d37cc0 .functor AND 1, L_0x7fa252d38260, L_0x7fa252d37c50, C4<1>, C4<1>;
L_0x7fa252d37df0 .functor OR 1, L_0x7fa252d37b40, L_0x7fa252d37cc0, C4<0>, C4<0>;
v0x7fa252d22970_0 .net "A", 0 0, L_0x7fa252d37f20;  1 drivers
v0x7fa252d22a00_0 .net "B", 0 0, L_0x7fa252d380c0;  1 drivers
v0x7fa252d22a90_0 .net "Cin", 0 0, L_0x7fa252d38260;  1 drivers
v0x7fa252d22b40_0 .net "Cout", 0 0, L_0x7fa252d37df0;  alias, 1 drivers
v0x7fa252d22bd0_0 .net "S", 0 0, L_0x7fa252d37ad0;  1 drivers
v0x7fa252d22cb0_0 .net *"_ivl_0", 0 0, L_0x7fa252d37a60;  1 drivers
v0x7fa252d22d60_0 .net *"_ivl_4", 0 0, L_0x7fa252d37b40;  1 drivers
v0x7fa252d22e10_0 .net *"_ivl_6", 0 0, L_0x7fa252d37c50;  1 drivers
v0x7fa252d22ec0_0 .net *"_ivl_8", 0 0, L_0x7fa252d37cc0;  1 drivers
S_0x7fa252d234a0 .scope module, "alu4_1" "ALU4" 5 12, 6 1 0, S_0x7fa252d206a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d25bf0_0 .net "A", 3 0, L_0x7fa252d3a900;  1 drivers
v0x7fa252d25c80_0 .net "B", 3 0, L_0x7fa252d3a9e0;  1 drivers
v0x7fa252d25d10_0 .net "Ctemp", 2 0, L_0x7fa252d39d20;  1 drivers
v0x7fa252d25db0_0 .net "X", 3 0, L_0x7fa252d3a770;  1 drivers
v0x7fa252d25e60_0 .net "cin", 0 0, L_0x7fa252d3aa80;  1 drivers
v0x7fa252d25f30_0 .net "cout", 0 0, L_0x7fa252d3a260;  1 drivers
L_0x7fa252d38a80 .part L_0x7fa252d3a900, 0, 1;
L_0x7fa252d38ba0 .part L_0x7fa252d3a9e0, 0, 1;
L_0x7fa252d39200 .part L_0x7fa252d3a900, 1, 1;
L_0x7fa252d39320 .part L_0x7fa252d3a9e0, 1, 1;
L_0x7fa252d39440 .part L_0x7fa252d39d20, 0, 1;
L_0x7fa252d39a40 .part L_0x7fa252d3a900, 2, 1;
L_0x7fa252d39b60 .part L_0x7fa252d3a9e0, 2, 1;
L_0x7fa252d39c80 .part L_0x7fa252d39d20, 1, 1;
L_0x7fa252d39d20 .concat8 [ 1 1 1 0], L_0x7fa252d38990, L_0x7fa252d39110, L_0x7fa252d39950;
L_0x7fa252d3a390 .part L_0x7fa252d3a900, 3, 1;
L_0x7fa252d3a530 .part L_0x7fa252d3a9e0, 3, 1;
L_0x7fa252d3a6d0 .part L_0x7fa252d39d20, 2, 1;
L_0x7fa252d3a770 .concat8 [ 1 1 1 1], L_0x7fa252d38640, L_0x7fa252d38d40, L_0x7fa252d39580, L_0x7fa252d39f40;
S_0x7fa252d236f0 .scope module, "alu1_0" "ALU1" 6 26, 7 1 0, S_0x7fa252d234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d385d0 .functor XOR 1, L_0x7fa252d38a80, L_0x7fa252d38ba0, C4<0>, C4<0>;
L_0x7fa252d38640 .functor XOR 1, L_0x7fa252d385d0, L_0x7fa252d3aa80, C4<0>, C4<0>;
L_0x7fa252d38730 .functor AND 1, L_0x7fa252d38a80, L_0x7fa252d38ba0, C4<1>, C4<1>;
L_0x7fa252d38820 .functor XOR 1, L_0x7fa252d38a80, L_0x7fa252d38ba0, C4<0>, C4<0>;
L_0x7fa252d38890 .functor AND 1, L_0x7fa252d3aa80, L_0x7fa252d38820, C4<1>, C4<1>;
L_0x7fa252d38990 .functor OR 1, L_0x7fa252d38730, L_0x7fa252d38890, C4<0>, C4<0>;
v0x7fa252d23960_0 .net "A", 0 0, L_0x7fa252d38a80;  1 drivers
v0x7fa252d23a10_0 .net "B", 0 0, L_0x7fa252d38ba0;  1 drivers
v0x7fa252d23ab0_0 .net "Cin", 0 0, L_0x7fa252d3aa80;  alias, 1 drivers
v0x7fa252d23b60_0 .net "Cout", 0 0, L_0x7fa252d38990;  1 drivers
v0x7fa252d23c00_0 .net "S", 0 0, L_0x7fa252d38640;  1 drivers
v0x7fa252d23ce0_0 .net *"_ivl_0", 0 0, L_0x7fa252d385d0;  1 drivers
v0x7fa252d23d90_0 .net *"_ivl_4", 0 0, L_0x7fa252d38730;  1 drivers
v0x7fa252d23e40_0 .net *"_ivl_6", 0 0, L_0x7fa252d38820;  1 drivers
v0x7fa252d23ef0_0 .net *"_ivl_8", 0 0, L_0x7fa252d38890;  1 drivers
S_0x7fa252d24080 .scope module, "alu1_1" "ALU1" 6 27, 7 1 0, S_0x7fa252d234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d387a0 .functor XOR 1, L_0x7fa252d39200, L_0x7fa252d39320, C4<0>, C4<0>;
L_0x7fa252d38d40 .functor XOR 1, L_0x7fa252d387a0, L_0x7fa252d39440, C4<0>, C4<0>;
L_0x7fa252d38e30 .functor AND 1, L_0x7fa252d39200, L_0x7fa252d39320, C4<1>, C4<1>;
L_0x7fa252d38f60 .functor XOR 1, L_0x7fa252d39200, L_0x7fa252d39320, C4<0>, C4<0>;
L_0x7fa252d38fd0 .functor AND 1, L_0x7fa252d39440, L_0x7fa252d38f60, C4<1>, C4<1>;
L_0x7fa252d39110 .functor OR 1, L_0x7fa252d38e30, L_0x7fa252d38fd0, C4<0>, C4<0>;
v0x7fa252d242c0_0 .net "A", 0 0, L_0x7fa252d39200;  1 drivers
v0x7fa252d24350_0 .net "B", 0 0, L_0x7fa252d39320;  1 drivers
v0x7fa252d243e0_0 .net "Cin", 0 0, L_0x7fa252d39440;  1 drivers
v0x7fa252d24490_0 .net "Cout", 0 0, L_0x7fa252d39110;  1 drivers
v0x7fa252d24520_0 .net "S", 0 0, L_0x7fa252d38d40;  1 drivers
v0x7fa252d24600_0 .net *"_ivl_0", 0 0, L_0x7fa252d387a0;  1 drivers
v0x7fa252d246b0_0 .net *"_ivl_4", 0 0, L_0x7fa252d38e30;  1 drivers
v0x7fa252d24760_0 .net *"_ivl_6", 0 0, L_0x7fa252d38f60;  1 drivers
v0x7fa252d24810_0 .net *"_ivl_8", 0 0, L_0x7fa252d38fd0;  1 drivers
S_0x7fa252d249a0 .scope module, "alu1_2" "ALU1" 6 28, 7 1 0, S_0x7fa252d234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d39510 .functor XOR 1, L_0x7fa252d39a40, L_0x7fa252d39b60, C4<0>, C4<0>;
L_0x7fa252d39580 .functor XOR 1, L_0x7fa252d39510, L_0x7fa252d39c80, C4<0>, C4<0>;
L_0x7fa252d39650 .functor AND 1, L_0x7fa252d39a40, L_0x7fa252d39b60, C4<1>, C4<1>;
L_0x7fa252d39780 .functor XOR 1, L_0x7fa252d39a40, L_0x7fa252d39b60, C4<0>, C4<0>;
L_0x7fa252d397f0 .functor AND 1, L_0x7fa252d39c80, L_0x7fa252d39780, C4<1>, C4<1>;
L_0x7fa252d39950 .functor OR 1, L_0x7fa252d39650, L_0x7fa252d397f0, C4<0>, C4<0>;
v0x7fa252d24be0_0 .net "A", 0 0, L_0x7fa252d39a40;  1 drivers
v0x7fa252d24c70_0 .net "B", 0 0, L_0x7fa252d39b60;  1 drivers
v0x7fa252d24d00_0 .net "Cin", 0 0, L_0x7fa252d39c80;  1 drivers
v0x7fa252d24db0_0 .net "Cout", 0 0, L_0x7fa252d39950;  1 drivers
v0x7fa252d24e50_0 .net "S", 0 0, L_0x7fa252d39580;  1 drivers
v0x7fa252d24f30_0 .net *"_ivl_0", 0 0, L_0x7fa252d39510;  1 drivers
v0x7fa252d24fe0_0 .net *"_ivl_4", 0 0, L_0x7fa252d39650;  1 drivers
v0x7fa252d25090_0 .net *"_ivl_6", 0 0, L_0x7fa252d39780;  1 drivers
v0x7fa252d25140_0 .net *"_ivl_8", 0 0, L_0x7fa252d397f0;  1 drivers
S_0x7fa252d252d0 .scope module, "alu1_3" "ALU1" 6 29, 7 1 0, S_0x7fa252d234a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d39ed0 .functor XOR 1, L_0x7fa252d3a390, L_0x7fa252d3a530, C4<0>, C4<0>;
L_0x7fa252d39f40 .functor XOR 1, L_0x7fa252d39ed0, L_0x7fa252d3a6d0, C4<0>, C4<0>;
L_0x7fa252d39fb0 .functor AND 1, L_0x7fa252d3a390, L_0x7fa252d3a530, C4<1>, C4<1>;
L_0x7fa252d3a0c0 .functor XOR 1, L_0x7fa252d3a390, L_0x7fa252d3a530, C4<0>, C4<0>;
L_0x7fa252d3a130 .functor AND 1, L_0x7fa252d3a6d0, L_0x7fa252d3a0c0, C4<1>, C4<1>;
L_0x7fa252d3a260 .functor OR 1, L_0x7fa252d39fb0, L_0x7fa252d3a130, C4<0>, C4<0>;
v0x7fa252d25510_0 .net "A", 0 0, L_0x7fa252d3a390;  1 drivers
v0x7fa252d255a0_0 .net "B", 0 0, L_0x7fa252d3a530;  1 drivers
v0x7fa252d25630_0 .net "Cin", 0 0, L_0x7fa252d3a6d0;  1 drivers
v0x7fa252d256e0_0 .net "Cout", 0 0, L_0x7fa252d3a260;  alias, 1 drivers
v0x7fa252d25770_0 .net "S", 0 0, L_0x7fa252d39f40;  1 drivers
v0x7fa252d25850_0 .net *"_ivl_0", 0 0, L_0x7fa252d39ed0;  1 drivers
v0x7fa252d25900_0 .net *"_ivl_4", 0 0, L_0x7fa252d39fb0;  1 drivers
v0x7fa252d259b0_0 .net *"_ivl_6", 0 0, L_0x7fa252d3a0c0;  1 drivers
v0x7fa252d25a60_0 .net *"_ivl_8", 0 0, L_0x7fa252d3a130;  1 drivers
S_0x7fa252d26040 .scope module, "alu4_2" "ALU4" 5 13, 6 1 0, S_0x7fa252d206a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d287a0_0 .net "A", 3 0, L_0x7fa252d3ceb0;  1 drivers
v0x7fa252d28830_0 .net "B", 3 0, L_0x7fa252d3cf50;  1 drivers
v0x7fa252d288c0_0 .net "Ctemp", 2 0, L_0x7fa252d3c2d0;  1 drivers
v0x7fa252d28960_0 .net "X", 3 0, L_0x7fa252d3cd20;  1 drivers
v0x7fa252d28a10_0 .net "cin", 0 0, L_0x7fa252d3d030;  1 drivers
v0x7fa252d28ae0_0 .net "cout", 0 0, L_0x7fa252d3c810;  1 drivers
L_0x7fa252d3b010 .part L_0x7fa252d3ceb0, 0, 1;
L_0x7fa252d3b130 .part L_0x7fa252d3cf50, 0, 1;
L_0x7fa252d3b7b0 .part L_0x7fa252d3ceb0, 1, 1;
L_0x7fa252d3b8d0 .part L_0x7fa252d3cf50, 1, 1;
L_0x7fa252d3b9f0 .part L_0x7fa252d3c2d0, 0, 1;
L_0x7fa252d3bff0 .part L_0x7fa252d3ceb0, 2, 1;
L_0x7fa252d3c110 .part L_0x7fa252d3cf50, 2, 1;
L_0x7fa252d3c230 .part L_0x7fa252d3c2d0, 1, 1;
L_0x7fa252d3c2d0 .concat8 [ 1 1 1 0], L_0x7fa252d3af20, L_0x7fa252d3b6c0, L_0x7fa252d3bf00;
L_0x7fa252d3c940 .part L_0x7fa252d3ceb0, 3, 1;
L_0x7fa252d3cae0 .part L_0x7fa252d3cf50, 3, 1;
L_0x7fa252d3cc80 .part L_0x7fa252d3c2d0, 2, 1;
L_0x7fa252d3cd20 .concat8 [ 1 1 1 1], L_0x7fa252d3ac10, L_0x7fa252d3b2d0, L_0x7fa252d3bb30, L_0x7fa252d3c4f0;
S_0x7fa252d262a0 .scope module, "alu1_0" "ALU1" 6 26, 7 1 0, S_0x7fa252d26040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d3aba0 .functor XOR 1, L_0x7fa252d3b010, L_0x7fa252d3b130, C4<0>, C4<0>;
L_0x7fa252d3ac10 .functor XOR 1, L_0x7fa252d3aba0, L_0x7fa252d3d030, C4<0>, C4<0>;
L_0x7fa252d3acc0 .functor AND 1, L_0x7fa252d3b010, L_0x7fa252d3b130, C4<1>, C4<1>;
L_0x7fa252d3adb0 .functor XOR 1, L_0x7fa252d3b010, L_0x7fa252d3b130, C4<0>, C4<0>;
L_0x7fa252d3ae20 .functor AND 1, L_0x7fa252d3d030, L_0x7fa252d3adb0, C4<1>, C4<1>;
L_0x7fa252d3af20 .functor OR 1, L_0x7fa252d3acc0, L_0x7fa252d3ae20, C4<0>, C4<0>;
v0x7fa252d26510_0 .net "A", 0 0, L_0x7fa252d3b010;  1 drivers
v0x7fa252d265c0_0 .net "B", 0 0, L_0x7fa252d3b130;  1 drivers
v0x7fa252d26660_0 .net "Cin", 0 0, L_0x7fa252d3d030;  alias, 1 drivers
v0x7fa252d26710_0 .net "Cout", 0 0, L_0x7fa252d3af20;  1 drivers
v0x7fa252d267b0_0 .net "S", 0 0, L_0x7fa252d3ac10;  1 drivers
v0x7fa252d26890_0 .net *"_ivl_0", 0 0, L_0x7fa252d3aba0;  1 drivers
v0x7fa252d26940_0 .net *"_ivl_4", 0 0, L_0x7fa252d3acc0;  1 drivers
v0x7fa252d269f0_0 .net *"_ivl_6", 0 0, L_0x7fa252d3adb0;  1 drivers
v0x7fa252d26aa0_0 .net *"_ivl_8", 0 0, L_0x7fa252d3ae20;  1 drivers
S_0x7fa252d26c30 .scope module, "alu1_1" "ALU1" 6 27, 7 1 0, S_0x7fa252d26040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d3ad30 .functor XOR 1, L_0x7fa252d3b7b0, L_0x7fa252d3b8d0, C4<0>, C4<0>;
L_0x7fa252d3b2d0 .functor XOR 1, L_0x7fa252d3ad30, L_0x7fa252d3b9f0, C4<0>, C4<0>;
L_0x7fa252d3b3c0 .functor AND 1, L_0x7fa252d3b7b0, L_0x7fa252d3b8d0, C4<1>, C4<1>;
L_0x7fa252d3b4f0 .functor XOR 1, L_0x7fa252d3b7b0, L_0x7fa252d3b8d0, C4<0>, C4<0>;
L_0x7fa252d3b560 .functor AND 1, L_0x7fa252d3b9f0, L_0x7fa252d3b4f0, C4<1>, C4<1>;
L_0x7fa252d3b6c0 .functor OR 1, L_0x7fa252d3b3c0, L_0x7fa252d3b560, C4<0>, C4<0>;
v0x7fa252d26e70_0 .net "A", 0 0, L_0x7fa252d3b7b0;  1 drivers
v0x7fa252d26f00_0 .net "B", 0 0, L_0x7fa252d3b8d0;  1 drivers
v0x7fa252d26f90_0 .net "Cin", 0 0, L_0x7fa252d3b9f0;  1 drivers
v0x7fa252d27040_0 .net "Cout", 0 0, L_0x7fa252d3b6c0;  1 drivers
v0x7fa252d270d0_0 .net "S", 0 0, L_0x7fa252d3b2d0;  1 drivers
v0x7fa252d271b0_0 .net *"_ivl_0", 0 0, L_0x7fa252d3ad30;  1 drivers
v0x7fa252d27260_0 .net *"_ivl_4", 0 0, L_0x7fa252d3b3c0;  1 drivers
v0x7fa252d27310_0 .net *"_ivl_6", 0 0, L_0x7fa252d3b4f0;  1 drivers
v0x7fa252d273c0_0 .net *"_ivl_8", 0 0, L_0x7fa252d3b560;  1 drivers
S_0x7fa252d27550 .scope module, "alu1_2" "ALU1" 6 28, 7 1 0, S_0x7fa252d26040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d3bac0 .functor XOR 1, L_0x7fa252d3bff0, L_0x7fa252d3c110, C4<0>, C4<0>;
L_0x7fa252d3bb30 .functor XOR 1, L_0x7fa252d3bac0, L_0x7fa252d3c230, C4<0>, C4<0>;
L_0x7fa252d3bc00 .functor AND 1, L_0x7fa252d3bff0, L_0x7fa252d3c110, C4<1>, C4<1>;
L_0x7fa252d3bd30 .functor XOR 1, L_0x7fa252d3bff0, L_0x7fa252d3c110, C4<0>, C4<0>;
L_0x7fa252d3bda0 .functor AND 1, L_0x7fa252d3c230, L_0x7fa252d3bd30, C4<1>, C4<1>;
L_0x7fa252d3bf00 .functor OR 1, L_0x7fa252d3bc00, L_0x7fa252d3bda0, C4<0>, C4<0>;
v0x7fa252d27790_0 .net "A", 0 0, L_0x7fa252d3bff0;  1 drivers
v0x7fa252d27820_0 .net "B", 0 0, L_0x7fa252d3c110;  1 drivers
v0x7fa252d278b0_0 .net "Cin", 0 0, L_0x7fa252d3c230;  1 drivers
v0x7fa252d27960_0 .net "Cout", 0 0, L_0x7fa252d3bf00;  1 drivers
v0x7fa252d27a00_0 .net "S", 0 0, L_0x7fa252d3bb30;  1 drivers
v0x7fa252d27ae0_0 .net *"_ivl_0", 0 0, L_0x7fa252d3bac0;  1 drivers
v0x7fa252d27b90_0 .net *"_ivl_4", 0 0, L_0x7fa252d3bc00;  1 drivers
v0x7fa252d27c40_0 .net *"_ivl_6", 0 0, L_0x7fa252d3bd30;  1 drivers
v0x7fa252d27cf0_0 .net *"_ivl_8", 0 0, L_0x7fa252d3bda0;  1 drivers
S_0x7fa252d27e80 .scope module, "alu1_3" "ALU1" 6 29, 7 1 0, S_0x7fa252d26040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d3c480 .functor XOR 1, L_0x7fa252d3c940, L_0x7fa252d3cae0, C4<0>, C4<0>;
L_0x7fa252d3c4f0 .functor XOR 1, L_0x7fa252d3c480, L_0x7fa252d3cc80, C4<0>, C4<0>;
L_0x7fa252d3c560 .functor AND 1, L_0x7fa252d3c940, L_0x7fa252d3cae0, C4<1>, C4<1>;
L_0x7fa252d3c670 .functor XOR 1, L_0x7fa252d3c940, L_0x7fa252d3cae0, C4<0>, C4<0>;
L_0x7fa252d3c6e0 .functor AND 1, L_0x7fa252d3cc80, L_0x7fa252d3c670, C4<1>, C4<1>;
L_0x7fa252d3c810 .functor OR 1, L_0x7fa252d3c560, L_0x7fa252d3c6e0, C4<0>, C4<0>;
v0x7fa252d280c0_0 .net "A", 0 0, L_0x7fa252d3c940;  1 drivers
v0x7fa252d28150_0 .net "B", 0 0, L_0x7fa252d3cae0;  1 drivers
v0x7fa252d281e0_0 .net "Cin", 0 0, L_0x7fa252d3cc80;  1 drivers
v0x7fa252d28290_0 .net "Cout", 0 0, L_0x7fa252d3c810;  alias, 1 drivers
v0x7fa252d28320_0 .net "S", 0 0, L_0x7fa252d3c4f0;  1 drivers
v0x7fa252d28400_0 .net *"_ivl_0", 0 0, L_0x7fa252d3c480;  1 drivers
v0x7fa252d284b0_0 .net *"_ivl_4", 0 0, L_0x7fa252d3c560;  1 drivers
v0x7fa252d28560_0 .net *"_ivl_6", 0 0, L_0x7fa252d3c670;  1 drivers
v0x7fa252d28610_0 .net *"_ivl_8", 0 0, L_0x7fa252d3c6e0;  1 drivers
S_0x7fa252d28bf0 .scope module, "alu4_3" "ALU4" 5 14, 6 1 0, S_0x7fa252d206a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "X";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fa252d2b340_0 .net "A", 3 0, L_0x7fa252d3f3b0;  1 drivers
v0x7fa252d2b3d0_0 .net "B", 3 0, L_0x7fa252d3f4d0;  1 drivers
v0x7fa252d2b460_0 .net "Ctemp", 2 0, L_0x7fa252d3e810;  1 drivers
v0x7fa252d2b500_0 .net "X", 3 0, L_0x7fa252d3f220;  1 drivers
v0x7fa252d2b5b0_0 .net "cin", 0 0, L_0x7fa252d3f5f0;  1 drivers
v0x7fa252d2b680_0 .net "cout", 0 0, L_0x7fa252d3ed50;  alias, 1 drivers
L_0x7fa252d3d570 .part L_0x7fa252d3f3b0, 0, 1;
L_0x7fa252d3d690 .part L_0x7fa252d3f4d0, 0, 1;
L_0x7fa252d3dcf0 .part L_0x7fa252d3f3b0, 1, 1;
L_0x7fa252d3de10 .part L_0x7fa252d3f4d0, 1, 1;
L_0x7fa252d3df30 .part L_0x7fa252d3e810, 0, 1;
L_0x7fa252d3e530 .part L_0x7fa252d3f3b0, 2, 1;
L_0x7fa252d3e650 .part L_0x7fa252d3f4d0, 2, 1;
L_0x7fa252d3e770 .part L_0x7fa252d3e810, 1, 1;
L_0x7fa252d3e810 .concat8 [ 1 1 1 0], L_0x7fa252d3d480, L_0x7fa252d3dc00, L_0x7fa252d3e440;
L_0x7fa252d3ee40 .part L_0x7fa252d3f3b0, 3, 1;
L_0x7fa252d3efe0 .part L_0x7fa252d3f4d0, 3, 1;
L_0x7fa252d3f180 .part L_0x7fa252d3e810, 2, 1;
L_0x7fa252d3f220 .concat8 [ 1 1 1 1], L_0x7fa252d3d1c0, L_0x7fa252d3d830, L_0x7fa252d3e070, L_0x7fa252d3ea30;
S_0x7fa252d28e30 .scope module, "alu1_0" "ALU1" 6 26, 7 1 0, S_0x7fa252d28bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d3d150 .functor XOR 1, L_0x7fa252d3d570, L_0x7fa252d3d690, C4<0>, C4<0>;
L_0x7fa252d3d1c0 .functor XOR 1, L_0x7fa252d3d150, L_0x7fa252d3f5f0, C4<0>, C4<0>;
L_0x7fa252d3d270 .functor AND 1, L_0x7fa252d3d570, L_0x7fa252d3d690, C4<1>, C4<1>;
L_0x7fa252d3d360 .functor XOR 1, L_0x7fa252d3d570, L_0x7fa252d3d690, C4<0>, C4<0>;
L_0x7fa252d3d3d0 .functor AND 1, L_0x7fa252d3f5f0, L_0x7fa252d3d360, C4<1>, C4<1>;
L_0x7fa252d3d480 .functor OR 1, L_0x7fa252d3d270, L_0x7fa252d3d3d0, C4<0>, C4<0>;
v0x7fa252d290b0_0 .net "A", 0 0, L_0x7fa252d3d570;  1 drivers
v0x7fa252d29160_0 .net "B", 0 0, L_0x7fa252d3d690;  1 drivers
v0x7fa252d29200_0 .net "Cin", 0 0, L_0x7fa252d3f5f0;  alias, 1 drivers
v0x7fa252d292b0_0 .net "Cout", 0 0, L_0x7fa252d3d480;  1 drivers
v0x7fa252d29350_0 .net "S", 0 0, L_0x7fa252d3d1c0;  1 drivers
v0x7fa252d29430_0 .net *"_ivl_0", 0 0, L_0x7fa252d3d150;  1 drivers
v0x7fa252d294e0_0 .net *"_ivl_4", 0 0, L_0x7fa252d3d270;  1 drivers
v0x7fa252d29590_0 .net *"_ivl_6", 0 0, L_0x7fa252d3d360;  1 drivers
v0x7fa252d29640_0 .net *"_ivl_8", 0 0, L_0x7fa252d3d3d0;  1 drivers
S_0x7fa252d297d0 .scope module, "alu1_1" "ALU1" 6 27, 7 1 0, S_0x7fa252d28bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d3d2e0 .functor XOR 1, L_0x7fa252d3dcf0, L_0x7fa252d3de10, C4<0>, C4<0>;
L_0x7fa252d3d830 .functor XOR 1, L_0x7fa252d3d2e0, L_0x7fa252d3df30, C4<0>, C4<0>;
L_0x7fa252d3d920 .functor AND 1, L_0x7fa252d3dcf0, L_0x7fa252d3de10, C4<1>, C4<1>;
L_0x7fa252d3da50 .functor XOR 1, L_0x7fa252d3dcf0, L_0x7fa252d3de10, C4<0>, C4<0>;
L_0x7fa252d3dac0 .functor AND 1, L_0x7fa252d3df30, L_0x7fa252d3da50, C4<1>, C4<1>;
L_0x7fa252d3dc00 .functor OR 1, L_0x7fa252d3d920, L_0x7fa252d3dac0, C4<0>, C4<0>;
v0x7fa252d29a10_0 .net "A", 0 0, L_0x7fa252d3dcf0;  1 drivers
v0x7fa252d29aa0_0 .net "B", 0 0, L_0x7fa252d3de10;  1 drivers
v0x7fa252d29b30_0 .net "Cin", 0 0, L_0x7fa252d3df30;  1 drivers
v0x7fa252d29be0_0 .net "Cout", 0 0, L_0x7fa252d3dc00;  1 drivers
v0x7fa252d29c70_0 .net "S", 0 0, L_0x7fa252d3d830;  1 drivers
v0x7fa252d29d50_0 .net *"_ivl_0", 0 0, L_0x7fa252d3d2e0;  1 drivers
v0x7fa252d29e00_0 .net *"_ivl_4", 0 0, L_0x7fa252d3d920;  1 drivers
v0x7fa252d29eb0_0 .net *"_ivl_6", 0 0, L_0x7fa252d3da50;  1 drivers
v0x7fa252d29f60_0 .net *"_ivl_8", 0 0, L_0x7fa252d3dac0;  1 drivers
S_0x7fa252d2a0f0 .scope module, "alu1_2" "ALU1" 6 28, 7 1 0, S_0x7fa252d28bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d3e000 .functor XOR 1, L_0x7fa252d3e530, L_0x7fa252d3e650, C4<0>, C4<0>;
L_0x7fa252d3e070 .functor XOR 1, L_0x7fa252d3e000, L_0x7fa252d3e770, C4<0>, C4<0>;
L_0x7fa252d3e140 .functor AND 1, L_0x7fa252d3e530, L_0x7fa252d3e650, C4<1>, C4<1>;
L_0x7fa252d3e270 .functor XOR 1, L_0x7fa252d3e530, L_0x7fa252d3e650, C4<0>, C4<0>;
L_0x7fa252d3e2e0 .functor AND 1, L_0x7fa252d3e770, L_0x7fa252d3e270, C4<1>, C4<1>;
L_0x7fa252d3e440 .functor OR 1, L_0x7fa252d3e140, L_0x7fa252d3e2e0, C4<0>, C4<0>;
v0x7fa252d2a330_0 .net "A", 0 0, L_0x7fa252d3e530;  1 drivers
v0x7fa252d2a3c0_0 .net "B", 0 0, L_0x7fa252d3e650;  1 drivers
v0x7fa252d2a450_0 .net "Cin", 0 0, L_0x7fa252d3e770;  1 drivers
v0x7fa252d2a500_0 .net "Cout", 0 0, L_0x7fa252d3e440;  1 drivers
v0x7fa252d2a5a0_0 .net "S", 0 0, L_0x7fa252d3e070;  1 drivers
v0x7fa252d2a680_0 .net *"_ivl_0", 0 0, L_0x7fa252d3e000;  1 drivers
v0x7fa252d2a730_0 .net *"_ivl_4", 0 0, L_0x7fa252d3e140;  1 drivers
v0x7fa252d2a7e0_0 .net *"_ivl_6", 0 0, L_0x7fa252d3e270;  1 drivers
v0x7fa252d2a890_0 .net *"_ivl_8", 0 0, L_0x7fa252d3e2e0;  1 drivers
S_0x7fa252d2aa20 .scope module, "alu1_3" "ALU1" 6 29, 7 1 0, S_0x7fa252d28bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fa252d3e9c0 .functor XOR 1, L_0x7fa252d3ee40, L_0x7fa252d3efe0, C4<0>, C4<0>;
L_0x7fa252d3ea30 .functor XOR 1, L_0x7fa252d3e9c0, L_0x7fa252d3f180, C4<0>, C4<0>;
L_0x7fa252d3eaa0 .functor AND 1, L_0x7fa252d3ee40, L_0x7fa252d3efe0, C4<1>, C4<1>;
L_0x7fa252d3ebb0 .functor XOR 1, L_0x7fa252d3ee40, L_0x7fa252d3efe0, C4<0>, C4<0>;
L_0x7fa252d3ec20 .functor AND 1, L_0x7fa252d3f180, L_0x7fa252d3ebb0, C4<1>, C4<1>;
L_0x7fa252d3ed50 .functor OR 1, L_0x7fa252d3eaa0, L_0x7fa252d3ec20, C4<0>, C4<0>;
v0x7fa252d2ac60_0 .net "A", 0 0, L_0x7fa252d3ee40;  1 drivers
v0x7fa252d2acf0_0 .net "B", 0 0, L_0x7fa252d3efe0;  1 drivers
v0x7fa252d2ad80_0 .net "Cin", 0 0, L_0x7fa252d3f180;  1 drivers
v0x7fa252d2ae30_0 .net "Cout", 0 0, L_0x7fa252d3ed50;  alias, 1 drivers
v0x7fa252d2aec0_0 .net "S", 0 0, L_0x7fa252d3ea30;  1 drivers
v0x7fa252d2afa0_0 .net *"_ivl_0", 0 0, L_0x7fa252d3e9c0;  1 drivers
v0x7fa252d2b050_0 .net *"_ivl_4", 0 0, L_0x7fa252d3eaa0;  1 drivers
v0x7fa252d2b100_0 .net *"_ivl_6", 0 0, L_0x7fa252d3ebb0;  1 drivers
v0x7fa252d2b1b0_0 .net *"_ivl_8", 0 0, L_0x7fa252d3ec20;  1 drivers
    .scope S_0x7fa252d04390;
T_1 ;
    %vpi_call 3 14 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa252d2c180_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fa252d2c230_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa252d2c2c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fa252d2c180_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x7fa252d2c230_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x7fa252d2c180_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x7fa252d2c230_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fa252d2c180_0, 0, 32;
    %pushi/vec4 134217728, 0, 32;
    %store/vec4 v0x7fa252d2c230_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa252d2c2c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 29 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ALU/32bitALU.v";
    "test/32bitAdder_test.v";
    "ALU/32bitFullAdder.v";
    "ALU/16bitFA.v";
    "ALU/4bitFA.v";
    "ALU/1bitFA.v";
