<reference anchor="IEEE.1532-2001" target="https://ieeexplore.ieee.org/document/977876">
  <front>
    <title>IEEE Standard for In-System Configuration of Programmable Devices</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2001.93371"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
    </author>
    <date year="2019" month="April" day="10"/>
    <keyword>IEEE Standards</keyword>
    <keyword>Patents</keyword>
    <keyword>Programming profession</keyword>
    <keyword>Protocols</keyword>
    <keyword>Integrated circuits</keyword>
    <keyword>complex programmable logic device (CPLD)</keyword>
    <keyword>erasable programmable read-onlymemory (EPROM)</keyword>
    <keyword>field programmable gate array (FPGA)</keyword>
    <keyword>flash ram</keyword>
    <keyword>in-system (or in-situ)configuration (ISC)</keyword>
    <keyword>programmable device</keyword>
    <abstract>The communication protocol described by IEEE Std 1149.1 (Standard Test Access Port and Boundary-Scan Architecture) has been adopted by this standard for providing standardized programming access and methodology for programmable integrated circuit devices. Devices that implement this standard shall first be compliant with IEEE Std 1149.1 used for testing purposes. A device, or set of devices implementing this standard may be programmed (written), read back, erased, and verified, singly or concurrently, with a standardized set of resources. Sample implementation and application details (which are not part of this standard) are included for illustrative purposes.</abstract>
  </front>
</reference>