[connectivity]
sp=cp_1_opt_d_ic2_accel_1.cp_1_update_0_sm98_0127_write_pipe0:DDR[0]
sp=cp_1_opt_d_ic2_accel_1.raw_update_0_sm88_0153_read_pipe0:DDR[1]
