Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=FPGA_test_iputf_input --spd=D:/Git/Projet/2324_Projet2A_NES/software/Proc_Quartus/PLL25.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  d:/intelfpga_lite/22.1std/quartus/bin64/
Quartus sim root      :  d:/intelfpga_lite/22.1std/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script d:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File FPGA_test_run_msim_rtl_vhdl.do already exists - backing up current file as FPGA_test_run_msim_rtl_vhdl.do.bak11
Info: Spawning ModelSim Simulation software 
Info: NativeLink simulation flow was successful
