// Seed: 2541242578
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  always @(1);
  id_4(
      1, 1 + 1, 1, !id_2, id_1
  );
endmodule
module module_1 (
    output tri  id_0,
    output wand id_1
);
  assign id_1 = 1;
  wire id_3;
  module_0(
      id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  module_0(
      id_3, id_2
  );
  assign id_2 = 1;
endmodule
