

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      206|      206|  1.039 us|  1.039 us|  206|  206|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      204|      204|         7|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    191|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    118|    -|
|Register         |        -|    -|     251|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     251|    309|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_138_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln15_fu_148_p2      |         +|   0|  0|  17|          14|          14|
    |add_ln17_fu_206_p2      |         +|   0|  0|  39|          32|          32|
    |addr_cmp_fu_170_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln14_fu_132_p2     |      icmp|   0|  0|  14|           7|           6|
    |reuse_select_fu_184_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln17_fu_190_p2      |       xor|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 191|         127|         152|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2              |   9|          2|    7|         14|
    |data_address0                     |  14|          3|   14|         42|
    |j_fu_52                           |   9|          2|    7|         14|
    |reuse_addr_reg_fu_44              |   9|          2|   64|        128|
    |reuse_reg_fu_48                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 118|         26|  131|        277|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln15_reg_241                  |  14|   0|   14|          0|
    |add_ln17_reg_297                  |  32|   0|   32|          0|
    |addr_cmp_reg_277                  |   1|   0|    1|          0|
    |addr_in_load_reg_257              |  14|   0|   14|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |data_addr_reg_272                 |  14|   0|   14|          0|
    |data_addr_reg_272_pp0_iter2_reg   |  14|   0|   14|          0|
    |data_load_reg_292                 |  32|   0|   32|          0|
    |icmp_ln14_reg_237                 |   1|   0|    1|          0|
    |icmp_ln14_reg_237_pp0_iter1_reg   |   1|   0|    1|          0|
    |in_load_reg_282                   |   1|   0|    1|          0|
    |j_fu_52                           |   7|   0|    7|          0|
    |reuse_addr_reg_fu_44              |  64|   0|   64|          0|
    |reuse_reg_fu_48                   |  32|   0|   32|          0|
    |w_load_reg_287                    |   1|   0|    1|          0|
    |zext_ln16_reg_246                 |  14|   0|   64|         50|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 251|   0|  301|         50|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|phi_mul           |   in|   14|     ap_none|                        phi_mul|        scalar|
|in_r_address0     |  out|   14|   ap_memory|                           in_r|         array|
|in_r_ce0          |  out|    1|   ap_memory|                           in_r|         array|
|in_r_q0           |   in|    1|   ap_memory|                           in_r|         array|
|w_address0        |  out|   14|   ap_memory|                              w|         array|
|w_ce0             |  out|    1|   ap_memory|                              w|         array|
|w_q0              |   in|    1|   ap_memory|                              w|         array|
|addr_in_address0  |  out|   14|   ap_memory|                        addr_in|         array|
|addr_in_ce0       |  out|    1|   ap_memory|                        addr_in|         array|
|addr_in_q0        |   in|   14|   ap_memory|                        addr_in|         array|
|data_address0     |  out|   14|   ap_memory|                           data|         array|
|data_ce0          |  out|    1|   ap_memory|                           data|         array|
|data_we0          |  out|    1|   ap_memory|                           data|         array|
|data_d0           |  out|   32|   ap_memory|                           data|         array|
|data_q0           |   in|   32|   ap_memory|                           data|         array|
+------------------+-----+-----+------------+-------------------------------+--------------+

