
---------- Begin Simulation Statistics ----------
final_tick                                  160860000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80707                       # Simulator instruction rate (inst/s)
host_mem_usage                                8581724                       # Number of bytes of host memory used
host_op_rate                                    85397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.19                       # Real time elapsed on the host
host_tick_rate                               73392335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      176874                       # Number of instructions simulated
sim_ops                                        187168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000161                       # Number of seconds simulated
sim_ticks                                   160860000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    103800                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    89622                       # number of cc regfile writes
system.cpu.committedInsts                      176874                       # Number of Instructions Simulated
system.cpu.committedOps                        187168                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.818928                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.818928                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              8                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                          105360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  974                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    60247                       # Number of branches executed
system.cpu.iew.exec_nop                          1375                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.623279                       # Inst execution rate
system.cpu.iew.exec_refs                        33597                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      10685                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  103921                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 22084                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                121                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               130                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                11395                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              206024                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 22912                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1067                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                200522                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1734                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1002                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    935                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2904                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          804                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            170                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    216515                       # num instructions consuming a value
system.cpu.iew.wb_count                        198137                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.468919                       # average fanout of values written-back
system.cpu.iew.wb_producers                    101528                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.615866                       # insts written-back per cycle
system.cpu.iew.wb_sent                         198405                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   207949                       # number of integer regfile reads
system.cpu.int_regfile_writes                  132769                       # number of integer regfile writes
system.cpu.ipc                               0.549774                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.549774                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                57      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                167312     83.00%     83.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   32      0.02%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     6      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 32      0.02%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   23      0.01%     83.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   69      0.03%     83.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  42      0.02%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 14      0.01%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23157     11.49%     94.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               10843      5.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 201589                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1937                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009609                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1432     73.93%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     73.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    264     13.63%     87.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   241     12.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 202391                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             619454                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       197268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            220494                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     204527                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    201589                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 122                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               134                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        216361                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.931725                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.788298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              151337     69.95%     69.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               17715      8.19%     78.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13304      6.15%     84.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10509      4.86%     89.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7957      3.68%     92.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6926      3.20%     96.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3443      1.59%     97.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2737      1.27%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2433      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          216361                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.626596                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1078                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2156                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          869                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1664                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              6823                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4931                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                22084                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               11395                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  454456                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.numCycles                           321721                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                      41                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                     14                       # number of predicate regfile writes
system.cpu.timesIdled                             939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      795                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     271                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           18                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         5130                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             18                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   64713                       # Number of BP lookups
system.cpu.branchPred.condPredicted             48989                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1422                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                28943                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   27442                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.813945                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4862                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             204                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           17684                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               888                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       213578                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.881837                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.291937                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          176017     82.41%     82.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            8390      3.93%     86.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            4177      1.96%     88.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            2290      1.07%     89.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            3078      1.44%     90.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             671      0.31%     91.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             925      0.43%     91.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             730      0.34%     91.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           17300      8.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       213578                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               178047                       # Number of instructions committed
system.cpu.commit.opsCommitted                 188341                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                       29424                       # Number of memory references committed
system.cpu.commit.loads                         19525                       # Number of loads committed
system.cpu.commit.amos                             20                       # Number of atomic instructions committed
system.cpu.commit.membars                          43                       # Number of memory barriers committed
system.cpu.commit.branches                      57703                       # Number of branches committed
system.cpu.commit.vector                          690                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                      153428                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4260                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass           38      0.02%      0.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       158706     84.27%     84.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           27      0.01%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            3      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc           24      0.01%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           22      0.01%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           51      0.03%     84.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     84.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc           33      0.02%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           12      0.01%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        19525     10.37%     94.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         9899      5.26%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       188341                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         17300                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data        20468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        20468                       # number of overall hits
system.cpu.dcache.overall_hits::total           20468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5966                       # number of overall misses
system.cpu.dcache.overall_misses::total          5966                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    402861962                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    402861962                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    402861962                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    402861962                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        26434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        26434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        26434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        26434                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.225694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.225694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225694                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67526.309420                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67526.309420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67526.309420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67526.309420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3612                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               114                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.684211                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            1                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                  1358                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    3                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks         2403                       # number of writebacks
system.cpu.dcache.writebacks::total              2403                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1708                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1708                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    118721486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    118721486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    118721486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    118721486                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.064614                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.064614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69509.066745                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69509.066745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69509.066745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69509.066745                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    362629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    362629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        16555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.314588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.314588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69629.224270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69629.224270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    106296500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    106296500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.090063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.090063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71292.085848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71292.085848                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         9120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          734                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          734                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39510973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39510973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         9854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.074488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53829.663488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53829.663488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11726997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11726997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019586                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019586                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60761.642487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60761.642487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           24                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           24                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       721989                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       721989                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           25                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           25                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.960000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.960000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 30082.875000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30082.875000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           24                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           24                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       697989                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       697989                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.960000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 29082.875000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29082.875000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data           15                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              15                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            5                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             5                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       103000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       103000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           20                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           20                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.250000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.250000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        20600                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        20600                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            5                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        98000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        98000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        19600                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        19600                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse     -448.768364                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data   813.402954                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data    25.418842                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total    25.418842                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses        13557                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses        13557                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          -395.457479                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23584                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3043                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.750246                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  -395.457479                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data    -0.772378                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total    -0.772378                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            213317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           213317                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    46108                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                127614                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                     36257                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                  5447                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    935                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                27651                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   558                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 210535                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  2076                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              63130                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         204759                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       64713                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              32331                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        151574                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2972                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           108                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                     39100                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1044                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             216361                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.008144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.191354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   166612     77.01%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                     5824      2.69%     79.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    12348      5.71%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     1159      0.54%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     8685      4.01%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                     2894      1.34%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     6577      3.04%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     2642      1.22%     95.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     9620      4.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               216361                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201146                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.636449                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst        37398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            37398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        37398                       # number of overall hits
system.cpu.icache.overall_hits::total           37398                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1702                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1702                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1702                       # number of overall misses
system.cpu.icache.overall_misses::total          1702                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    124933499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124933499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124933499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124933499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        39100                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        39100                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        39100                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        39100                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043529                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043529                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043529                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043529                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73403.935958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73403.935958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73403.935958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73403.935958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1150                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    88.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                   699                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks          901                       # number of writebacks
system.cpu.icache.writebacks::total               901                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          332                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          332                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          332                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          332                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1370                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1370                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1370                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1370                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    101530500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101530500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    101530500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101530500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035038                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035038                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035038                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035038                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74109.854015                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74109.854015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74109.854015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74109.854015                       # average overall mshr miss latency
system.cpu.icache.replacements                    202                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        37398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           37398                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1702                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1702                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124933499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124933499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        39100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        39100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73403.935958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73403.935958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          332                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    101530500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101530500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74109.854015                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74109.854015                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse      -22.286210                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst   591.255043                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst    18.476720                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total    18.476720                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses         5207                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses         5207                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          -315.413235                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               39466                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2068                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.084139                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  -315.413235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst    -0.616041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -0.616041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            313501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           313501                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        4743                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    2559                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  33                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1496                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1287                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     89                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    160860000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    935                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    48638                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  113994                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5675                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     37764                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  9355                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 208860                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   657                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   5086                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     51                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    723                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              233143                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      328806                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   215610                       # Number of integer rename lookups
system.cpu.rename.vecLookups                     1180                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                   30                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps                210749                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    22394                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     141                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  43                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     22315                       # count of insts added to the skid buffer
system.cpu.rob.reads                           402030                       # The number of ROB reads
system.cpu.rob.writes                          414858                       # The number of ROB writes
system.cpu.thread0.numInsts                    176874                       # Number of Instructions committed
system.cpu.thread0.numOps                      187168                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   69                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  148                       # number of demand (read+write) hits
system.l2.demand_hits::total                      217                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  69                       # number of overall hits
system.l2.overall_hits::.cpu.data                 148                       # number of overall hits
system.l2.overall_hits::total                     217                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1301                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1511                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2812                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1301                       # number of overall misses
system.l2.overall_misses::.cpu.data              1511                       # number of overall misses
system.l2.overall_misses::total                  2812                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     98713500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    113268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        211981500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     98713500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    113268000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       211981500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3029                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3029                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.949635                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910790                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.928359                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.949635                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910790                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.928359                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75875.096080                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74962.276638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75384.601707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75875.096080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74962.276638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75384.601707                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        19                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.cpu.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2910                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85713500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     97496000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    183209500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85713500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     97496000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      6449765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    189659265                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.949635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.900542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.949635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.900542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.960713                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65882.782475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65258.366801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65549.016100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65882.782475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65258.366801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 56084.913043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65175.005155                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          111                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              111                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1135                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1135                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1135                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1135                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          694                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           694                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          115                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            115                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      6449765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      6449765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 56084.913043                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 56084.913043                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.566667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.566667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1676.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1676.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       321500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       321500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.566667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.566667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 18911.764706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18911.764706                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             141                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 141                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10492500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10492500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.849398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.849398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74414.893617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74414.893617                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8667500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8667500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.777108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67189.922481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67189.922481                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             69                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data            123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data         1370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     98713500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data    102775500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    201489000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data         1493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2863                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.949635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.917616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.932937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75875.096080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 75018.613139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75435.791838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.data            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data         1365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85713500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data     88828500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    174542000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.949635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.914267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.931191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65882.782475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 65075.824176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65469.617404                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              24                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       460000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       460000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     463                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 470                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    4                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    42                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   495.970858                       # Cycle average of tags in use
system.l2.tags.total_refs                        1679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1318                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.273900                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   5104000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     453.268859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    42.701999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.003784                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            77                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          992                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000587                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.009102                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     83366                       # Number of tag accesses
system.l2.tags.data_accesses                    83366                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        97.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000752372                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5782                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2890                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  184960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1149.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     160779500                       # Total gap between requests
system.mem_ctrls.avgGap                      55633.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        83200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        95552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher         6208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 517219942.807410180569                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 594007211.239587187767                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 38592564.963322140276                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1300                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1493                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher           97                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     31858151                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     35803065                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      3367458                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24506.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23980.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34716.06                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        83200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        95552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher         6208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        184960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1300                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher           97                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2890                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    517219943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    594007211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     38592565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1149819719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    517219943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    517219943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    517219943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    594007211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     38592565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1149819719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 2890                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           87                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                20476794                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               9629480                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           71028674                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7085.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24577.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2534                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          343                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   525.061224                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   340.266081                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   394.578870                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           62     18.08%     18.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           64     18.66%     36.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           30      8.75%     45.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           32      9.33%     54.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           11      3.21%     58.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           15      4.37%     62.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           12      3.50%     65.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      4.37%     70.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          102     29.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          343                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                184960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1149.819719                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    219872.016000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    371641.284000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2457640.550400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13517110.992000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 43048155.847200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 22786385.798400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  82400806.488000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.251688                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     69327880                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      7000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     84532120                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    335265.840000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    572602.867200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   5469347.385600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13517110.992000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 72469364.654400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2475297.484800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  94838989.224000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   589.574719                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      6675420                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      7000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    147184580                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2762                       # Transaction distribution
system.membus.trans_dist::CleanEvict              694                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               128                       # Transaction distribution
system.membus.trans_dist::ReadExResp              128                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2762                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            24                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         6517                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   6517                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       184960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  184960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2933                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             4256141                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15544841                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          111                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1136                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             796                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              30                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             31                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             166                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2863                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           27                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           27                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3609                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         4607                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  8216                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       100544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       173056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 273600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             172                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3259                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006137                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3239     99.39%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     20      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3259                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    160860000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            4542536                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2053500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2517500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
