// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
// Date        : Thu Feb 17 16:07:54 2022
// Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top colordetect_colordetect_accel_0_0 -prefix
//               colordetect_colordetect_accel_0_0_ colordetect_colordetect_accel_0_0_sim_netlist.v
// Design      : colordetect_colordetect_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    src_TDATA,
    src_TKEEP,
    src_TSTRB,
    src_TUSER,
    src_TLAST,
    src_TID,
    src_TDEST,
    dst_TDATA,
    dst_TKEEP,
    dst_TSTRB,
    dst_TUSER,
    dst_TLAST,
    dst_TID,
    dst_TDEST,
    src_TVALID,
    src_TREADY,
    dst_TVALID,
    dst_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]src_TDATA;
  input [2:0]src_TKEEP;
  input [2:0]src_TSTRB;
  input [0:0]src_TUSER;
  input [0:0]src_TLAST;
  input [0:0]src_TID;
  input [0:0]src_TDEST;
  output [23:0]dst_TDATA;
  output [2:0]dst_TKEEP;
  output [2:0]dst_TSTRB;
  output [0:0]dst_TUSER;
  output [0:0]dst_TLAST;
  output [0:0]dst_TID;
  output [0:0]dst_TDEST;
  input src_TVALID;
  output src_TREADY;
  output dst_TVALID;
  input dst_TREADY;

  wire \<const0> ;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [7:7]\SRL_SIG_reg[0]_17 ;
  wire [10:1]add_ln157_1_fu_537_p2;
  wire [9:0]add_ln157_fu_488_p2;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_10;
  wire ap_CS_fsm_state1_14;
  wire ap_CS_fsm_state1_21;
  wire ap_CS_fsm_state1_3;
  wire ap_CS_fsm_state1_5;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_11;
  wire ap_CS_fsm_state2_15;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  wire [23:0]axis2xfMat_24_9_2160_3840_1_U0_imgInput_499_din;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_10;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_11;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_12;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_13;
  wire axis2xfMat_24_9_2160_3840_1_U0_n_15;
  wire bgr2hsv_9_2160_3840_1_U0_ap_ready;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_imgInput_499_read;
  wire bgr2hsv_9_2160_3840_1_U0_n_46;
  wire bgr2hsv_9_2160_3840_1_U0_n_54;
  wire bgr2hsv_9_2160_3840_1_U0_n_56;
  wire bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  wire [23:0]bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4100_din;
  wire colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  wire [3:2]colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_address0;
  wire colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_23;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_24;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_25;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_28;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_29;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_31;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_32;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_33;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_35;
  wire colorthresholding_9_0_3_2160_3840_1_U0_n_36;
  wire [31:0]cols;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_100;
  wire control_s_axi_U_n_101;
  wire control_s_axi_U_n_102;
  wire control_s_axi_U_n_103;
  wire control_s_axi_U_n_104;
  wire control_s_axi_U_n_105;
  wire control_s_axi_U_n_106;
  wire control_s_axi_U_n_107;
  wire control_s_axi_U_n_108;
  wire control_s_axi_U_n_109;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_110;
  wire control_s_axi_U_n_111;
  wire control_s_axi_U_n_112;
  wire control_s_axi_U_n_113;
  wire control_s_axi_U_n_114;
  wire control_s_axi_U_n_115;
  wire control_s_axi_U_n_116;
  wire control_s_axi_U_n_117;
  wire control_s_axi_U_n_118;
  wire control_s_axi_U_n_119;
  wire control_s_axi_U_n_12;
  wire control_s_axi_U_n_120;
  wire control_s_axi_U_n_121;
  wire control_s_axi_U_n_122;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_124;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_127;
  wire control_s_axi_U_n_128;
  wire control_s_axi_U_n_129;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_130;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_15;
  wire control_s_axi_U_n_16;
  wire control_s_axi_U_n_17;
  wire control_s_axi_U_n_18;
  wire control_s_axi_U_n_19;
  wire control_s_axi_U_n_20;
  wire control_s_axi_U_n_21;
  wire control_s_axi_U_n_22;
  wire control_s_axi_U_n_23;
  wire control_s_axi_U_n_24;
  wire control_s_axi_U_n_25;
  wire control_s_axi_U_n_26;
  wire control_s_axi_U_n_27;
  wire control_s_axi_U_n_28;
  wire control_s_axi_U_n_29;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_30;
  wire control_s_axi_U_n_31;
  wire control_s_axi_U_n_32;
  wire control_s_axi_U_n_33;
  wire control_s_axi_U_n_34;
  wire control_s_axi_U_n_35;
  wire control_s_axi_U_n_36;
  wire control_s_axi_U_n_37;
  wire control_s_axi_U_n_38;
  wire control_s_axi_U_n_39;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_40;
  wire control_s_axi_U_n_41;
  wire control_s_axi_U_n_42;
  wire control_s_axi_U_n_43;
  wire control_s_axi_U_n_44;
  wire control_s_axi_U_n_45;
  wire control_s_axi_U_n_46;
  wire control_s_axi_U_n_47;
  wire control_s_axi_U_n_48;
  wire control_s_axi_U_n_49;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_50;
  wire control_s_axi_U_n_51;
  wire control_s_axi_U_n_52;
  wire control_s_axi_U_n_53;
  wire control_s_axi_U_n_54;
  wire control_s_axi_U_n_55;
  wire control_s_axi_U_n_56;
  wire control_s_axi_U_n_57;
  wire control_s_axi_U_n_58;
  wire control_s_axi_U_n_59;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_60;
  wire control_s_axi_U_n_61;
  wire control_s_axi_U_n_62;
  wire control_s_axi_U_n_63;
  wire control_s_axi_U_n_64;
  wire control_s_axi_U_n_65;
  wire control_s_axi_U_n_66;
  wire control_s_axi_U_n_67;
  wire control_s_axi_U_n_68;
  wire control_s_axi_U_n_69;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_70;
  wire control_s_axi_U_n_71;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_73;
  wire control_s_axi_U_n_74;
  wire control_s_axi_U_n_75;
  wire control_s_axi_U_n_76;
  wire control_s_axi_U_n_77;
  wire control_s_axi_U_n_78;
  wire control_s_axi_U_n_79;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_80;
  wire control_s_axi_U_n_81;
  wire control_s_axi_U_n_82;
  wire control_s_axi_U_n_83;
  wire control_s_axi_U_n_84;
  wire control_s_axi_U_n_85;
  wire control_s_axi_U_n_86;
  wire control_s_axi_U_n_87;
  wire control_s_axi_U_n_88;
  wire control_s_axi_U_n_89;
  wire control_s_axi_U_n_9;
  wire control_s_axi_U_n_90;
  wire control_s_axi_U_n_91;
  wire control_s_axi_U_n_92;
  wire control_s_axi_U_n_93;
  wire control_s_axi_U_n_94;
  wire control_s_axi_U_n_95;
  wire control_s_axi_U_n_96;
  wire control_s_axi_U_n_97;
  wire control_s_axi_U_n_98;
  wire control_s_axi_U_n_99;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read;
  wire [7:0]dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper3_4103_din;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_n_19;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_n_3;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read;
  wire [7:0]dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper3_4103_din;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_n_19;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_n_20;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_n_3;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire [7:0]\^dst_TDATA ;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire dst_TVALID;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_10;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_11;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_12;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_13;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_14;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_15;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_16;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_17;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_19;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_21;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_3;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read;
  wire [7:0]erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_din;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_n_11;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_n_24;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_n_4;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire \grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_address1140_out__0 ;
  wire \grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_address1140_out__0_6 ;
  wire [7:0]\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_d1 ;
  wire [7:0]\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_d1_20 ;
  wire \grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_address11__0 ;
  wire \grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_address11__0_7 ;
  wire [7:0]\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_d1 ;
  wire [7:0]\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_d1_19 ;
  wire [0:0]\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/ap_NS_fsm ;
  wire [0:0]\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/ap_NS_fsm_16 ;
  wire \grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_address1139_out__0 ;
  wire [7:0]\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_d1 ;
  wire \grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_address11__0 ;
  wire [7:0]\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_d1 ;
  wire \grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/icmp_ln878_4_reg_926 ;
  wire \grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/icmp_ln878_5_reg_930 ;
  wire [7:0]high_th_0_0_dout;
  wire [7:0]high_th_0_1_dout;
  wire [7:0]high_th_0_2_dout;
  wire [7:0]high_th_1_0_dout;
  wire [7:0]high_th_1_1_dout;
  wire [7:0]high_th_1_2_dout;
  wire \high_th_2_0_1_fu_94_reg[0]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[0]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[0]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[0]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[1]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[1]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[1]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[1]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[2]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[2]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[2]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[2]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[3]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[3]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[3]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[3]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[4]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[4]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[4]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[4]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[5]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[5]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[5]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[5]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[6]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[6]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[6]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[6]_i_7_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[7]_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[7]_i_5_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[7]_i_6_n_3 ;
  wire \high_th_2_0_1_fu_94_reg[7]_i_7_n_3 ;
  wire [7:0]high_th_2_0_dout;
  wire [7:0]high_th_2_1_dout;
  wire [7:0]high_th_2_2_dout;
  wire [7:0]high_thresh_q0;
  wire icmp_ln80_fu_161_p2;
  wire [15:0]imgHelper1_cols_c_dout;
  wire imgHelper1_cols_c_empty_n;
  wire imgHelper1_cols_c_full_n;
  wire imgHelper1_data_U_n_6;
  wire [7:7]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_data_full_n;
  wire [15:0]imgHelper1_rows_c_dout;
  wire imgHelper1_rows_c_empty_n;
  wire imgHelper1_rows_c_full_n;
  wire [15:0]imgHelper2_cols_c_dout;
  wire imgHelper2_cols_c_empty_n;
  wire imgHelper2_cols_c_full_n;
  wire imgHelper2_data_U_n_21;
  wire imgHelper2_data_U_n_22;
  wire imgHelper2_data_U_n_23;
  wire imgHelper2_data_U_n_24;
  wire imgHelper2_data_U_n_25;
  wire imgHelper2_data_U_n_26;
  wire imgHelper2_data_U_n_27;
  wire imgHelper2_data_U_n_28;
  wire [7:0]imgHelper2_data_dout;
  wire imgHelper2_data_empty_n;
  wire imgHelper2_data_full_n;
  wire imgHelper2_rows_c_U_n_10;
  wire imgHelper2_rows_c_U_n_11;
  wire imgHelper2_rows_c_U_n_12;
  wire imgHelper2_rows_c_U_n_13;
  wire imgHelper2_rows_c_U_n_4;
  wire imgHelper2_rows_c_U_n_5;
  wire imgHelper2_rows_c_U_n_6;
  wire imgHelper2_rows_c_U_n_7;
  wire [15:0]imgHelper2_rows_c_dout;
  wire imgHelper2_rows_c_empty_n;
  wire [15:0]imgHelper3_cols_c_dout;
  wire imgHelper3_cols_c_empty_n;
  wire imgHelper3_cols_c_full_n;
  wire imgHelper3_data_U_n_21;
  wire imgHelper3_data_U_n_22;
  wire imgHelper3_data_U_n_23;
  wire imgHelper3_data_U_n_24;
  wire imgHelper3_data_U_n_25;
  wire imgHelper3_data_U_n_26;
  wire imgHelper3_data_U_n_27;
  wire imgHelper3_data_U_n_28;
  wire [7:0]imgHelper3_data_dout;
  wire imgHelper3_data_empty_n;
  wire imgHelper3_data_full_n;
  wire [15:0]imgHelper3_rows_c_dout;
  wire imgHelper3_rows_c_empty_n;
  wire imgHelper3_rows_c_full_n;
  wire imgHelper4_cols_c_U_n_3;
  wire [15:0]imgHelper4_cols_c_dout;
  wire imgHelper4_cols_c_empty_n;
  wire imgHelper4_data_U_n_13;
  wire imgHelper4_data_U_n_14;
  wire imgHelper4_data_U_n_15;
  wire imgHelper4_data_U_n_16;
  wire imgHelper4_data_U_n_17;
  wire imgHelper4_data_U_n_18;
  wire imgHelper4_data_U_n_19;
  wire imgHelper4_data_U_n_20;
  wire imgHelper4_data_U_n_29;
  wire imgHelper4_data_U_n_30;
  wire imgHelper4_data_U_n_31;
  wire imgHelper4_data_U_n_32;
  wire imgHelper4_data_U_n_33;
  wire imgHelper4_data_U_n_34;
  wire imgHelper4_data_U_n_35;
  wire imgHelper4_data_U_n_36;
  wire imgHelper4_data_empty_n;
  wire imgHelper4_data_full_n;
  wire [15:0]imgHelper4_rows_c_dout;
  wire imgHelper4_rows_c_empty_n;
  wire imgHelper4_rows_c_full_n;
  wire [31:0]imgInput_cols_c20_dout;
  wire imgInput_cols_c20_empty_n;
  wire imgInput_cols_c20_full_n;
  wire [31:0]imgInput_cols_c_dout;
  wire imgInput_cols_c_empty_n;
  wire imgInput_cols_c_full_n;
  wire [23:0]imgInput_data_dout;
  wire imgInput_data_empty_n;
  wire imgInput_data_full_n;
  wire [31:0]imgInput_rows_c19_dout;
  wire imgInput_rows_c19_empty_n;
  wire imgInput_rows_c19_full_n;
  wire [31:0]imgInput_rows_c_dout;
  wire imgInput_rows_c_empty_n;
  wire imgInput_rows_c_full_n;
  wire [31:0]imgOutput_cols_c_dout;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_cols_c_full_n;
  wire [7:0]imgOutput_data_dout;
  wire imgOutput_data_empty_n;
  wire imgOutput_data_full_n;
  wire [31:0]imgOutput_rows_c_dout;
  wire imgOutput_rows_c_empty_n;
  wire imgOutput_rows_c_full_n;
  wire int_high_thresh_ce1;
  wire int_low_thresh_ce1;
  wire interrupt;
  wire [7:0]low_th_0_0_dout;
  wire [7:0]low_th_0_1_dout;
  wire [7:0]low_th_0_2_dout;
  wire [7:0]low_th_1_0_dout;
  wire [7:0]low_th_1_1_dout;
  wire [7:0]low_th_1_2_dout;
  wire [7:0]low_th_2_0_dout;
  wire \low_th_2_0_fu_58_reg[0]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[0]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[0]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[0]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[1]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[1]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[1]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[1]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[2]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[2]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[2]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[2]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[3]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[3]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[3]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[3]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[4]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[4]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[4]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[4]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[5]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[5]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[5]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[5]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[6]_i_4_n_3 ;
  wire \low_th_2_0_fu_58_reg[6]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[6]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[6]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_5_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_6_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_7_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_8_n_3 ;
  wire \low_th_2_0_fu_58_reg[7]_i_9_n_3 ;
  wire [7:0]low_th_2_1_dout;
  wire [7:0]low_th_2_2_dout;
  wire [7:0]low_thresh_q0;
  wire [4:3]low_thresh_q00;
  wire mOutPtr110_out;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_12;
  wire mOutPtr110_out_18;
  wire mOutPtr110_out_22;
  wire mOutPtr110_out_8;
  wire [9:2]p_0_in;
  wire p_reg_reg_i_64_n_4;
  wire p_reg_reg_i_64_n_6;
  wire p_reg_reg_i_65_n_4;
  wire p_reg_reg_i_65_n_6;
  wire p_reg_reg_i_66_n_3;
  wire p_reg_reg_i_66_n_4;
  wire p_reg_reg_i_66_n_5;
  wire p_reg_reg_i_66_n_6;
  wire p_reg_reg_i_67_n_3;
  wire p_reg_reg_i_67_n_4;
  wire p_reg_reg_i_67_n_5;
  wire p_reg_reg_i_67_n_6;
  wire p_reg_reg_i_68_n_3;
  wire p_reg_reg_i_68_n_4;
  wire p_reg_reg_i_68_n_5;
  wire p_reg_reg_i_68_n_6;
  wire p_reg_reg_i_70_n_3;
  wire p_reg_reg_i_70_n_4;
  wire p_reg_reg_i_70_n_5;
  wire p_reg_reg_i_70_n_6;
  wire p_reg_reg_i_73_n_3;
  wire p_reg_reg_i_75_n_3;
  wire p_reg_reg_i_76_n_3;
  wire p_reg_reg_i_77_n_3;
  wire p_reg_reg_i_78_n_3;
  wire p_reg_reg_i_79_n_3;
  wire p_reg_reg_i_80_n_3;
  wire p_reg_reg_i_81_n_3;
  wire p_reg_reg_i_82_n_3;
  wire p_reg_reg_i_83_n_3;
  wire p_reg_reg_i_84_n_3;
  wire p_reg_reg_i_85_n_3;
  wire p_reg_reg_i_86_n_3;
  wire p_reg_reg_i_87_n_3;
  wire p_reg_reg_i_92_n_3;
  wire p_reg_reg_i_93_n_3;
  wire p_reg_reg_i_94_n_3;
  wire \p_src_mat_cols_c_i_U/shiftReg_ce ;
  wire \rdata_reg[0]_i_3_n_3 ;
  wire \rdata_reg[0]_i_5_n_3 ;
  wire \rdata_reg[10]_i_4_n_3 ;
  wire \rdata_reg[10]_i_5_n_3 ;
  wire \rdata_reg[11]_i_4_n_3 ;
  wire \rdata_reg[11]_i_5_n_3 ;
  wire \rdata_reg[12]_i_4_n_3 ;
  wire \rdata_reg[12]_i_5_n_3 ;
  wire \rdata_reg[13]_i_4_n_3 ;
  wire \rdata_reg[13]_i_5_n_3 ;
  wire \rdata_reg[14]_i_4_n_3 ;
  wire \rdata_reg[14]_i_5_n_3 ;
  wire \rdata_reg[15]_i_4_n_3 ;
  wire \rdata_reg[15]_i_5_n_3 ;
  wire \rdata_reg[16]_i_4_n_3 ;
  wire \rdata_reg[16]_i_5_n_3 ;
  wire \rdata_reg[17]_i_4_n_3 ;
  wire \rdata_reg[17]_i_5_n_3 ;
  wire \rdata_reg[18]_i_4_n_3 ;
  wire \rdata_reg[18]_i_5_n_3 ;
  wire \rdata_reg[19]_i_4_n_3 ;
  wire \rdata_reg[19]_i_5_n_3 ;
  wire \rdata_reg[1]_i_3_n_3 ;
  wire \rdata_reg[1]_i_5_n_3 ;
  wire \rdata_reg[20]_i_4_n_3 ;
  wire \rdata_reg[20]_i_5_n_3 ;
  wire \rdata_reg[21]_i_4_n_3 ;
  wire \rdata_reg[21]_i_5_n_3 ;
  wire \rdata_reg[22]_i_4_n_3 ;
  wire \rdata_reg[22]_i_5_n_3 ;
  wire \rdata_reg[23]_i_4_n_3 ;
  wire \rdata_reg[23]_i_5_n_3 ;
  wire \rdata_reg[24]_i_4_n_3 ;
  wire \rdata_reg[24]_i_5_n_3 ;
  wire \rdata_reg[25]_i_4_n_3 ;
  wire \rdata_reg[25]_i_5_n_3 ;
  wire \rdata_reg[26]_i_4_n_3 ;
  wire \rdata_reg[26]_i_5_n_3 ;
  wire \rdata_reg[27]_i_4_n_3 ;
  wire \rdata_reg[27]_i_5_n_3 ;
  wire \rdata_reg[28]_i_4_n_3 ;
  wire \rdata_reg[28]_i_5_n_3 ;
  wire \rdata_reg[29]_i_4_n_3 ;
  wire \rdata_reg[29]_i_5_n_3 ;
  wire \rdata_reg[2]_i_3_n_3 ;
  wire \rdata_reg[2]_i_5_n_3 ;
  wire \rdata_reg[30]_i_4_n_3 ;
  wire \rdata_reg[30]_i_5_n_3 ;
  wire \rdata_reg[31]_i_11_n_3 ;
  wire \rdata_reg[31]_i_8_n_3 ;
  wire \rdata_reg[31]_i_9_n_3 ;
  wire \rdata_reg[3]_i_3_n_3 ;
  wire \rdata_reg[3]_i_5_n_3 ;
  wire \rdata_reg[4]_i_4_n_3 ;
  wire \rdata_reg[4]_i_5_n_3 ;
  wire \rdata_reg[5]_i_4_n_3 ;
  wire \rdata_reg[5]_i_5_n_3 ;
  wire \rdata_reg[6]_i_4_n_3 ;
  wire \rdata_reg[6]_i_5_n_3 ;
  wire \rdata_reg[7]_i_4_n_3 ;
  wire \rdata_reg[7]_i_5_n_3 ;
  wire \rdata_reg[7]_i_7_n_3 ;
  wire \rdata_reg[8]_i_4_n_3 ;
  wire \rdata_reg[8]_i_5_n_3 ;
  wire \rdata_reg[9]_i_4_n_3 ;
  wire \rdata_reg[9]_i_5_n_3 ;
  wire [15:0]rgb2hsv_cols_c_dout;
  wire rgb2hsv_cols_c_empty_n;
  wire rgb2hsv_cols_c_full_n;
  wire rgb2hsv_data_U_n_10;
  wire rgb2hsv_data_U_n_100;
  wire rgb2hsv_data_U_n_101;
  wire rgb2hsv_data_U_n_102;
  wire rgb2hsv_data_U_n_103;
  wire rgb2hsv_data_U_n_104;
  wire rgb2hsv_data_U_n_105;
  wire rgb2hsv_data_U_n_106;
  wire rgb2hsv_data_U_n_107;
  wire rgb2hsv_data_U_n_108;
  wire rgb2hsv_data_U_n_109;
  wire rgb2hsv_data_U_n_11;
  wire rgb2hsv_data_U_n_110;
  wire rgb2hsv_data_U_n_111;
  wire rgb2hsv_data_U_n_112;
  wire rgb2hsv_data_U_n_113;
  wire rgb2hsv_data_U_n_114;
  wire rgb2hsv_data_U_n_115;
  wire rgb2hsv_data_U_n_116;
  wire rgb2hsv_data_U_n_117;
  wire rgb2hsv_data_U_n_118;
  wire rgb2hsv_data_U_n_119;
  wire rgb2hsv_data_U_n_12;
  wire rgb2hsv_data_U_n_120;
  wire rgb2hsv_data_U_n_121;
  wire rgb2hsv_data_U_n_122;
  wire rgb2hsv_data_U_n_123;
  wire rgb2hsv_data_U_n_124;
  wire rgb2hsv_data_U_n_125;
  wire rgb2hsv_data_U_n_126;
  wire rgb2hsv_data_U_n_127;
  wire rgb2hsv_data_U_n_128;
  wire rgb2hsv_data_U_n_129;
  wire rgb2hsv_data_U_n_13;
  wire rgb2hsv_data_U_n_130;
  wire rgb2hsv_data_U_n_131;
  wire rgb2hsv_data_U_n_132;
  wire rgb2hsv_data_U_n_133;
  wire rgb2hsv_data_U_n_134;
  wire rgb2hsv_data_U_n_135;
  wire rgb2hsv_data_U_n_136;
  wire rgb2hsv_data_U_n_137;
  wire rgb2hsv_data_U_n_138;
  wire rgb2hsv_data_U_n_139;
  wire rgb2hsv_data_U_n_14;
  wire rgb2hsv_data_U_n_140;
  wire rgb2hsv_data_U_n_141;
  wire rgb2hsv_data_U_n_142;
  wire rgb2hsv_data_U_n_143;
  wire rgb2hsv_data_U_n_144;
  wire rgb2hsv_data_U_n_145;
  wire rgb2hsv_data_U_n_146;
  wire rgb2hsv_data_U_n_147;
  wire rgb2hsv_data_U_n_148;
  wire rgb2hsv_data_U_n_149;
  wire rgb2hsv_data_U_n_15;
  wire rgb2hsv_data_U_n_16;
  wire rgb2hsv_data_U_n_17;
  wire rgb2hsv_data_U_n_18;
  wire rgb2hsv_data_U_n_19;
  wire rgb2hsv_data_U_n_20;
  wire rgb2hsv_data_U_n_21;
  wire rgb2hsv_data_U_n_22;
  wire rgb2hsv_data_U_n_23;
  wire rgb2hsv_data_U_n_24;
  wire rgb2hsv_data_U_n_25;
  wire rgb2hsv_data_U_n_26;
  wire rgb2hsv_data_U_n_27;
  wire rgb2hsv_data_U_n_28;
  wire rgb2hsv_data_U_n_29;
  wire rgb2hsv_data_U_n_3;
  wire rgb2hsv_data_U_n_30;
  wire rgb2hsv_data_U_n_31;
  wire rgb2hsv_data_U_n_32;
  wire rgb2hsv_data_U_n_33;
  wire rgb2hsv_data_U_n_34;
  wire rgb2hsv_data_U_n_35;
  wire rgb2hsv_data_U_n_36;
  wire rgb2hsv_data_U_n_37;
  wire rgb2hsv_data_U_n_38;
  wire rgb2hsv_data_U_n_39;
  wire rgb2hsv_data_U_n_40;
  wire rgb2hsv_data_U_n_41;
  wire rgb2hsv_data_U_n_42;
  wire rgb2hsv_data_U_n_43;
  wire rgb2hsv_data_U_n_44;
  wire rgb2hsv_data_U_n_45;
  wire rgb2hsv_data_U_n_46;
  wire rgb2hsv_data_U_n_47;
  wire rgb2hsv_data_U_n_48;
  wire rgb2hsv_data_U_n_49;
  wire rgb2hsv_data_U_n_50;
  wire rgb2hsv_data_U_n_51;
  wire rgb2hsv_data_U_n_52;
  wire rgb2hsv_data_U_n_53;
  wire rgb2hsv_data_U_n_54;
  wire rgb2hsv_data_U_n_55;
  wire rgb2hsv_data_U_n_56;
  wire rgb2hsv_data_U_n_57;
  wire rgb2hsv_data_U_n_58;
  wire rgb2hsv_data_U_n_59;
  wire rgb2hsv_data_U_n_6;
  wire rgb2hsv_data_U_n_60;
  wire rgb2hsv_data_U_n_61;
  wire rgb2hsv_data_U_n_62;
  wire rgb2hsv_data_U_n_63;
  wire rgb2hsv_data_U_n_64;
  wire rgb2hsv_data_U_n_65;
  wire rgb2hsv_data_U_n_66;
  wire rgb2hsv_data_U_n_67;
  wire rgb2hsv_data_U_n_68;
  wire rgb2hsv_data_U_n_69;
  wire rgb2hsv_data_U_n_7;
  wire rgb2hsv_data_U_n_70;
  wire rgb2hsv_data_U_n_71;
  wire rgb2hsv_data_U_n_72;
  wire rgb2hsv_data_U_n_73;
  wire rgb2hsv_data_U_n_74;
  wire rgb2hsv_data_U_n_75;
  wire rgb2hsv_data_U_n_76;
  wire rgb2hsv_data_U_n_77;
  wire rgb2hsv_data_U_n_78;
  wire rgb2hsv_data_U_n_79;
  wire rgb2hsv_data_U_n_8;
  wire rgb2hsv_data_U_n_80;
  wire rgb2hsv_data_U_n_81;
  wire rgb2hsv_data_U_n_82;
  wire rgb2hsv_data_U_n_83;
  wire rgb2hsv_data_U_n_84;
  wire rgb2hsv_data_U_n_85;
  wire rgb2hsv_data_U_n_86;
  wire rgb2hsv_data_U_n_87;
  wire rgb2hsv_data_U_n_88;
  wire rgb2hsv_data_U_n_89;
  wire rgb2hsv_data_U_n_9;
  wire rgb2hsv_data_U_n_90;
  wire rgb2hsv_data_U_n_91;
  wire rgb2hsv_data_U_n_92;
  wire rgb2hsv_data_U_n_93;
  wire rgb2hsv_data_U_n_94;
  wire rgb2hsv_data_U_n_95;
  wire rgb2hsv_data_U_n_96;
  wire rgb2hsv_data_U_n_97;
  wire rgb2hsv_data_U_n_98;
  wire rgb2hsv_data_U_n_99;
  wire rgb2hsv_data_empty_n;
  wire rgb2hsv_data_full_n;
  wire [15:0]rgb2hsv_rows_c_dout;
  wire rgb2hsv_rows_c_empty_n;
  wire rgb2hsv_rows_c_full_n;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:1]sext_ln157_2_fu_521_p1;
  wire [8:0]sext_ln157_fu_472_p1;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_13;
  wire shiftReg_ce_2;
  wire shiftReg_ce_4;
  wire shiftReg_ce_9;
  wire [23:0]src_TDATA;
  wire src_TREADY;
  wire src_TVALID;
  wire start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_U_n_6;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  wire start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n;
  wire start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_U_n_5;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  wire start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  wire start_once_reg;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_10_fu_508_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_11_fu_530_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_1_fu_294_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_2_fu_316_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_3_fu_338_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_4_fu_379_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_5_fu_390_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_6_fu_412_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_7_fu_434_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_8_fu_475_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_9_fu_486_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_fu_283_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_1_fu_327_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_2_fu_401_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_3_fu_423_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_4_fu_497_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_5_fu_519_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_fu_305_p2 ;
  wire \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln92_reg_705_pp0_iter1_reg ;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read;
  wire xfMat2axis_24_0_2160_3840_1_U0_img_rows_read;
  wire xfMat2axis_24_0_2160_3840_1_U0_n_4;
  wire [3:1]NLW_p_reg_reg_i_64_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_64_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_65_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_65_O_UNCONNECTED;

  assign dst_TDATA[23] = \<const0> ;
  assign dst_TDATA[22] = \<const0> ;
  assign dst_TDATA[21] = \<const0> ;
  assign dst_TDATA[20] = \<const0> ;
  assign dst_TDATA[19] = \<const0> ;
  assign dst_TDATA[18] = \<const0> ;
  assign dst_TDATA[17] = \<const0> ;
  assign dst_TDATA[16] = \<const0> ;
  assign dst_TDATA[15] = \<const0> ;
  assign dst_TDATA[14] = \<const0> ;
  assign dst_TDATA[13] = \<const0> ;
  assign dst_TDATA[12] = \<const0> ;
  assign dst_TDATA[11] = \<const0> ;
  assign dst_TDATA[10] = \<const0> ;
  assign dst_TDATA[9] = \<const0> ;
  assign dst_TDATA[8] = \<const0> ;
  assign dst_TDATA[7:0] = \^dst_TDATA [7:0];
  assign dst_TDEST[0] = \<const0> ;
  assign dst_TID[0] = \<const0> ;
  assign dst_TKEEP[2] = \<const0> ;
  assign dst_TKEEP[1] = \<const0> ;
  assign dst_TKEEP[0] = \<const0> ;
  assign dst_TSTRB[2] = \<const0> ;
  assign dst_TSTRB[1] = \<const0> ;
  assign dst_TSTRB[0] = \<const0> ;
  assign dst_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  colordetect_colordetect_accel_0_0_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle),
        .Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n),
        .Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .start_once_reg_reg_0(imgHelper2_rows_c_U_n_4));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(imgHelper2_rows_c_U_n_12),
        .Q(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(imgHelper2_rows_c_U_n_13),
        .Q(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3),
        .R(1'b0));
  colordetect_colordetect_accel_0_0_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s axis2xfMat_24_9_2160_3840_1_U0
       (.\B_V_data_1_state_reg[1] (src_TREADY),
        .Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle),
        .Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .CO(icmp_ln80_fu_161_p2),
        .D(imgInput_cols_c_dout),
        .E(shiftReg_ce),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[0]_0 (start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5),
        .\ap_CS_fsm_reg[2]_0 (axis2xfMat_24_9_2160_3840_1_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_reg_213_reg[23]_0 (axis2xfMat_24_9_2160_3840_1_U0_imgInput_499_din),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_ready(axis2xfMat_24_9_2160_3840_1_U0_ap_ready),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_start(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .\i_reg_129_reg[0]_0 (start_for_bgr2hsv_9_2160_3840_1_U0_U_n_6),
        .imgInput_cols_c20_full_n(imgInput_cols_c20_full_n),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .imgInput_rows_c19_full_n(imgInput_rows_c19_full_n),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .internal_full_n_reg(axis2xfMat_24_9_2160_3840_1_U0_n_11),
        .internal_full_n_reg_0(axis2xfMat_24_9_2160_3840_1_U0_n_12),
        .internal_full_n_reg_1(axis2xfMat_24_9_2160_3840_1_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out),
        .\rows_reg_185_reg[31]_0 (imgInput_rows_c_dout),
        .src_TDATA(src_TDATA),
        .src_TVALID(src_TVALID),
        .start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .start_for_bgr2hsv_9_2160_3840_1_U0_full_n(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(axis2xfMat_24_9_2160_3840_1_U0_n_15));
  colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s bgr2hsv_9_2160_3840_1_U0
       (.CO(bgr2hsv_9_2160_3840_1_U0_n_46),
        .D(bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4100_din),
        .E(shiftReg_ce_0),
        .Q({bgr2hsv_9_2160_3840_1_U0_ap_ready,ap_CS_fsm_state1}),
        .add_ln157_1_fu_537_p2(add_ln157_1_fu_537_p2),
        .add_ln157_fu_488_p2(add_ln157_fu_488_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(bgr2hsv_9_2160_3840_1_U0_n_56),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .bgr2hsv_9_2160_3840_1_U0_imgInput_499_read(bgr2hsv_9_2160_3840_1_U0_imgInput_499_read),
        .bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .imgInput_cols_c20_dout(imgInput_cols_c20_dout),
        .imgInput_cols_c20_empty_n(imgInput_cols_c20_empty_n),
        .imgInput_data_dout(imgInput_data_dout),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgInput_rows_c19_dout(imgInput_rows_c19_dout),
        .imgInput_rows_c19_empty_n(imgInput_rows_c19_empty_n),
        .p_0_in(p_0_in),
        .p_reg_reg_i_26_0(p_reg_reg_i_64_n_4),
        .p_reg_reg_i_26_1(p_reg_reg_i_65_n_4),
        .rgb2hsv_data_full_n(rgb2hsv_data_full_n),
        .sext_ln157_fu_472_p1(sext_ln157_fu_472_p1[7:0]),
        .\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 (sext_ln157_2_fu_521_p1),
        .\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 (bgr2hsv_9_2160_3840_1_U0_n_54));
  colordetect_colordetect_accel_0_0_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_s colorthresholding_9_0_3_2160_3840_1_U0
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .CO(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_2_fu_316_p2 ),
        .D(low_thresh_q0),
        .DI({rgb2hsv_data_U_n_10,rgb2hsv_data_U_n_11,rgb2hsv_data_U_n_12,rgb2hsv_data_U_n_13}),
        .Q(ap_CS_fsm_state1),
        .S({rgb2hsv_data_U_n_6,rgb2hsv_data_U_n_7,rgb2hsv_data_U_n_8,rgb2hsv_data_U_n_9}),
        .\SRL_SIG_reg[0][14] (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_fu_305_p2 ),
        .\SRL_SIG_reg[0][14]_0 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_6_fu_412_p2 ),
        .\SRL_SIG_reg[0][14]_1 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_2_fu_401_p2 ),
        .\SRL_SIG_reg[0][14]_2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_10_fu_508_p2 ),
        .\SRL_SIG_reg[0][14]_3 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_4_fu_497_p2 ),
        .\SRL_SIG_reg[0][15] (rgb2hsv_rows_c_dout),
        .\SRL_SIG_reg[0][15]_0 (rgb2hsv_cols_c_dout),
        .\SRL_SIG_reg[0][22] (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_3_fu_338_p2 ),
        .\SRL_SIG_reg[0][22]_0 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_1_fu_327_p2 ),
        .\SRL_SIG_reg[0][22]_1 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_7_fu_434_p2 ),
        .\SRL_SIG_reg[0][22]_2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_3_fu_423_p2 ),
        .\SRL_SIG_reg[0][22]_3 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_11_fu_530_p2 ),
        .\SRL_SIG_reg[0][22]_4 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_5_fu_519_p2 ),
        .\SRL_SIG_reg[0][6] (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_fu_283_p2 ),
        .\SRL_SIG_reg[0][6]_0 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_1_fu_294_p2 ),
        .\SRL_SIG_reg[0][6]_1 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_4_fu_379_p2 ),
        .\SRL_SIG_reg[0][6]_2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_5_fu_390_p2 ),
        .\SRL_SIG_reg[0][6]_3 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_8_fu_475_p2 ),
        .\SRL_SIG_reg[0][6]_4 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_9_fu_486_p2 ),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_17 ),
        .address0(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_address0),
        .and_ln1348_1_fu_373_p2(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ),
        .and_ln1348_3_fu_469_p2(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ),
        .and_ln1348_5_fu_565_p2(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ),
        .\and_ln1348_5_reg_719_reg[0] (colorthresholding_9_0_3_2160_3840_1_U0_n_32),
        .\ap_CS_fsm_reg[0] (ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3),
        .\ap_CS_fsm_reg[3] (colorthresholding_9_0_3_2160_3840_1_U0_n_25),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(colorthresholding_9_0_3_2160_3840_1_U0_n_24),
        .ap_enable_reg_pp0_iter2_reg(colorthresholding_9_0_3_2160_3840_1_U0_n_23),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg(colorthresholding_9_0_3_2160_3840_1_U0_n_35),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .colorthresholding_9_0_3_2160_3840_1_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0),
        .\high_th_2_0_1_fu_94_reg[7] (high_th_0_0_dout),
        .\high_th_2_0_2_fu_98_reg[7] (high_th_1_0_dout),
        .\high_th_2_0_fu_62_reg[7] (high_th_2_0_dout),
        .\high_th_2_1_1_fu_90_reg[7] (high_th_1_1_dout),
        .\high_th_2_1_2_fu_106_reg[7] (high_th_0_1_dout),
        .\high_th_2_1_fu_54_reg[7] (high_th_2_1_dout),
        .\high_th_2_2_1_fu_86_reg[7] (high_th_1_2_dout),
        .\high_th_2_2_2_fu_118_reg[7] (high_th_0_2_dout),
        .\high_th_2_2_fu_50_reg[7] (high_th_2_2_dout),
        .\high_th_2_2_fu_50_reg[7]_0 (high_thresh_q0),
        .icmp_ln92_reg_705_pp0_iter1_reg(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln92_reg_705_pp0_iter1_reg ),
        .\icmp_ln92_reg_705_reg[0] (colorthresholding_9_0_3_2160_3840_1_U0_n_28),
        .\icmp_ln92_reg_705_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_31),
        .imgHelper1_data_full_n(imgHelper1_data_full_n),
        .internal_empty_n_reg(colorthresholding_9_0_3_2160_3840_1_U0_n_29),
        .internal_empty_n_reg_0(colorthresholding_9_0_3_2160_3840_1_U0_n_33),
        .internal_empty_n_reg_1(colorthresholding_9_0_3_2160_3840_1_U0_n_36),
        .\low_th_2_0_1_fu_78_reg[7] (low_th_2_0_dout),
        .\low_th_2_0_2_fu_114_reg[7] (low_th_1_0_dout),
        .\low_th_2_1_1_fu_74_reg[7] (low_th_2_1_dout),
        .\low_th_2_1_2_fu_110_reg[7] (low_th_1_1_dout),
        .\low_th_2_1_fu_70_reg[7] (low_th_0_1_dout),
        .\low_th_2_2_1_fu_82_reg[7] (low_th_0_2_dout),
        .\low_th_2_2_2_fu_102_reg[7] (low_th_1_2_dout),
        .\low_th_2_2_fu_66_reg[7] (low_th_2_2_dout),
        .low_thresh_q00(low_thresh_q00),
        .mOutPtr110_out(mOutPtr110_out_1),
        .\mOutPtr_reg[0] (bgr2hsv_9_2160_3840_1_U0_n_56),
        .\mOutPtr_reg[0]_0 (rgb2hsv_data_U_n_3),
        .out(low_th_0_0_dout),
        .rgb2hsv_cols_c_empty_n(rgb2hsv_cols_c_empty_n),
        .rgb2hsv_data_empty_n(rgb2hsv_data_empty_n),
        .rgb2hsv_rows_c_empty_n(rgb2hsv_rows_c_empty_n),
        .shiftReg_ce(\p_src_mat_cols_c_i_U/shiftReg_ce ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ({rgb2hsv_data_U_n_18,rgb2hsv_data_U_n_19,rgb2hsv_data_U_n_20,rgb2hsv_data_U_n_21}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 ({rgb2hsv_data_U_n_14,rgb2hsv_data_U_n_15,rgb2hsv_data_U_n_16,rgb2hsv_data_U_n_17}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 ({rgb2hsv_data_U_n_26,rgb2hsv_data_U_n_27,rgb2hsv_data_U_n_28,rgb2hsv_data_U_n_29}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 ({rgb2hsv_data_U_n_22,rgb2hsv_data_U_n_23,rgb2hsv_data_U_n_24,rgb2hsv_data_U_n_25}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 ({rgb2hsv_data_U_n_34,rgb2hsv_data_U_n_35,rgb2hsv_data_U_n_36,rgb2hsv_data_U_n_37}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 ({rgb2hsv_data_U_n_30,rgb2hsv_data_U_n_31,rgb2hsv_data_U_n_32,rgb2hsv_data_U_n_33}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 ({rgb2hsv_data_U_n_42,rgb2hsv_data_U_n_43,rgb2hsv_data_U_n_44,rgb2hsv_data_U_n_45}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 ({rgb2hsv_data_U_n_38,rgb2hsv_data_U_n_39,rgb2hsv_data_U_n_40,rgb2hsv_data_U_n_41}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 ({rgb2hsv_data_U_n_50,rgb2hsv_data_U_n_51,rgb2hsv_data_U_n_52,rgb2hsv_data_U_n_53}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 ({rgb2hsv_data_U_n_46,rgb2hsv_data_U_n_47,rgb2hsv_data_U_n_48,rgb2hsv_data_U_n_49}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ({rgb2hsv_data_U_n_58,rgb2hsv_data_U_n_59,rgb2hsv_data_U_n_60,rgb2hsv_data_U_n_61}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 ({rgb2hsv_data_U_n_54,rgb2hsv_data_U_n_55,rgb2hsv_data_U_n_56,rgb2hsv_data_U_n_57}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 ({rgb2hsv_data_U_n_66,rgb2hsv_data_U_n_67,rgb2hsv_data_U_n_68,rgb2hsv_data_U_n_69}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 ({rgb2hsv_data_U_n_94,rgb2hsv_data_U_n_95,rgb2hsv_data_U_n_96,rgb2hsv_data_U_n_97}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 ({rgb2hsv_data_U_n_62,rgb2hsv_data_U_n_63,rgb2hsv_data_U_n_64,rgb2hsv_data_U_n_65}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 ({rgb2hsv_data_U_n_74,rgb2hsv_data_U_n_75,rgb2hsv_data_U_n_76,rgb2hsv_data_U_n_77}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 ({rgb2hsv_data_U_n_70,rgb2hsv_data_U_n_71,rgb2hsv_data_U_n_72,rgb2hsv_data_U_n_73}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 ({rgb2hsv_data_U_n_82,rgb2hsv_data_U_n_83,rgb2hsv_data_U_n_84,rgb2hsv_data_U_n_85}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 ({rgb2hsv_data_U_n_78,rgb2hsv_data_U_n_79,rgb2hsv_data_U_n_80,rgb2hsv_data_U_n_81}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 ({rgb2hsv_data_U_n_90,rgb2hsv_data_U_n_91,rgb2hsv_data_U_n_92,rgb2hsv_data_U_n_93}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 ({rgb2hsv_data_U_n_86,rgb2hsv_data_U_n_87,rgb2hsv_data_U_n_88,rgb2hsv_data_U_n_89}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 ({rgb2hsv_data_U_n_98,rgb2hsv_data_U_n_99,rgb2hsv_data_U_n_100,rgb2hsv_data_U_n_101}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ({rgb2hsv_data_U_n_106,rgb2hsv_data_U_n_107,rgb2hsv_data_U_n_108,rgb2hsv_data_U_n_109}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 ({rgb2hsv_data_U_n_102,rgb2hsv_data_U_n_103,rgb2hsv_data_U_n_104,rgb2hsv_data_U_n_105}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 ({rgb2hsv_data_U_n_114,rgb2hsv_data_U_n_115,rgb2hsv_data_U_n_116,rgb2hsv_data_U_n_117}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 ({rgb2hsv_data_U_n_142,rgb2hsv_data_U_n_143,rgb2hsv_data_U_n_144,rgb2hsv_data_U_n_145}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 ({rgb2hsv_data_U_n_110,rgb2hsv_data_U_n_111,rgb2hsv_data_U_n_112,rgb2hsv_data_U_n_113}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 ({rgb2hsv_data_U_n_122,rgb2hsv_data_U_n_123,rgb2hsv_data_U_n_124,rgb2hsv_data_U_n_125}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 ({rgb2hsv_data_U_n_118,rgb2hsv_data_U_n_119,rgb2hsv_data_U_n_120,rgb2hsv_data_U_n_121}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 ({rgb2hsv_data_U_n_130,rgb2hsv_data_U_n_131,rgb2hsv_data_U_n_132,rgb2hsv_data_U_n_133}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 ({rgb2hsv_data_U_n_126,rgb2hsv_data_U_n_127,rgb2hsv_data_U_n_128,rgb2hsv_data_U_n_129}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 ({rgb2hsv_data_U_n_138,rgb2hsv_data_U_n_139,rgb2hsv_data_U_n_140,rgb2hsv_data_U_n_141}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 ({rgb2hsv_data_U_n_134,rgb2hsv_data_U_n_135,rgb2hsv_data_U_n_136,rgb2hsv_data_U_n_137}),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 ({rgb2hsv_data_U_n_146,rgb2hsv_data_U_n_147,rgb2hsv_data_U_n_148,rgb2hsv_data_U_n_149}));
  colordetect_colordetect_accel_0_0_colordetect_accel_control_s_axi control_s_axi_U
       (.D(low_thresh_q0),
        .DOADO({control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7,control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15,control_s_axi_U_n_16,control_s_axi_U_n_17,control_s_axi_U_n_18,control_s_axi_U_n_19,control_s_axi_U_n_20,control_s_axi_U_n_21,control_s_axi_U_n_22,control_s_axi_U_n_23,control_s_axi_U_n_24,control_s_axi_U_n_25,control_s_axi_U_n_26,control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31,control_s_axi_U_n_32,control_s_axi_U_n_33,control_s_axi_U_n_34}),
        .DOBDO({control_s_axi_U_n_35,control_s_axi_U_n_36,control_s_axi_U_n_37,control_s_axi_U_n_38,control_s_axi_U_n_39,control_s_axi_U_n_40,control_s_axi_U_n_41,control_s_axi_U_n_42,control_s_axi_U_n_43,control_s_axi_U_n_44,control_s_axi_U_n_45,control_s_axi_U_n_46,control_s_axi_U_n_47,control_s_axi_U_n_48,control_s_axi_U_n_49,control_s_axi_U_n_50,control_s_axi_U_n_51,control_s_axi_U_n_52,control_s_axi_U_n_53,control_s_axi_U_n_54,control_s_axi_U_n_55,control_s_axi_U_n_56,control_s_axi_U_n_57,control_s_axi_U_n_58,control_s_axi_U_n_59,control_s_axi_U_n_60,control_s_axi_U_n_61,control_s_axi_U_n_62,control_s_axi_U_n_63,control_s_axi_U_n_64,control_s_axi_U_n_65,control_s_axi_U_n_66}),
        .Q(rows),
        .address0(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_address0),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3),
        .colorthresholding_9_0_3_2160_3840_1_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .\gen_write[1].mem_reg ({control_s_axi_U_n_67,control_s_axi_U_n_68,control_s_axi_U_n_69,control_s_axi_U_n_70,control_s_axi_U_n_71,control_s_axi_U_n_72,control_s_axi_U_n_73,control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76,control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79,control_s_axi_U_n_80,control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87,control_s_axi_U_n_88,control_s_axi_U_n_89,control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92,control_s_axi_U_n_93,control_s_axi_U_n_94,control_s_axi_U_n_95,control_s_axi_U_n_96,control_s_axi_U_n_97,control_s_axi_U_n_98}),
        .\gen_write[1].mem_reg_0 ({control_s_axi_U_n_99,control_s_axi_U_n_100,control_s_axi_U_n_101,control_s_axi_U_n_102,control_s_axi_U_n_103,control_s_axi_U_n_104,control_s_axi_U_n_105,control_s_axi_U_n_106,control_s_axi_U_n_107,control_s_axi_U_n_108,control_s_axi_U_n_109,control_s_axi_U_n_110,control_s_axi_U_n_111,control_s_axi_U_n_112,control_s_axi_U_n_113,control_s_axi_U_n_114,control_s_axi_U_n_115,control_s_axi_U_n_116,control_s_axi_U_n_117,control_s_axi_U_n_118,control_s_axi_U_n_119,control_s_axi_U_n_120,control_s_axi_U_n_121,control_s_axi_U_n_122,control_s_axi_U_n_123,control_s_axi_U_n_124,control_s_axi_U_n_125,control_s_axi_U_n_126,control_s_axi_U_n_127,control_s_axi_U_n_128,control_s_axi_U_n_129,control_s_axi_U_n_130}),
        .\high_th_2_2_fu_50_reg[0] (\high_th_2_0_1_fu_94_reg[0]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[0]_0 (\high_th_2_0_1_fu_94_reg[0]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[0]_1 (\high_th_2_0_1_fu_94_reg[0]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[0]_2 (\high_th_2_0_1_fu_94_reg[0]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[1] (\high_th_2_0_1_fu_94_reg[1]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[1]_0 (\high_th_2_0_1_fu_94_reg[1]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[1]_1 (\high_th_2_0_1_fu_94_reg[1]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[1]_2 (\high_th_2_0_1_fu_94_reg[1]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[2] (\high_th_2_0_1_fu_94_reg[2]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[2]_0 (\high_th_2_0_1_fu_94_reg[2]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[2]_1 (\high_th_2_0_1_fu_94_reg[2]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[2]_2 (\high_th_2_0_1_fu_94_reg[2]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[3] (\high_th_2_0_1_fu_94_reg[3]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[3]_0 (\high_th_2_0_1_fu_94_reg[3]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[3]_1 (\high_th_2_0_1_fu_94_reg[3]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[3]_2 (\high_th_2_0_1_fu_94_reg[3]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[4] (\high_th_2_0_1_fu_94_reg[4]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[4]_0 (\high_th_2_0_1_fu_94_reg[4]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[4]_1 (\high_th_2_0_1_fu_94_reg[4]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[4]_2 (\high_th_2_0_1_fu_94_reg[4]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[5] (\high_th_2_0_1_fu_94_reg[5]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[5]_0 (\high_th_2_0_1_fu_94_reg[5]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[5]_1 (\high_th_2_0_1_fu_94_reg[5]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[5]_2 (\high_th_2_0_1_fu_94_reg[5]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[6] (\high_th_2_0_1_fu_94_reg[6]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[6]_0 (\high_th_2_0_1_fu_94_reg[6]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[6]_1 (\high_th_2_0_1_fu_94_reg[6]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[6]_2 (\high_th_2_0_1_fu_94_reg[6]_i_7_n_3 ),
        .\high_th_2_2_fu_50_reg[7] (\high_th_2_0_1_fu_94_reg[7]_i_4_n_3 ),
        .\high_th_2_2_fu_50_reg[7]_0 (\high_th_2_0_1_fu_94_reg[7]_i_5_n_3 ),
        .\high_th_2_2_fu_50_reg[7]_1 (\high_th_2_0_1_fu_94_reg[7]_i_6_n_3 ),
        .\high_th_2_2_fu_50_reg[7]_2 (\high_th_2_0_1_fu_94_reg[7]_i_7_n_3 ),
        .\int_cols_reg[31]_0 (cols),
        .int_high_thresh_ce1(int_high_thresh_ce1),
        .int_low_thresh_ce1(int_low_thresh_ce1),
        .\int_low_thresh_shift_reg[0]_0 (high_thresh_q0),
        .\int_low_thresh_shift_reg[0]_1 (colorthresholding_9_0_3_2160_3840_1_U0_n_25),
        .\int_low_thresh_shift_reg[1]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_24),
        .interrupt(interrupt),
        .\low_th_2_2_fu_66_reg[0] (\low_th_2_0_fu_58_reg[0]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[0]_0 (\low_th_2_0_fu_58_reg[0]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[0]_1 (\low_th_2_0_fu_58_reg[0]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[0]_2 (\low_th_2_0_fu_58_reg[0]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[1] (\low_th_2_0_fu_58_reg[1]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[1]_0 (\low_th_2_0_fu_58_reg[1]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[1]_1 (\low_th_2_0_fu_58_reg[1]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[1]_2 (\low_th_2_0_fu_58_reg[1]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[2] (\low_th_2_0_fu_58_reg[2]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[2]_0 (\low_th_2_0_fu_58_reg[2]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[2]_1 (\low_th_2_0_fu_58_reg[2]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[2]_2 (\low_th_2_0_fu_58_reg[2]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[3] (\low_th_2_0_fu_58_reg[3]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[3]_0 (\low_th_2_0_fu_58_reg[3]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[3]_1 (\low_th_2_0_fu_58_reg[3]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[3]_2 (\low_th_2_0_fu_58_reg[3]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[4] (\low_th_2_0_fu_58_reg[4]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[4]_0 (\low_th_2_0_fu_58_reg[4]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[4]_1 (\low_th_2_0_fu_58_reg[4]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[4]_2 (\low_th_2_0_fu_58_reg[4]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[5] (\low_th_2_0_fu_58_reg[5]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[5]_0 (\low_th_2_0_fu_58_reg[5]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[5]_1 (\low_th_2_0_fu_58_reg[5]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[5]_2 (\low_th_2_0_fu_58_reg[5]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[6] (\low_th_2_0_fu_58_reg[6]_i_4_n_3 ),
        .\low_th_2_2_fu_66_reg[6]_0 (\low_th_2_0_fu_58_reg[6]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[6]_1 (\low_th_2_0_fu_58_reg[6]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[6]_2 (\low_th_2_0_fu_58_reg[6]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[7] (\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .\low_th_2_2_fu_66_reg[7]_0 (\low_th_2_0_fu_58_reg[7]_i_5_n_3 ),
        .\low_th_2_2_fu_66_reg[7]_1 (\low_th_2_0_fu_58_reg[7]_i_7_n_3 ),
        .\low_th_2_2_fu_66_reg[7]_2 (\low_th_2_0_fu_58_reg[7]_i_8_n_3 ),
        .\low_th_2_2_fu_66_reg[7]_3 (\low_th_2_0_fu_58_reg[7]_i_9_n_3 ),
        .low_thresh_q00(low_thresh_q00),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_3_n_3 ),
        .\rdata_reg[0]_1 (\rdata_reg[0]_i_5_n_3 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_5_n_3 ),
        .\rdata_reg[10]_1 (\rdata_reg[10]_i_4_n_3 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_5_n_3 ),
        .\rdata_reg[11]_1 (\rdata_reg[11]_i_4_n_3 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_5_n_3 ),
        .\rdata_reg[12]_1 (\rdata_reg[12]_i_4_n_3 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_5_n_3 ),
        .\rdata_reg[13]_1 (\rdata_reg[13]_i_4_n_3 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_5_n_3 ),
        .\rdata_reg[14]_1 (\rdata_reg[14]_i_4_n_3 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_5_n_3 ),
        .\rdata_reg[15]_1 (\rdata_reg[15]_i_4_n_3 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_5_n_3 ),
        .\rdata_reg[16]_1 (\rdata_reg[16]_i_4_n_3 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_5_n_3 ),
        .\rdata_reg[17]_1 (\rdata_reg[17]_i_4_n_3 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_5_n_3 ),
        .\rdata_reg[18]_1 (\rdata_reg[18]_i_4_n_3 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_5_n_3 ),
        .\rdata_reg[19]_1 (\rdata_reg[19]_i_4_n_3 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_3_n_3 ),
        .\rdata_reg[1]_1 (\rdata_reg[1]_i_5_n_3 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_5_n_3 ),
        .\rdata_reg[20]_1 (\rdata_reg[20]_i_4_n_3 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_5_n_3 ),
        .\rdata_reg[21]_1 (\rdata_reg[21]_i_4_n_3 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_5_n_3 ),
        .\rdata_reg[22]_1 (\rdata_reg[22]_i_4_n_3 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_5_n_3 ),
        .\rdata_reg[23]_1 (\rdata_reg[23]_i_4_n_3 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_5_n_3 ),
        .\rdata_reg[24]_1 (\rdata_reg[24]_i_4_n_3 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_5_n_3 ),
        .\rdata_reg[25]_1 (\rdata_reg[25]_i_4_n_3 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_5_n_3 ),
        .\rdata_reg[26]_1 (\rdata_reg[26]_i_4_n_3 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_5_n_3 ),
        .\rdata_reg[27]_1 (\rdata_reg[27]_i_4_n_3 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_5_n_3 ),
        .\rdata_reg[28]_1 (\rdata_reg[28]_i_4_n_3 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_5_n_3 ),
        .\rdata_reg[29]_1 (\rdata_reg[29]_i_4_n_3 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_3_n_3 ),
        .\rdata_reg[2]_1 (\rdata_reg[2]_i_5_n_3 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_5_n_3 ),
        .\rdata_reg[30]_1 (\rdata_reg[30]_i_4_n_3 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_11_n_3 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_i_9_n_3 ),
        .\rdata_reg[31]_2 (\rdata_reg[31]_i_8_n_3 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_3_n_3 ),
        .\rdata_reg[3]_1 (\rdata_reg[3]_i_5_n_3 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_5_n_3 ),
        .\rdata_reg[4]_1 (\rdata_reg[4]_i_4_n_3 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_5_n_3 ),
        .\rdata_reg[5]_1 (\rdata_reg[5]_i_4_n_3 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_5_n_3 ),
        .\rdata_reg[6]_1 (\rdata_reg[6]_i_4_n_3 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_5_n_3 ),
        .\rdata_reg[7]_1 (\rdata_reg[7]_i_4_n_3 ),
        .\rdata_reg[7]_2 (\rdata_reg[7]_i_7_n_3 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_5_n_3 ),
        .\rdata_reg[8]_1 (\rdata_reg[8]_i_4_n_3 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_5_n_3 ),
        .\rdata_reg[9]_1 (\rdata_reg[9]_i_4_n_3 ),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_done(xfMat2axis_24_0_2160_3840_1_U0_ap_done));
  colordetect_colordetect_accel_0_0_colordetect_accel_dilate_0_0_2160_3840_0_3_3_1_1_12 dilate_0_0_2160_3840_0_3_3_1_1_12_U0
       (.D(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper3_4103_din),
        .DIADI(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_d1 ),
        .E(shiftReg_ce_2),
        .Q(ap_CS_fsm_state1_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1140_out__0(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_address1140_out__0 ),
        .buf_V_1_address11__0(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_address11__0 ),
        .\cmp_i_i115_i_reg_903_reg[0] (dilate_0_0_2160_3840_0_3_3_1_1_12_U0_n_3),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read),
        .\icmp_ln882_reg_954_pp3_iter4_reg_reg[0] (dilate_0_0_2160_3840_0_3_3_1_1_12_U0_n_19),
        .if_dout(imgHelper2_cols_c_dout),
        .imgHelper2_cols_c_empty_n(imgHelper2_cols_c_empty_n),
        .imgHelper2_data_dout(imgHelper2_data_dout),
        .imgHelper2_data_empty_n(imgHelper2_data_empty_n),
        .imgHelper2_rows_c_empty_n(imgHelper2_rows_c_empty_n),
        .imgHelper3_data_full_n(imgHelper3_data_full_n),
        .ram_reg(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_d1 ),
        .ram_reg_0({imgHelper2_data_U_n_21,imgHelper2_data_U_n_22,imgHelper2_data_U_n_23,imgHelper2_data_U_n_24,imgHelper2_data_U_n_25,imgHelper2_data_U_n_26,imgHelper2_data_U_n_27,imgHelper2_data_U_n_28}),
        .\trunc_ln340_reg_62_reg[15]_0 (imgHelper2_rows_c_dout));
  colordetect_colordetect_accel_0_0_colordetect_accel_dilate_0_0_2160_3840_0_3_3_1_1_s dilate_0_0_2160_3840_0_3_3_1_1_U0
       (.D(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper3_4103_din),
        .DIADI(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_d1_20 ),
        .E(shiftReg_ce_4),
        .Q(ap_CS_fsm_state1_5),
        .\ap_CS_fsm_reg[0]_0 (dilate_0_0_2160_3840_0_3_3_1_1_U0_n_20),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1140_out__0(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_address1140_out__0_6 ),
        .buf_V_1_address11__0(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_address11__0_7 ),
        .\cmp_i_i115_i_reg_903_reg[0] (dilate_0_0_2160_3840_0_3_3_1_1_U0_n_3),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .\icmp_ln882_reg_954_pp3_iter4_reg_reg[0] (dilate_0_0_2160_3840_0_3_3_1_1_U0_n_19),
        .if_dout(imgHelper3_cols_c_dout),
        .imgHelper3_cols_c_empty_n(imgHelper3_cols_c_empty_n),
        .imgHelper3_data_dout(imgHelper3_data_dout),
        .imgHelper3_data_empty_n(imgHelper3_data_empty_n),
        .imgHelper3_rows_c_empty_n(imgHelper3_rows_c_empty_n),
        .imgHelper4_data_full_n(imgHelper4_data_full_n),
        .int_ap_idle_reg(ap_CS_fsm_state1_3),
        .int_ap_idle_reg_0(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_U_n_5),
        .ram_reg(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_d1_19 ),
        .ram_reg_0({imgHelper3_data_U_n_21,imgHelper3_data_U_n_22,imgHelper3_data_U_n_23,imgHelper3_data_U_n_24,imgHelper3_data_U_n_25,imgHelper3_data_U_n_26,imgHelper3_data_U_n_27,imgHelper3_data_U_n_28}),
        .\trunc_ln340_reg_62_reg[15]_0 (imgHelper3_rows_c_dout));
  colordetect_colordetect_accel_0_0_colordetect_accel_erode_0_0_2160_3840_0_3_3_1_1_11 erode_0_0_2160_3840_0_3_3_1_1_11_U0
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .DIADI(imgHelper1_data_U_n_6),
        .Q({ap_CS_fsm_state2_11,ap_CS_fsm_state1_10}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i127_i_reg_903_reg[0] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_3),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read(erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/ap_NS_fsm ),
        .\icmp_ln882_reg_954_pp3_iter4_reg_reg[0] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_19),
        .if_dout(imgHelper1_cols_c_dout),
        .imgHelper1_cols_c_empty_n(imgHelper1_cols_c_empty_n),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper1_rows_c_empty_n(imgHelper1_rows_c_empty_n),
        .imgHelper2_data_full_n(imgHelper2_data_full_n),
        .mOutPtr110_out(mOutPtr110_out_8),
        .\max_V_7_reg_986_reg[0] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_10),
        .\max_V_7_reg_986_reg[1] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_11),
        .\max_V_7_reg_986_reg[2] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_12),
        .\max_V_7_reg_986_reg[3] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_13),
        .\max_V_7_reg_986_reg[4] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_14),
        .\max_V_7_reg_986_reg[5] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_15),
        .\max_V_7_reg_986_reg[6] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_16),
        .\max_V_7_reg_986_reg[7] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_17),
        .shiftReg_ce(shiftReg_ce_9),
        .\src_buf_V_2_0_reg_424_reg[7] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_21),
        .start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n),
        .\trunc_ln344_reg_62_reg[15]_0 (imgHelper1_rows_c_dout));
  colordetect_colordetect_accel_0_0_colordetect_accel_erode_0_0_2160_3840_0_3_3_1_1_s erode_0_0_2160_3840_0_3_3_1_1_U0
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .D(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_din),
        .DIADI(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_d1 ),
        .E(shiftReg_ce_13),
        .Q({ap_CS_fsm_state2_15,ap_CS_fsm_state1_14}),
        .\ap_CS_fsm_reg[5] (erode_0_0_2160_3840_0_3_3_1_1_U0_n_11),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0] (imgHelper4_data_U_n_13),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1] (imgHelper4_data_U_n_14),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2] (imgHelper4_data_U_n_15),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3] (imgHelper4_data_U_n_16),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4] (imgHelper4_data_U_n_17),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5] (imgHelper4_data_U_n_18),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6] (imgHelper4_data_U_n_19),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] (imgHelper4_data_U_n_20),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1139_out__0(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_address1139_out__0 ),
        .buf_V_1_address11__0(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_address11__0 ),
        .\cmp_i_i127_i_reg_903_reg[0] (erode_0_0_2160_3840_0_3_3_1_1_U0_n_4),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/ap_NS_fsm_16 ),
        .icmp_ln878_4_reg_926(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/icmp_ln878_4_reg_926 ),
        .icmp_ln878_5_reg_930(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/icmp_ln878_5_reg_930 ),
        .\icmp_ln882_reg_954_pp3_iter4_reg_reg[0] (erode_0_0_2160_3840_0_3_3_1_1_U0_n_24),
        .if_dout(imgHelper4_cols_c_dout),
        .imgHelper4_cols_c_empty_n(imgHelper4_cols_c_empty_n),
        .imgHelper4_data_empty_n(imgHelper4_data_empty_n),
        .imgHelper4_rows_c_empty_n(imgHelper4_rows_c_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .mOutPtr110_out(mOutPtr110_out_12),
        .ram_reg(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_d1 ),
        .ram_reg_0({imgHelper4_data_U_n_29,imgHelper4_data_U_n_30,imgHelper4_data_U_n_31,imgHelper4_data_U_n_32,imgHelper4_data_U_n_33,imgHelper4_data_U_n_34,imgHelper4_data_U_n_35,imgHelper4_data_U_n_36}),
        .start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .\trunc_ln344_reg_62_reg[15]_0 (imgHelper4_rows_c_dout));
  FDRE \high_th_2_0_1_fu_94_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_114),
        .Q(\high_th_2_0_1_fu_94_reg[0]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_130),
        .Q(\high_th_2_0_1_fu_94_reg[0]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_106),
        .Q(\high_th_2_0_1_fu_94_reg[0]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[0]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_122),
        .Q(\high_th_2_0_1_fu_94_reg[0]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_113),
        .Q(\high_th_2_0_1_fu_94_reg[1]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_129),
        .Q(\high_th_2_0_1_fu_94_reg[1]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_105),
        .Q(\high_th_2_0_1_fu_94_reg[1]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_121),
        .Q(\high_th_2_0_1_fu_94_reg[1]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_112),
        .Q(\high_th_2_0_1_fu_94_reg[2]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_128),
        .Q(\high_th_2_0_1_fu_94_reg[2]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_104),
        .Q(\high_th_2_0_1_fu_94_reg[2]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_120),
        .Q(\high_th_2_0_1_fu_94_reg[2]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_111),
        .Q(\high_th_2_0_1_fu_94_reg[3]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_127),
        .Q(\high_th_2_0_1_fu_94_reg[3]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_103),
        .Q(\high_th_2_0_1_fu_94_reg[3]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_119),
        .Q(\high_th_2_0_1_fu_94_reg[3]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_110),
        .Q(\high_th_2_0_1_fu_94_reg[4]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_126),
        .Q(\high_th_2_0_1_fu_94_reg[4]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_102),
        .Q(\high_th_2_0_1_fu_94_reg[4]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_118),
        .Q(\high_th_2_0_1_fu_94_reg[4]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_109),
        .Q(\high_th_2_0_1_fu_94_reg[5]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_125),
        .Q(\high_th_2_0_1_fu_94_reg[5]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_101),
        .Q(\high_th_2_0_1_fu_94_reg[5]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_117),
        .Q(\high_th_2_0_1_fu_94_reg[5]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_108),
        .Q(\high_th_2_0_1_fu_94_reg[6]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_124),
        .Q(\high_th_2_0_1_fu_94_reg[6]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_100),
        .Q(\high_th_2_0_1_fu_94_reg[6]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_116),
        .Q(\high_th_2_0_1_fu_94_reg[6]_i_7_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_107),
        .Q(\high_th_2_0_1_fu_94_reg[7]_i_4_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_123),
        .Q(\high_th_2_0_1_fu_94_reg[7]_i_5_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_99),
        .Q(\high_th_2_0_1_fu_94_reg[7]_i_6_n_3 ),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_115),
        .Q(\high_th_2_0_1_fu_94_reg[7]_i_7_n_3 ),
        .R(1'b0));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d5_S imgHelper1_cols_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(ap_CS_fsm_state1_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .if_din(cols[15:0]),
        .imgHelper1_cols_c_empty_n(imgHelper1_cols_c_empty_n),
        .imgHelper1_cols_c_full_n(imgHelper1_cols_c_full_n),
        .imgHelper1_rows_c_empty_n(imgHelper1_rows_c_empty_n),
        .out(imgHelper1_cols_c_dout));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S imgHelper1_data_U
       (.DIADI(imgHelper1_data_U_n_6),
        .\SRL_SIG_reg[0][7] (colorthresholding_9_0_3_2160_3840_1_U0_n_32),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_17 ),
        .\SRL_SIG_reg[1][0] (colorthresholding_9_0_3_2160_3840_1_U0_n_23),
        .\SRL_SIG_reg[1][0]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_28),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read(erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read),
        .icmp_ln92_reg_705_pp0_iter1_reg(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln92_reg_705_pp0_iter1_reg ),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper1_data_full_n(imgHelper1_data_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_31),
        .ram_reg(erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_3));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d5_S_0 imgHelper1_rows_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(ap_CS_fsm_state1_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .if_din(rows[15:0]),
        .imgHelper1_cols_c_empty_n(imgHelper1_cols_c_empty_n),
        .imgHelper1_rows_c_empty_n(imgHelper1_rows_c_empty_n),
        .imgHelper1_rows_c_full_n(imgHelper1_rows_c_full_n),
        .out(imgHelper1_rows_c_dout));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d6_S imgHelper2_cols_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .E(imgHelper2_rows_c_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read),
        .if_din(cols[15:0]),
        .imgHelper2_cols_c_empty_n(imgHelper2_cols_c_empty_n),
        .imgHelper2_cols_c_full_n(imgHelper2_cols_c_full_n),
        .mOutPtr110_out(mOutPtr110_out_18),
        .out(imgHelper2_cols_c_dout));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_1 imgHelper2_data_U
       (.DIADI(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_d1 ),
        .\SRL_SIG_reg[0][0] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_10),
        .\SRL_SIG_reg[0][1] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_11),
        .\SRL_SIG_reg[0][2] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_12),
        .\SRL_SIG_reg[0][3] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_13),
        .\SRL_SIG_reg[0][4] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_14),
        .\SRL_SIG_reg[0][5] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_15),
        .\SRL_SIG_reg[0][6] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_16),
        .\SRL_SIG_reg[0][7] (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_21),
        .\SRL_SIG_reg[0][7]_0 (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1140_out__0(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_address1140_out__0 ),
        .buf_V_1_address11__0(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_address11__0 ),
        .\cmp_i_i115_i_reg_903_reg[0] ({imgHelper2_data_U_n_21,imgHelper2_data_U_n_22,imgHelper2_data_U_n_23,imgHelper2_data_U_n_24,imgHelper2_data_U_n_25,imgHelper2_data_U_n_26,imgHelper2_data_U_n_27,imgHelper2_data_U_n_28}),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read),
        .imgHelper2_data_dout(imgHelper2_data_dout),
        .imgHelper2_data_empty_n(imgHelper2_data_empty_n),
        .imgHelper2_data_full_n(imgHelper2_data_full_n),
        .\mOutPtr_reg[0]_0 (erode_0_0_2160_3840_0_3_3_1_1_11_U0_n_19),
        .\mOutPtr_reg[1]_0 (\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_d1 ),
        .ram_reg(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_n_3),
        .shiftReg_ce(shiftReg_ce_9));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d6_S_2 imgHelper2_rows_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle),
        .Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .E(imgHelper2_rows_c_U_n_7),
        .Q(ap_CS_fsm_state1_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(imgHelper2_rows_c_U_n_13),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg(imgHelper2_rows_c_U_n_12),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg(colorthresholding_9_0_3_2160_3840_1_U0_n_35),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read),
        .if_din(rows[15:0]),
        .imgHelper1_cols_c_full_n(imgHelper1_cols_c_full_n),
        .imgHelper1_rows_c_full_n(imgHelper1_rows_c_full_n),
        .imgHelper2_cols_c_empty_n(imgHelper2_cols_c_empty_n),
        .imgHelper2_cols_c_full_n(imgHelper2_cols_c_full_n),
        .imgHelper2_rows_c_empty_n(imgHelper2_rows_c_empty_n),
        .imgHelper3_rows_c_full_n(imgHelper3_rows_c_full_n),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .internal_full_n_reg_0(imgHelper2_rows_c_U_n_4),
        .internal_full_n_reg_1(imgHelper2_rows_c_U_n_5),
        .internal_full_n_reg_2(imgHelper2_rows_c_U_n_6),
        .internal_full_n_reg_3(imgHelper2_rows_c_U_n_10),
        .internal_full_n_reg_4(imgHelper2_rows_c_U_n_11),
        .mOutPtr110_out(mOutPtr110_out_18),
        .out(imgHelper2_rows_c_dout),
        .rgb2hsv_cols_c_full_n(rgb2hsv_cols_c_full_n),
        .rgb2hsv_rows_c_full_n(rgb2hsv_rows_c_full_n),
        .start_once_reg_reg(imgHelper4_cols_c_U_n_3));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d7_S imgHelper3_cols_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .if_din(cols[15:0]),
        .imgHelper3_cols_c_empty_n(imgHelper3_cols_c_empty_n),
        .imgHelper3_cols_c_full_n(imgHelper3_cols_c_full_n),
        .imgHelper3_rows_c_empty_n(imgHelper3_rows_c_empty_n),
        .out(imgHelper3_cols_c_dout));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_3 imgHelper3_data_U
       (.D(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper3_4103_din),
        .DIADI(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_d1_20 ),
        .E(shiftReg_ce_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1140_out__0(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_address1140_out__0_6 ),
        .buf_V_1_address11__0(\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_address11__0_7 ),
        .\cmp_i_i115_i_reg_903_reg[0] ({imgHelper3_data_U_n_21,imgHelper3_data_U_n_22,imgHelper3_data_U_n_23,imgHelper3_data_U_n_24,imgHelper3_data_U_n_25,imgHelper3_data_U_n_26,imgHelper3_data_U_n_27,imgHelper3_data_U_n_28}),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read),
        .imgHelper3_data_dout(imgHelper3_data_dout),
        .imgHelper3_data_empty_n(imgHelper3_data_empty_n),
        .imgHelper3_data_full_n(imgHelper3_data_full_n),
        .\mOutPtr_reg[0]_0 (dilate_0_0_2160_3840_0_3_3_1_1_12_U0_n_19),
        .\mOutPtr_reg[1]_0 (\grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_d1_19 ),
        .ram_reg(dilate_0_0_2160_3840_0_3_3_1_1_U0_n_3));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d7_S_4 imgHelper3_rows_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .if_din(rows[15:0]),
        .imgHelper3_cols_c_empty_n(imgHelper3_cols_c_empty_n),
        .imgHelper3_rows_c_empty_n(imgHelper3_rows_c_empty_n),
        .imgHelper3_rows_c_full_n(imgHelper3_rows_c_full_n),
        .out(imgHelper3_rows_c_dout));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d8_S imgHelper4_cols_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(ap_CS_fsm_state1_14),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .imgHelper3_cols_c_full_n(imgHelper3_cols_c_full_n),
        .imgHelper4_cols_c_empty_n(imgHelper4_cols_c_empty_n),
        .imgHelper4_rows_c_empty_n(imgHelper4_rows_c_empty_n),
        .imgHelper4_rows_c_full_n(imgHelper4_rows_c_full_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .imgOutput_cols_c_full_n(imgOutput_cols_c_full_n),
        .imgOutput_rows_c_full_n(imgOutput_rows_c_full_n),
        .internal_full_n_reg_0(imgHelper4_cols_c_U_n_3),
        .out(imgHelper4_cols_c_dout),
        .\trunc_ln345_reg_67_reg[15] (cols[15:0]));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_5 imgHelper4_data_U
       (.D(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper3_4103_din),
        .DIADI(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_d1 ),
        .E(shiftReg_ce_4),
        .\SRL_SIG_reg[0][0] (imgHelper4_data_U_n_13),
        .\SRL_SIG_reg[0][1] (imgHelper4_data_U_n_14),
        .\SRL_SIG_reg[0][2] (imgHelper4_data_U_n_15),
        .\SRL_SIG_reg[0][3] (imgHelper4_data_U_n_16),
        .\SRL_SIG_reg[0][4] (imgHelper4_data_U_n_17),
        .\SRL_SIG_reg[0][5] (imgHelper4_data_U_n_18),
        .\SRL_SIG_reg[0][6] (imgHelper4_data_U_n_19),
        .\SRL_SIG_reg[0][7] (imgHelper4_data_U_n_20),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1139_out__0(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_address1139_out__0 ),
        .buf_V_1_address11__0(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_address11__0 ),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read),
        .icmp_ln878_4_reg_926(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/icmp_ln878_4_reg_926 ),
        .icmp_ln878_5_reg_930(\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/icmp_ln878_5_reg_930 ),
        .imgHelper4_data_empty_n(imgHelper4_data_empty_n),
        .imgHelper4_data_full_n(imgHelper4_data_full_n),
        .\mOutPtr_reg[0]_0 (dilate_0_0_2160_3840_0_3_3_1_1_U0_n_19),
        .\mOutPtr_reg[1]_0 (\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_d1 ),
        .\mOutPtr_reg[1]_1 ({imgHelper4_data_U_n_29,imgHelper4_data_U_n_30,imgHelper4_data_U_n_31,imgHelper4_data_U_n_32,imgHelper4_data_U_n_33,imgHelper4_data_U_n_34,imgHelper4_data_U_n_35,imgHelper4_data_U_n_36}),
        .ram_reg(erode_0_0_2160_3840_0_3_3_1_1_U0_n_11),
        .ram_reg_0(erode_0_0_2160_3840_0_3_3_1_1_U0_n_4));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d8_S_6 imgHelper4_rows_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(rows[15:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .imgHelper4_cols_c_empty_n(imgHelper4_cols_c_empty_n),
        .imgHelper4_rows_c_empty_n(imgHelper4_rows_c_empty_n),
        .imgHelper4_rows_c_full_n(imgHelper4_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state1_14),
        .out(imgHelper4_rows_c_dout));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S imgInput_cols_c20_U
       (.D(imgInput_cols_c_dout),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .imgInput_cols_c20_dout(imgInput_cols_c20_dout),
        .imgInput_cols_c20_empty_n(imgInput_cols_c20_empty_n),
        .imgInput_cols_c20_full_n(imgInput_cols_c20_full_n),
        .imgInput_rows_c19_empty_n(imgInput_rows_c19_empty_n),
        .internal_empty_n_reg_0(axis2xfMat_24_9_2160_3840_1_U0_n_12));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_7 imgInput_cols_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .D(imgInput_cols_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .if_din(cols),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .internal_empty_n_reg_0(imgHelper2_rows_c_U_n_6));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w24_d2_S imgInput_data_U
       (.D(axis2xfMat_24_9_2160_3840_1_U0_imgInput_499_din),
        .E(shiftReg_ce),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bgr2hsv_9_2160_3840_1_U0_imgInput_499_read(bgr2hsv_9_2160_3840_1_U0_imgInput_499_read),
        .imgInput_data_dout(imgInput_data_dout),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .\mOutPtr_reg[0]_0 (axis2xfMat_24_9_2160_3840_1_U0_n_10));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_8 imgInput_rows_c19_U
       (.D(imgInput_rows_c_dout),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .imgInput_cols_c20_empty_n(imgInput_cols_c20_empty_n),
        .imgInput_rows_c19_dout(imgInput_rows_c19_dout),
        .imgInput_rows_c19_empty_n(imgInput_rows_c19_empty_n),
        .imgInput_rows_c19_full_n(imgInput_rows_c19_full_n),
        .internal_empty_n_reg_0(axis2xfMat_24_9_2160_3840_1_U0_n_11));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_9 imgInput_rows_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .D(imgInput_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .if_din(rows),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .internal_empty_n_reg_0(imgHelper2_rows_c_U_n_5));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d9_S imgOutput_cols_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(ap_CS_fsm_state1_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cols_reg_215_reg[31] (cols),
        .imgOutput_cols_c_empty_n(imgOutput_cols_c_empty_n),
        .imgOutput_cols_c_full_n(imgOutput_cols_c_full_n),
        .imgOutput_rows_c_empty_n(imgOutput_rows_c_empty_n),
        .out(imgOutput_cols_c_dout),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .xfMat2axis_24_0_2160_3840_1_U0_img_rows_read(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_10 imgOutput_data_U
       (.D(imgOutput_data_dout),
        .E(shiftReg_ce_13),
        .\SRL_SIG_reg[0][7] (erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .internal_full_n_reg_0(xfMat2axis_24_0_2160_3840_1_U0_n_4),
        .mOutPtr110_out(mOutPtr110_out_22),
        .\mOutPtr_reg[0]_0 (erode_0_0_2160_3840_0_3_3_1_1_U0_n_24),
        .xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d9_S_11 imgOutput_rows_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput_cols_c_empty_n(imgOutput_cols_c_empty_n),
        .imgOutput_rows_c_empty_n(imgOutput_rows_c_empty_n),
        .imgOutput_rows_c_full_n(imgOutput_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state1_21),
        .out(imgOutput_rows_c_dout),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .xfMat2axis_24_0_2160_3840_1_U0_img_rows_read(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \low_th_2_0_fu_58_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_50),
        .Q(\low_th_2_0_fu_58_reg[0]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_66),
        .Q(\low_th_2_0_fu_58_reg[0]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_42),
        .Q(\low_th_2_0_fu_58_reg[0]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[0]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_58),
        .Q(\low_th_2_0_fu_58_reg[0]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_49),
        .Q(\low_th_2_0_fu_58_reg[1]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_65),
        .Q(\low_th_2_0_fu_58_reg[1]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_41),
        .Q(\low_th_2_0_fu_58_reg[1]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_57),
        .Q(\low_th_2_0_fu_58_reg[1]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_48),
        .Q(\low_th_2_0_fu_58_reg[2]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_64),
        .Q(\low_th_2_0_fu_58_reg[2]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_40),
        .Q(\low_th_2_0_fu_58_reg[2]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_56),
        .Q(\low_th_2_0_fu_58_reg[2]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_47),
        .Q(\low_th_2_0_fu_58_reg[3]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_63),
        .Q(\low_th_2_0_fu_58_reg[3]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_39),
        .Q(\low_th_2_0_fu_58_reg[3]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_55),
        .Q(\low_th_2_0_fu_58_reg[3]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_46),
        .Q(\low_th_2_0_fu_58_reg[4]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_62),
        .Q(\low_th_2_0_fu_58_reg[4]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_38),
        .Q(\low_th_2_0_fu_58_reg[4]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_54),
        .Q(\low_th_2_0_fu_58_reg[4]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_45),
        .Q(\low_th_2_0_fu_58_reg[5]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_61),
        .Q(\low_th_2_0_fu_58_reg[5]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_37),
        .Q(\low_th_2_0_fu_58_reg[5]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_53),
        .Q(\low_th_2_0_fu_58_reg[5]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_44),
        .Q(\low_th_2_0_fu_58_reg[6]_i_4_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_60),
        .Q(\low_th_2_0_fu_58_reg[6]_i_5_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_36),
        .Q(\low_th_2_0_fu_58_reg[6]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_52),
        .Q(\low_th_2_0_fu_58_reg[6]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7]_i_5 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_43),
        .Q(\low_th_2_0_fu_58_reg[7]_i_5_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \low_th_2_0_fu_58_reg[7]_i_6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0),
        .Q(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_59),
        .Q(\low_th_2_0_fu_58_reg[7]_i_7_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7]_i_8 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_35),
        .Q(\low_th_2_0_fu_58_reg[7]_i_8_n_3 ),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7]_i_9 
       (.C(ap_clk),
        .CE(\low_th_2_0_fu_58_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_51),
        .Q(\low_th_2_0_fu_58_reg[7]_i_9_n_3 ),
        .R(1'b0));
  CARRY4 p_reg_reg_i_64
       (.CI(p_reg_reg_i_68_n_3),
        .CO({NLW_p_reg_reg_i_64_CO_UNCONNECTED[3],p_reg_reg_i_64_n_4,NLW_p_reg_reg_i_64_CO_UNCONNECTED[1],p_reg_reg_i_64_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bgr2hsv_9_2160_3840_1_U0_n_46,p_0_in[9]}),
        .O({NLW_p_reg_reg_i_64_O_UNCONNECTED[3:2],add_ln157_fu_488_p2[9:8]}),
        .S({1'b0,1'b1,sext_ln157_fu_472_p1[8],p_reg_reg_i_73_n_3}));
  CARRY4 p_reg_reg_i_65
       (.CI(p_reg_reg_i_66_n_3),
        .CO({NLW_p_reg_reg_i_65_CO_UNCONNECTED[3],p_reg_reg_i_65_n_4,NLW_p_reg_reg_i_65_CO_UNCONNECTED[1],p_reg_reg_i_65_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_0_in[9],bgr2hsv_9_2160_3840_1_U0_n_54}),
        .O({NLW_p_reg_reg_i_65_O_UNCONNECTED[3:2],add_ln157_1_fu_537_p2[10:9]}),
        .S({1'b0,1'b1,p_reg_reg_i_75_n_3,p_reg_reg_i_76_n_3}));
  CARRY4 p_reg_reg_i_66
       (.CI(p_reg_reg_i_67_n_3),
        .CO({p_reg_reg_i_66_n_3,p_reg_reg_i_66_n_4,p_reg_reg_i_66_n_5,p_reg_reg_i_66_n_6}),
        .CYINIT(1'b0),
        .DI(p_0_in[8:5]),
        .O(add_ln157_1_fu_537_p2[8:5]),
        .S({p_reg_reg_i_77_n_3,p_reg_reg_i_78_n_3,p_reg_reg_i_79_n_3,p_reg_reg_i_80_n_3}));
  CARRY4 p_reg_reg_i_67
       (.CI(1'b0),
        .CO({p_reg_reg_i_67_n_3,p_reg_reg_i_67_n_4,p_reg_reg_i_67_n_5,p_reg_reg_i_67_n_6}),
        .CYINIT(1'b0),
        .DI({p_0_in[4:2],1'b0}),
        .O(add_ln157_1_fu_537_p2[4:1]),
        .S({p_reg_reg_i_81_n_3,p_reg_reg_i_82_n_3,p_reg_reg_i_83_n_3,sext_ln157_2_fu_521_p1[1]}));
  CARRY4 p_reg_reg_i_68
       (.CI(p_reg_reg_i_70_n_3),
        .CO({p_reg_reg_i_68_n_3,p_reg_reg_i_68_n_4,p_reg_reg_i_68_n_5,p_reg_reg_i_68_n_6}),
        .CYINIT(1'b0),
        .DI(p_0_in[8:5]),
        .O(add_ln157_fu_488_p2[7:4]),
        .S({p_reg_reg_i_84_n_3,p_reg_reg_i_85_n_3,p_reg_reg_i_86_n_3,p_reg_reg_i_87_n_3}));
  CARRY4 p_reg_reg_i_70
       (.CI(1'b0),
        .CO({p_reg_reg_i_70_n_3,p_reg_reg_i_70_n_4,p_reg_reg_i_70_n_5,p_reg_reg_i_70_n_6}),
        .CYINIT(1'b0),
        .DI({p_0_in[4:2],1'b0}),
        .O(add_ln157_fu_488_p2[3:0]),
        .S({p_reg_reg_i_92_n_3,p_reg_reg_i_93_n_3,p_reg_reg_i_94_n_3,sext_ln157_fu_472_p1[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_72
       (.I0(bgr2hsv_9_2160_3840_1_U0_n_46),
        .O(sext_ln157_fu_472_p1[8]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_73
       (.I0(bgr2hsv_9_2160_3840_1_U0_n_46),
        .I1(p_0_in[9]),
        .O(p_reg_reg_i_73_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_75
       (.I0(p_0_in[9]),
        .O(p_reg_reg_i_75_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_76
       (.I0(bgr2hsv_9_2160_3840_1_U0_n_54),
        .I1(p_0_in[9]),
        .O(p_reg_reg_i_76_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_77
       (.I0(bgr2hsv_9_2160_3840_1_U0_n_54),
        .I1(p_0_in[8]),
        .O(p_reg_reg_i_77_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_78
       (.I0(p_0_in[7]),
        .I1(sext_ln157_2_fu_521_p1[7]),
        .O(p_reg_reg_i_78_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_79
       (.I0(p_0_in[6]),
        .I1(sext_ln157_2_fu_521_p1[6]),
        .O(p_reg_reg_i_79_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_80
       (.I0(p_0_in[5]),
        .I1(sext_ln157_2_fu_521_p1[5]),
        .O(p_reg_reg_i_80_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_81
       (.I0(p_0_in[4]),
        .I1(sext_ln157_2_fu_521_p1[4]),
        .O(p_reg_reg_i_81_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_82
       (.I0(p_0_in[3]),
        .I1(sext_ln157_2_fu_521_p1[3]),
        .O(p_reg_reg_i_82_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_83
       (.I0(p_0_in[2]),
        .I1(sext_ln157_2_fu_521_p1[2]),
        .O(p_reg_reg_i_83_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_84
       (.I0(p_0_in[8]),
        .I1(sext_ln157_fu_472_p1[7]),
        .O(p_reg_reg_i_84_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_85
       (.I0(p_0_in[7]),
        .I1(sext_ln157_fu_472_p1[6]),
        .O(p_reg_reg_i_85_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_86
       (.I0(p_0_in[6]),
        .I1(sext_ln157_fu_472_p1[5]),
        .O(p_reg_reg_i_86_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_87
       (.I0(p_0_in[5]),
        .I1(sext_ln157_fu_472_p1[4]),
        .O(p_reg_reg_i_87_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_92
       (.I0(p_0_in[4]),
        .I1(sext_ln157_fu_472_p1[3]),
        .O(p_reg_reg_i_92_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_93
       (.I0(p_0_in[3]),
        .I1(sext_ln157_fu_472_p1[2]),
        .O(p_reg_reg_i_93_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_94
       (.I0(p_0_in[2]),
        .I1(sext_ln157_fu_472_p1[1]),
        .O(p_reg_reg_i_94_n_3));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_34),
        .Q(\rdata_reg[0]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_98),
        .Q(\rdata_reg[0]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_88),
        .Q(\rdata_reg[10]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_24),
        .Q(\rdata_reg[10]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_87),
        .Q(\rdata_reg[11]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_23),
        .Q(\rdata_reg[11]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_86),
        .Q(\rdata_reg[12]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_22),
        .Q(\rdata_reg[12]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_85),
        .Q(\rdata_reg[13]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_21),
        .Q(\rdata_reg[13]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_84),
        .Q(\rdata_reg[14]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_20),
        .Q(\rdata_reg[14]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_83),
        .Q(\rdata_reg[15]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_19),
        .Q(\rdata_reg[15]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_82),
        .Q(\rdata_reg[16]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_18),
        .Q(\rdata_reg[16]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_81),
        .Q(\rdata_reg[17]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_17),
        .Q(\rdata_reg[17]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_80),
        .Q(\rdata_reg[18]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_16),
        .Q(\rdata_reg[18]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_79),
        .Q(\rdata_reg[19]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_15),
        .Q(\rdata_reg[19]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_33),
        .Q(\rdata_reg[1]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_97),
        .Q(\rdata_reg[1]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_78),
        .Q(\rdata_reg[20]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_14),
        .Q(\rdata_reg[20]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_77),
        .Q(\rdata_reg[21]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_13),
        .Q(\rdata_reg[21]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_76),
        .Q(\rdata_reg[22]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_12),
        .Q(\rdata_reg[22]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_75),
        .Q(\rdata_reg[23]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_11),
        .Q(\rdata_reg[23]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_74),
        .Q(\rdata_reg[24]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_10),
        .Q(\rdata_reg[24]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_73),
        .Q(\rdata_reg[25]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_9),
        .Q(\rdata_reg[25]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_72),
        .Q(\rdata_reg[26]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_8),
        .Q(\rdata_reg[26]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_71),
        .Q(\rdata_reg[27]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_7),
        .Q(\rdata_reg[27]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_70),
        .Q(\rdata_reg[28]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_6),
        .Q(\rdata_reg[28]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_69),
        .Q(\rdata_reg[29]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_5),
        .Q(\rdata_reg[29]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_32),
        .Q(\rdata_reg[2]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_96),
        .Q(\rdata_reg[2]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_68),
        .Q(\rdata_reg[30]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_4),
        .Q(\rdata_reg[30]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_11 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_3),
        .Q(\rdata_reg[31]_i_11_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_67),
        .Q(\rdata_reg[31]_i_8_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_9 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_high_thresh_ce1),
        .Q(\rdata_reg[31]_i_9_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_31),
        .Q(\rdata_reg[3]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_95),
        .Q(\rdata_reg[3]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_94),
        .Q(\rdata_reg[4]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_30),
        .Q(\rdata_reg[4]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_93),
        .Q(\rdata_reg[5]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_29),
        .Q(\rdata_reg[5]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_92),
        .Q(\rdata_reg[6]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_28),
        .Q(\rdata_reg[6]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_27),
        .Q(\rdata_reg[7]_i_4_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[7]_i_5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_low_thresh_ce1),
        .Q(\rdata_reg[7]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_91),
        .Q(\rdata_reg[7]_i_7_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_90),
        .Q(\rdata_reg[8]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_26),
        .Q(\rdata_reg[8]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_3 ),
        .D(control_s_axi_U_n_89),
        .Q(\rdata_reg[9]_i_4_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_25),
        .Q(\rdata_reg[9]_i_5_n_3 ),
        .R(1'b0));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d4_S rgb2hsv_cols_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .\SRL_SIG_reg[0][15] (cols[15:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[2]_0 (imgHelper2_rows_c_U_n_10),
        .out(rgb2hsv_cols_c_dout),
        .rgb2hsv_cols_c_empty_n(rgb2hsv_cols_c_empty_n),
        .rgb2hsv_cols_c_full_n(rgb2hsv_cols_c_full_n),
        .shiftReg_ce(\p_src_mat_cols_c_i_U/shiftReg_ce ));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w24_d2_S_12 rgb2hsv_data_U
       (.CO(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_2_fu_316_p2 ),
        .D(bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4100_din),
        .DI({rgb2hsv_data_U_n_10,rgb2hsv_data_U_n_11,rgb2hsv_data_U_n_12,rgb2hsv_data_U_n_13}),
        .E(shiftReg_ce_0),
        .S({rgb2hsv_data_U_n_6,rgb2hsv_data_U_n_7,rgb2hsv_data_U_n_8,rgb2hsv_data_U_n_9}),
        .\SRL_SIG_reg[0][14] ({rgb2hsv_data_U_n_42,rgb2hsv_data_U_n_43,rgb2hsv_data_U_n_44,rgb2hsv_data_U_n_45}),
        .\SRL_SIG_reg[0][14]_0 ({rgb2hsv_data_U_n_82,rgb2hsv_data_U_n_83,rgb2hsv_data_U_n_84,rgb2hsv_data_U_n_85}),
        .\SRL_SIG_reg[0][14]_1 ({rgb2hsv_data_U_n_98,rgb2hsv_data_U_n_99,rgb2hsv_data_U_n_100,rgb2hsv_data_U_n_101}),
        .\SRL_SIG_reg[0][14]_2 ({rgb2hsv_data_U_n_106,rgb2hsv_data_U_n_107,rgb2hsv_data_U_n_108,rgb2hsv_data_U_n_109}),
        .\SRL_SIG_reg[0][14]_3 ({rgb2hsv_data_U_n_138,rgb2hsv_data_U_n_139,rgb2hsv_data_U_n_140,rgb2hsv_data_U_n_141}),
        .\SRL_SIG_reg[0][22] ({rgb2hsv_data_U_n_26,rgb2hsv_data_U_n_27,rgb2hsv_data_U_n_28,rgb2hsv_data_U_n_29}),
        .\SRL_SIG_reg[0][22]_0 ({rgb2hsv_data_U_n_34,rgb2hsv_data_U_n_35,rgb2hsv_data_U_n_36,rgb2hsv_data_U_n_37}),
        .\SRL_SIG_reg[0][22]_1 ({rgb2hsv_data_U_n_58,rgb2hsv_data_U_n_59,rgb2hsv_data_U_n_60,rgb2hsv_data_U_n_61}),
        .\SRL_SIG_reg[0][22]_2 ({rgb2hsv_data_U_n_66,rgb2hsv_data_U_n_67,rgb2hsv_data_U_n_68,rgb2hsv_data_U_n_69}),
        .\SRL_SIG_reg[0][22]_3 ({rgb2hsv_data_U_n_122,rgb2hsv_data_U_n_123,rgb2hsv_data_U_n_124,rgb2hsv_data_U_n_125}),
        .\SRL_SIG_reg[0][22]_4 ({rgb2hsv_data_U_n_130,rgb2hsv_data_U_n_131,rgb2hsv_data_U_n_132,rgb2hsv_data_U_n_133}),
        .\SRL_SIG_reg[0][6] ({rgb2hsv_data_U_n_18,rgb2hsv_data_U_n_19,rgb2hsv_data_U_n_20,rgb2hsv_data_U_n_21}),
        .\SRL_SIG_reg[0][6]_0 ({rgb2hsv_data_U_n_50,rgb2hsv_data_U_n_51,rgb2hsv_data_U_n_52,rgb2hsv_data_U_n_53}),
        .\SRL_SIG_reg[0][6]_1 ({rgb2hsv_data_U_n_74,rgb2hsv_data_U_n_75,rgb2hsv_data_U_n_76,rgb2hsv_data_U_n_77}),
        .\SRL_SIG_reg[0][6]_2 ({rgb2hsv_data_U_n_90,rgb2hsv_data_U_n_91,rgb2hsv_data_U_n_92,rgb2hsv_data_U_n_93}),
        .\SRL_SIG_reg[0][6]_3 ({rgb2hsv_data_U_n_114,rgb2hsv_data_U_n_115,rgb2hsv_data_U_n_116,rgb2hsv_data_U_n_117}),
        .\SRL_SIG_reg[0][6]_4 ({rgb2hsv_data_U_n_146,rgb2hsv_data_U_n_147,rgb2hsv_data_U_n_148,rgb2hsv_data_U_n_149}),
        .\SRL_SIG_reg[1][14] ({rgb2hsv_data_U_n_38,rgb2hsv_data_U_n_39,rgb2hsv_data_U_n_40,rgb2hsv_data_U_n_41}),
        .\SRL_SIG_reg[1][14]_0 ({rgb2hsv_data_U_n_78,rgb2hsv_data_U_n_79,rgb2hsv_data_U_n_80,rgb2hsv_data_U_n_81}),
        .\SRL_SIG_reg[1][14]_1 ({rgb2hsv_data_U_n_94,rgb2hsv_data_U_n_95,rgb2hsv_data_U_n_96,rgb2hsv_data_U_n_97}),
        .\SRL_SIG_reg[1][14]_2 ({rgb2hsv_data_U_n_102,rgb2hsv_data_U_n_103,rgb2hsv_data_U_n_104,rgb2hsv_data_U_n_105}),
        .\SRL_SIG_reg[1][14]_3 ({rgb2hsv_data_U_n_134,rgb2hsv_data_U_n_135,rgb2hsv_data_U_n_136,rgb2hsv_data_U_n_137}),
        .\SRL_SIG_reg[1][22] ({rgb2hsv_data_U_n_22,rgb2hsv_data_U_n_23,rgb2hsv_data_U_n_24,rgb2hsv_data_U_n_25}),
        .\SRL_SIG_reg[1][22]_0 ({rgb2hsv_data_U_n_30,rgb2hsv_data_U_n_31,rgb2hsv_data_U_n_32,rgb2hsv_data_U_n_33}),
        .\SRL_SIG_reg[1][22]_1 ({rgb2hsv_data_U_n_54,rgb2hsv_data_U_n_55,rgb2hsv_data_U_n_56,rgb2hsv_data_U_n_57}),
        .\SRL_SIG_reg[1][22]_2 ({rgb2hsv_data_U_n_62,rgb2hsv_data_U_n_63,rgb2hsv_data_U_n_64,rgb2hsv_data_U_n_65}),
        .\SRL_SIG_reg[1][22]_3 ({rgb2hsv_data_U_n_118,rgb2hsv_data_U_n_119,rgb2hsv_data_U_n_120,rgb2hsv_data_U_n_121}),
        .\SRL_SIG_reg[1][22]_4 ({rgb2hsv_data_U_n_126,rgb2hsv_data_U_n_127,rgb2hsv_data_U_n_128,rgb2hsv_data_U_n_129}),
        .\SRL_SIG_reg[1][6] ({rgb2hsv_data_U_n_14,rgb2hsv_data_U_n_15,rgb2hsv_data_U_n_16,rgb2hsv_data_U_n_17}),
        .\SRL_SIG_reg[1][6]_0 ({rgb2hsv_data_U_n_46,rgb2hsv_data_U_n_47,rgb2hsv_data_U_n_48,rgb2hsv_data_U_n_49}),
        .\SRL_SIG_reg[1][6]_1 ({rgb2hsv_data_U_n_70,rgb2hsv_data_U_n_71,rgb2hsv_data_U_n_72,rgb2hsv_data_U_n_73}),
        .\SRL_SIG_reg[1][6]_2 ({rgb2hsv_data_U_n_86,rgb2hsv_data_U_n_87,rgb2hsv_data_U_n_88,rgb2hsv_data_U_n_89}),
        .\SRL_SIG_reg[1][6]_3 ({rgb2hsv_data_U_n_110,rgb2hsv_data_U_n_111,rgb2hsv_data_U_n_112,rgb2hsv_data_U_n_113}),
        .\SRL_SIG_reg[1][6]_4 ({rgb2hsv_data_U_n_142,rgb2hsv_data_U_n_143,rgb2hsv_data_U_n_144,rgb2hsv_data_U_n_145}),
        .and_ln1348_1_fu_373_p2(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ),
        .\and_ln1348_1_reg_709_reg[0] (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_fu_305_p2 ),
        .\and_ln1348_1_reg_709_reg[0]_0 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_1_fu_294_p2 ),
        .\and_ln1348_1_reg_709_reg[0]_1 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_fu_283_p2 ),
        .\and_ln1348_1_reg_709_reg[0]_2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_1_fu_327_p2 ),
        .\and_ln1348_1_reg_709_reg[0]_3 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_3_fu_338_p2 ),
        .and_ln1348_3_fu_469_p2(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ),
        .\and_ln1348_3_reg_714_reg[0] (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_5_fu_390_p2 ),
        .\and_ln1348_3_reg_714_reg[0]_0 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_2_fu_401_p2 ),
        .\and_ln1348_3_reg_714_reg[0]_1 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_3_fu_423_p2 ),
        .\and_ln1348_3_reg_714_reg[0]_2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_7_fu_434_p2 ),
        .\and_ln1348_3_reg_714_reg[0]_3 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_6_fu_412_p2 ),
        .\and_ln1348_3_reg_714_reg[0]_4 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_4_fu_379_p2 ),
        .and_ln1348_5_fu_565_p2(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ),
        .\and_ln1348_5_reg_719_reg[0] (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_4_fu_497_p2 ),
        .\and_ln1348_5_reg_719_reg[0]_0 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_9_fu_486_p2 ),
        .\and_ln1348_5_reg_719_reg[0]_1 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_8_fu_475_p2 ),
        .\and_ln1348_5_reg_719_reg[0]_2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_10_fu_508_p2 ),
        .\and_ln1348_5_reg_719_reg[0]_3 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln890_5_fu_519_p2 ),
        .\and_ln1348_5_reg_719_reg[0]_4 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln56_11_fu_530_p2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln56_10_fu_508_p2_carry(low_th_2_1_dout),
        .icmp_ln56_11_fu_530_p2_carry(low_th_2_2_dout),
        .icmp_ln56_1_fu_294_p2_carry(high_th_0_0_dout),
        .icmp_ln56_2_fu_316_p2_carry(low_th_0_1_dout),
        .icmp_ln56_3_fu_338_p2_carry(low_th_0_2_dout),
        .icmp_ln56_4_fu_379_p2_carry(low_th_1_0_dout),
        .icmp_ln56_5_fu_390_p2_carry(high_th_1_0_dout),
        .icmp_ln56_6_fu_412_p2_carry(low_th_1_1_dout),
        .icmp_ln56_7_fu_434_p2_carry(low_th_1_2_dout),
        .icmp_ln56_8_fu_475_p2_carry(low_th_2_0_dout),
        .icmp_ln56_9_fu_486_p2_carry(high_th_2_0_dout),
        .icmp_ln890_1_fu_327_p2_carry(high_th_0_2_dout),
        .icmp_ln890_2_fu_401_p2_carry(high_th_1_1_dout),
        .icmp_ln890_3_fu_423_p2_carry(high_th_1_2_dout),
        .icmp_ln890_4_fu_497_p2_carry(high_th_2_1_dout),
        .icmp_ln890_5_fu_519_p2_carry(high_th_2_2_dout),
        .icmp_ln890_fu_305_p2_carry(high_th_0_1_dout),
        .mOutPtr110_out(mOutPtr110_out_1),
        .\mOutPtr_reg[0]_0 (rgb2hsv_data_U_n_3),
        .\mOutPtr_reg[0]_1 (colorthresholding_9_0_3_2160_3840_1_U0_n_29),
        .\mOutPtr_reg[1]_0 (colorthresholding_9_0_3_2160_3840_1_U0_n_36),
        .out(low_th_0_0_dout),
        .rgb2hsv_data_empty_n(rgb2hsv_data_empty_n),
        .rgb2hsv_data_full_n(rgb2hsv_data_full_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d4_S_13 rgb2hsv_rows_c_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(rows[15:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[2]_0 (imgHelper2_rows_c_U_n_11),
        .out(rgb2hsv_rows_c_dout),
        .rgb2hsv_rows_c_empty_n(rgb2hsv_rows_c_empty_n),
        .rgb2hsv_rows_c_full_n(rgb2hsv_rows_c_full_n),
        .shiftReg_ce(\p_src_mat_cols_c_i_U/shiftReg_ce ));
  colordetect_colordetect_accel_0_0_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0 start_for_axis2xfMat_24_9_2160_3840_1_U0_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n),
        .Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .CO(icmp_ln80_fu_161_p2),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_ready(axis2xfMat_24_9_2160_3840_1_U0_ap_ready),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_start(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .mOutPtr110_out(mOutPtr110_out),
        .start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n(start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n),
        .start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n),
        .start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0 start_for_bgr2hsv_9_2160_3840_1_U0_U
       (.Q(bgr2hsv_9_2160_3840_1_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axis2xfMat_24_9_2160_3840_1_U0_ap_start(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .imgInput_cols_c20_full_n(imgInput_cols_c20_full_n),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_rows_c19_full_n(imgInput_rows_c19_full_n),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5),
        .internal_full_n_reg_0(start_for_bgr2hsv_9_2160_3840_1_U0_U_n_6),
        .\mOutPtr_reg[1]_0 (axis2xfMat_24_9_2160_3840_1_U0_n_15),
        .start_for_bgr2hsv_9_2160_3840_1_U0_full_n(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .start_once_reg(start_once_reg));
  colordetect_colordetect_accel_0_0_colordetect_accel_start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0 start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n(start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0 start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0 start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .Q({ap_CS_fsm_state2_11,ap_CS_fsm_state1_10}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .int_ap_idle_i_2(ap_CS_fsm_state1_14),
        .internal_empty_n_reg_0(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_U_n_5),
        .mOutPtr110_out(mOutPtr110_out_8),
        .\mOutPtr_reg[0]_0 (\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/ap_NS_fsm ),
        .start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_start_for_erode_0_0_2160_3840_0_3_3_1_1_U0 start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .Q(ap_CS_fsm_state2_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .mOutPtr110_out(mOutPtr110_out_12),
        .\mOutPtr_reg[0]_0 (\grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/ap_NS_fsm_16 ),
        .start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_start_for_xfMat2axis_24_0_2160_3840_1_U0 start_for_xfMat2axis_24_0_2160_3840_1_U0_U
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .Q(ap_CS_fsm_state1_21),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_ap_idle_reg(dilate_0_0_2160_3840_0_3_3_1_1_U0_n_20),
        .int_ap_idle_reg_0(axis2xfMat_24_9_2160_3840_1_U0_n_13),
        .int_ap_idle_reg_1(colorthresholding_9_0_3_2160_3840_1_U0_n_33),
        .start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_done(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start));
  colordetect_colordetect_accel_0_0_colordetect_accel_xfMat2axis_24_0_2160_3840_1_s xfMat2axis_24_0_2160_3840_1_U0
       (.\B_V_data_1_state_reg[0] (dst_TVALID),
        .D(imgOutput_data_dout),
        .Q(ap_CS_fsm_state1_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cols_reg_215_reg[31]_0 (imgOutput_cols_c_dout),
        .dst_TDATA(\^dst_TDATA ),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .imgOutput_cols_c_empty_n(imgOutput_cols_c_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_c_empty_n(imgOutput_rows_c_empty_n),
        .internal_empty_n_reg(xfMat2axis_24_0_2160_3840_1_U0_n_4),
        .internal_full_n_reg(erode_0_0_2160_3840_0_3_3_1_1_U0_n_24),
        .mOutPtr110_out(mOutPtr110_out_22),
        .\rows_reg_210_reg[31]_0 (imgOutput_rows_c_dout),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_done(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read),
        .xfMat2axis_24_0_2160_3840_1_U0_img_rows_read(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc
   (Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    ap_rst_n_inv,
    ap_clk,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    ap_start,
    start_once_reg_reg_0);
  output Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle;
  output Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input ap_rst_n_inv;
  input ap_clk;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input ap_start;
  input start_once_reg_reg_0;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire start_once_reg;
  wire start_once_reg_i_1_n_3;
  wire start_once_reg_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[3]_i_3 
       (.I0(start_once_reg),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n),
        .I2(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(ap_start),
        .O(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write));
  LUT3 #(
    .INIT(8'hB8)) 
    start_once_reg_i_1
       (.I0(start_once_reg),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle),
        .I2(start_once_reg_reg_0),
        .O(start_once_reg_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF1FF)) 
    start_once_reg_i_2
       (.I0(start_once_reg),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n),
        .I2(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(ap_start),
        .O(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1
   (P,
    S,
    p_reg_reg,
    grp_fu_632_ce,
    ap_clk,
    B,
    icmp_ln128_reg_673_pp0_iter5_reg,
    ap_block_pp0_stage0_11001,
    vr_reg_772,
    CO,
    p_reg_reg_0,
    add_ln157_2_fu_553_p2,
    ret_28_fu_445_p20_out);
  output [6:0]P;
  output [2:0]S;
  output [0:0]p_reg_reg;
  input grp_fu_632_ce;
  input ap_clk;
  input [16:0]B;
  input icmp_ln128_reg_673_pp0_iter5_reg;
  input ap_block_pp0_stage0_11001;
  input vr_reg_772;
  input [0:0]CO;
  input [0:0]p_reg_reg_0;
  input [11:0]add_ln157_2_fu_553_p2;
  input [7:0]ret_28_fu_445_p20_out;

  wire [16:0]B;
  wire [0:0]CO;
  wire [6:0]P;
  wire [2:0]S;
  wire [11:0]add_ln157_2_fu_553_p2;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire grp_fu_632_ce;
  wire icmp_ln128_reg_673_pp0_iter5_reg;
  wire [0:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [7:0]ret_28_fu_445_p20_out;
  wire vr_reg_772;

  colordetect_colordetect_accel_0_0_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1 colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1_U
       (.B(B),
        .CO(CO),
        .P(P),
        .S(S),
        .add_ln157_2_fu_553_p2(add_ln157_2_fu_553_p2),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_632_ce(grp_fu_632_ce),
        .icmp_ln128_reg_673_pp0_iter5_reg(icmp_ln128_reg_673_pp0_iter5_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .ret_28_fu_445_p20_out(ret_28_fu_445_p20_out),
        .vr_reg_772(vr_reg_772));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1
   (P,
    S,
    p_reg_reg_0,
    grp_fu_632_ce,
    ap_clk,
    B,
    icmp_ln128_reg_673_pp0_iter5_reg,
    ap_block_pp0_stage0_11001,
    vr_reg_772,
    CO,
    p_reg_reg_1,
    add_ln157_2_fu_553_p2,
    ret_28_fu_445_p20_out);
  output [6:0]P;
  output [2:0]S;
  output [0:0]p_reg_reg_0;
  input grp_fu_632_ce;
  input ap_clk;
  input [16:0]B;
  input icmp_ln128_reg_673_pp0_iter5_reg;
  input ap_block_pp0_stage0_11001;
  input vr_reg_772;
  input [0:0]CO;
  input [0:0]p_reg_reg_1;
  input [11:0]add_ln157_2_fu_553_p2;
  input [7:0]ret_28_fu_445_p20_out;

  wire [16:0]B;
  wire [0:0]CO;
  wire [6:0]P;
  wire [2:0]S;
  wire [11:0]add_ln157_2_fu_553_p2;
  wire [11:0]and_ln157_2_fu_559_p2;
  wire and_ln157_2_reg_8040;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire grp_fu_632_ce;
  wire icmp_ln128_reg_673_pp0_iter5_reg;
  wire [0:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_i_16__0_n_3;
  wire p_reg_reg_i_3__1_n_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]ret_22_fu_449_p2;
  wire [7:0]ret_28_fu_445_p20_out;
  wire [7:6]trunc_ln159_1_fu_600_p4;
  wire vr_reg_772;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][4]_i_3 
       (.I0(P[4]),
        .I1(P[6]),
        .O(p_reg_reg_0));
  LUT3 #(
    .INIT(8'h4B)) 
    \SRL_SIG[0][7]_i_2__3 
       (.I0(P[6]),
        .I1(trunc_ln159_1_fu_600_p4[6]),
        .I2(trunc_ln159_1_fu_600_p4[7]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h69)) 
    \SRL_SIG[0][7]_i_3__0 
       (.I0(P[5]),
        .I1(trunc_ln159_1_fu_600_p4[6]),
        .I2(P[6]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(P[4]),
        .I1(P[5]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,p_reg_reg_i_16__0_n_3,ret_22_fu_449_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(and_ln157_2_reg_8040),
        .CEAD(grp_fu_632_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_632_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(and_ln157_2_reg_8040),
        .CEINMODE(1'b0),
        .CEM(grp_fu_632_ce),
        .CEP(grp_fu_632_ce),
        .CLK(ap_clk),
        .D({p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_3,and_ln157_2_fu_559_p2}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:30],P[6],p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,trunc_ln159_1_fu_600_p4,P[5:0],p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_1
       (.I0(icmp_ln128_reg_673_pp0_iter5_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(and_ln157_2_reg_8040));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_10
       (.I0(add_ln157_2_fu_553_p2[5]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_11
       (.I0(add_ln157_2_fu_553_p2[4]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[4]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_12
       (.I0(add_ln157_2_fu_553_p2[3]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_13
       (.I0(add_ln157_2_fu_553_p2[2]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[2]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_14
       (.I0(add_ln157_2_fu_553_p2[1]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[1]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_15
       (.I0(add_ln157_2_fu_553_p2[0]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_16__0
       (.I0(vr_reg_772),
        .I1(p_reg_reg_1),
        .O(p_reg_reg_i_16__0_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_17
       (.I0(vr_reg_772),
        .I1(ret_28_fu_445_p20_out[7]),
        .O(ret_22_fu_449_p2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_18
       (.I0(vr_reg_772),
        .I1(ret_28_fu_445_p20_out[6]),
        .O(ret_22_fu_449_p2[6]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_19
       (.I0(vr_reg_772),
        .I1(ret_28_fu_445_p20_out[5]),
        .O(ret_22_fu_449_p2[5]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_20
       (.I0(vr_reg_772),
        .I1(ret_28_fu_445_p20_out[4]),
        .O(ret_22_fu_449_p2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_21
       (.I0(vr_reg_772),
        .I1(ret_28_fu_445_p20_out[3]),
        .O(ret_22_fu_449_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_22
       (.I0(vr_reg_772),
        .I1(ret_28_fu_445_p20_out[2]),
        .O(ret_22_fu_449_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_23
       (.I0(vr_reg_772),
        .I1(ret_28_fu_445_p20_out[1]),
        .O(ret_22_fu_449_p2[1]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_24
       (.I0(vr_reg_772),
        .I1(ret_28_fu_445_p20_out[0]),
        .O(ret_22_fu_449_p2[0]));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_3__1
       (.I0(vr_reg_772),
        .I1(CO),
        .O(p_reg_reg_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_4
       (.I0(add_ln157_2_fu_553_p2[11]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[11]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_5
       (.I0(add_ln157_2_fu_553_p2[10]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[10]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_6
       (.I0(add_ln157_2_fu_553_p2[9]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[9]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_7
       (.I0(add_ln157_2_fu_553_p2[8]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[8]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_8
       (.I0(add_ln157_2_fu_553_p2[7]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[7]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_9
       (.I0(add_ln157_2_fu_553_p2[6]),
        .I1(vr_reg_772),
        .O(and_ln157_2_fu_559_p2[6]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    Q,
    CO,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    axis2xfMat_24_9_2160_3840_1_U0_ap_ready,
    E,
    \ap_CS_fsm_reg[2]_0 ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    mOutPtr110_out,
    start_once_reg_reg_0,
    \axi_data_V_reg_213_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    src_TVALID,
    imgInput_data_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    imgInput_rows_c_empty_n,
    imgInput_rows_c19_full_n,
    imgInput_cols_c20_full_n,
    imgInput_cols_c_empty_n,
    \i_reg_129_reg[0]_0 ,
    axis2xfMat_24_9_2160_3840_1_U0_ap_start,
    start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
    D,
    \rows_reg_185_reg[31]_0 ,
    src_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output [0:0]Q;
  output [0:0]CO;
  output axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  output axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  output [0:0]E;
  output \ap_CS_fsm_reg[2]_0 ;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output mOutPtr110_out;
  output start_once_reg_reg_0;
  output [23:0]\axi_data_V_reg_213_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input src_TVALID;
  input imgInput_data_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input imgInput_rows_c_empty_n;
  input imgInput_rows_c19_full_n;
  input imgInput_cols_c20_full_n;
  input imgInput_cols_c_empty_n;
  input \i_reg_129_reg[0]_0 ;
  input axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  input start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  input [31:0]D;
  input [31:0]\rows_reg_185_reg[31]_0 ;
  input [23:0]src_TDATA;

  wire B_V_data_1_sel0;
  wire \B_V_data_1_state_reg[1] ;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_10_n_3 ;
  wire \ap_CS_fsm[2]_i_11_n_3 ;
  wire \ap_CS_fsm[2]_i_13_n_3 ;
  wire \ap_CS_fsm[2]_i_14_n_3 ;
  wire \ap_CS_fsm[2]_i_15_n_3 ;
  wire \ap_CS_fsm[2]_i_16_n_3 ;
  wire \ap_CS_fsm[2]_i_17_n_3 ;
  wire \ap_CS_fsm[2]_i_18_n_3 ;
  wire \ap_CS_fsm[2]_i_19_n_3 ;
  wire \ap_CS_fsm[2]_i_20_n_3 ;
  wire \ap_CS_fsm[2]_i_22_n_3 ;
  wire \ap_CS_fsm[2]_i_23_n_3 ;
  wire \ap_CS_fsm[2]_i_24_n_3 ;
  wire \ap_CS_fsm[2]_i_25_n_3 ;
  wire \ap_CS_fsm[2]_i_26_n_3 ;
  wire \ap_CS_fsm[2]_i_27_n_3 ;
  wire \ap_CS_fsm[2]_i_28_n_3 ;
  wire \ap_CS_fsm[2]_i_29_n_3 ;
  wire \ap_CS_fsm[2]_i_30_n_3 ;
  wire \ap_CS_fsm[2]_i_31_n_3 ;
  wire \ap_CS_fsm[2]_i_32_n_3 ;
  wire \ap_CS_fsm[2]_i_33_n_3 ;
  wire \ap_CS_fsm[2]_i_34_n_3 ;
  wire \ap_CS_fsm[2]_i_35_n_3 ;
  wire \ap_CS_fsm[2]_i_36_n_3 ;
  wire \ap_CS_fsm[2]_i_37_n_3 ;
  wire \ap_CS_fsm[2]_i_4_n_3 ;
  wire \ap_CS_fsm[2]_i_5_n_3 ;
  wire \ap_CS_fsm[2]_i_6_n_3 ;
  wire \ap_CS_fsm[2]_i_7_n_3 ;
  wire \ap_CS_fsm[2]_i_8_n_3 ;
  wire \ap_CS_fsm[2]_i_9_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_6 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_reg_2130;
  wire [23:0]\axi_data_V_reg_213_reg[23]_0 ;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]cols_reg_190;
  wire [11:0]i_2_fu_151_p2;
  wire [11:0]i_2_reg_195;
  wire \i_2_reg_195_reg[11]_i_1_n_5 ;
  wire \i_2_reg_195_reg[11]_i_1_n_6 ;
  wire \i_2_reg_195_reg[4]_i_1_n_3 ;
  wire \i_2_reg_195_reg[4]_i_1_n_4 ;
  wire \i_2_reg_195_reg[4]_i_1_n_5 ;
  wire \i_2_reg_195_reg[4]_i_1_n_6 ;
  wire \i_2_reg_195_reg[8]_i_1_n_3 ;
  wire \i_2_reg_195_reg[8]_i_1_n_4 ;
  wire \i_2_reg_195_reg[8]_i_1_n_5 ;
  wire \i_2_reg_195_reg[8]_i_1_n_6 ;
  wire [11:0]i_reg_129;
  wire \i_reg_129_reg[0]_0 ;
  wire icmp_ln82_reg_209;
  wire imgInput_cols_c20_full_n;
  wire imgInput_cols_c_empty_n;
  wire imgInput_data_full_n;
  wire imgInput_rows_c19_full_n;
  wire imgInput_rows_c_empty_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire j_reg_140;
  wire \j_reg_140[0]_i_4_n_3 ;
  wire [11:0]j_reg_140_reg;
  wire \j_reg_140_reg[0]_i_3_n_10 ;
  wire \j_reg_140_reg[0]_i_3_n_3 ;
  wire \j_reg_140_reg[0]_i_3_n_4 ;
  wire \j_reg_140_reg[0]_i_3_n_5 ;
  wire \j_reg_140_reg[0]_i_3_n_6 ;
  wire \j_reg_140_reg[0]_i_3_n_7 ;
  wire \j_reg_140_reg[0]_i_3_n_8 ;
  wire \j_reg_140_reg[0]_i_3_n_9 ;
  wire \j_reg_140_reg[4]_i_1_n_10 ;
  wire \j_reg_140_reg[4]_i_1_n_3 ;
  wire \j_reg_140_reg[4]_i_1_n_4 ;
  wire \j_reg_140_reg[4]_i_1_n_5 ;
  wire \j_reg_140_reg[4]_i_1_n_6 ;
  wire \j_reg_140_reg[4]_i_1_n_7 ;
  wire \j_reg_140_reg[4]_i_1_n_8 ;
  wire \j_reg_140_reg[4]_i_1_n_9 ;
  wire \j_reg_140_reg[8]_i_1_n_10 ;
  wire \j_reg_140_reg[8]_i_1_n_4 ;
  wire \j_reg_140_reg[8]_i_1_n_5 ;
  wire \j_reg_140_reg[8]_i_1_n_6 ;
  wire \j_reg_140_reg[8]_i_1_n_7 ;
  wire \j_reg_140_reg[8]_i_1_n_8 ;
  wire \j_reg_140_reg[8]_i_1_n_9 ;
  wire mOutPtr110_out;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire [31:0]rows_reg_185;
  wire [31:0]\rows_reg_185_reg[31]_0 ;
  wire [23:0]src_TDATA;
  wire [23:0]src_TDATA_int_regslice;
  wire src_TVALID;
  wire start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_3;
  wire start_once_reg_reg_0;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_i_2_reg_195_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_2_reg_195_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_140_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(CO),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(rows_reg_185[26]),
        .I1(rows_reg_185[27]),
        .O(\ap_CS_fsm[2]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(rows_reg_185[24]),
        .I1(rows_reg_185[25]),
        .O(\ap_CS_fsm[2]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(rows_reg_185[23]),
        .I1(rows_reg_185[22]),
        .O(\ap_CS_fsm[2]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(rows_reg_185[21]),
        .I1(rows_reg_185[20]),
        .O(\ap_CS_fsm[2]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(rows_reg_185[19]),
        .I1(rows_reg_185[18]),
        .O(\ap_CS_fsm[2]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(rows_reg_185[17]),
        .I1(rows_reg_185[16]),
        .O(\ap_CS_fsm[2]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(rows_reg_185[22]),
        .I1(rows_reg_185[23]),
        .O(\ap_CS_fsm[2]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(rows_reg_185[20]),
        .I1(rows_reg_185[21]),
        .O(\ap_CS_fsm[2]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(rows_reg_185[18]),
        .I1(rows_reg_185[19]),
        .O(\ap_CS_fsm[2]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(rows_reg_185[16]),
        .I1(rows_reg_185[17]),
        .O(\ap_CS_fsm[2]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_22 
       (.I0(rows_reg_185[15]),
        .I1(rows_reg_185[14]),
        .O(\ap_CS_fsm[2]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(rows_reg_185[13]),
        .I1(rows_reg_185[12]),
        .O(\ap_CS_fsm[2]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(rows_reg_185[11]),
        .I1(i_reg_129[11]),
        .I2(rows_reg_185[10]),
        .I3(i_reg_129[10]),
        .O(\ap_CS_fsm[2]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(rows_reg_185[9]),
        .I1(i_reg_129[9]),
        .I2(rows_reg_185[8]),
        .I3(i_reg_129[8]),
        .O(\ap_CS_fsm[2]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(rows_reg_185[14]),
        .I1(rows_reg_185[15]),
        .O(\ap_CS_fsm[2]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(rows_reg_185[12]),
        .I1(rows_reg_185[13]),
        .O(\ap_CS_fsm[2]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(i_reg_129[11]),
        .I1(rows_reg_185[11]),
        .I2(i_reg_129[10]),
        .I3(rows_reg_185[10]),
        .O(\ap_CS_fsm[2]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(i_reg_129[9]),
        .I1(rows_reg_185[9]),
        .I2(i_reg_129[8]),
        .I3(rows_reg_185[8]),
        .O(\ap_CS_fsm[2]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(rows_reg_185[7]),
        .I1(i_reg_129[7]),
        .I2(rows_reg_185[6]),
        .I3(i_reg_129[6]),
        .O(\ap_CS_fsm[2]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(rows_reg_185[5]),
        .I1(i_reg_129[5]),
        .I2(rows_reg_185[4]),
        .I3(i_reg_129[4]),
        .O(\ap_CS_fsm[2]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(rows_reg_185[3]),
        .I1(i_reg_129[3]),
        .I2(rows_reg_185[2]),
        .I3(i_reg_129[2]),
        .O(\ap_CS_fsm[2]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(rows_reg_185[1]),
        .I1(i_reg_129[1]),
        .I2(rows_reg_185[0]),
        .I3(i_reg_129[0]),
        .O(\ap_CS_fsm[2]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(i_reg_129[7]),
        .I1(rows_reg_185[7]),
        .I2(i_reg_129[6]),
        .I3(rows_reg_185[6]),
        .O(\ap_CS_fsm[2]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(i_reg_129[5]),
        .I1(rows_reg_185[5]),
        .I2(i_reg_129[4]),
        .I3(rows_reg_185[4]),
        .O(\ap_CS_fsm[2]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(i_reg_129[3]),
        .I1(rows_reg_185[3]),
        .I2(i_reg_129[2]),
        .I3(rows_reg_185[2]),
        .O(\ap_CS_fsm[2]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(i_reg_129[1]),
        .I1(rows_reg_185[1]),
        .I2(i_reg_129[0]),
        .I3(rows_reg_185[0]),
        .O(\ap_CS_fsm[2]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(rows_reg_185[30]),
        .I1(rows_reg_185[31]),
        .O(\ap_CS_fsm[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(rows_reg_185[29]),
        .I1(rows_reg_185[28]),
        .O(\ap_CS_fsm[2]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(rows_reg_185[27]),
        .I1(rows_reg_185[26]),
        .O(\ap_CS_fsm[2]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(rows_reg_185[25]),
        .I1(rows_reg_185[24]),
        .O(\ap_CS_fsm[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(rows_reg_185[30]),
        .I1(rows_reg_185[31]),
        .O(\ap_CS_fsm[2]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(rows_reg_185[28]),
        .I1(rows_reg_185[29]),
        .O(\ap_CS_fsm[2]_i_9_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_12 
       (.CI(\ap_CS_fsm_reg[2]_i_21_n_3 ),
        .CO({\ap_CS_fsm_reg[2]_i_12_n_3 ,\ap_CS_fsm_reg[2]_i_12_n_4 ,\ap_CS_fsm_reg[2]_i_12_n_5 ,\ap_CS_fsm_reg[2]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_22_n_3 ,\ap_CS_fsm[2]_i_23_n_3 ,\ap_CS_fsm[2]_i_24_n_3 ,\ap_CS_fsm[2]_i_25_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_26_n_3 ,\ap_CS_fsm[2]_i_27_n_3 ,\ap_CS_fsm[2]_i_28_n_3 ,\ap_CS_fsm[2]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_3 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_4 ,\ap_CS_fsm_reg[2]_i_2_n_5 ,\ap_CS_fsm_reg[2]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_4_n_3 ,\ap_CS_fsm[2]_i_5_n_3 ,\ap_CS_fsm[2]_i_6_n_3 ,\ap_CS_fsm[2]_i_7_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8_n_3 ,\ap_CS_fsm[2]_i_9_n_3 ,\ap_CS_fsm[2]_i_10_n_3 ,\ap_CS_fsm[2]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_21_n_3 ,\ap_CS_fsm_reg[2]_i_21_n_4 ,\ap_CS_fsm_reg[2]_i_21_n_5 ,\ap_CS_fsm_reg[2]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_30_n_3 ,\ap_CS_fsm[2]_i_31_n_3 ,\ap_CS_fsm[2]_i_32_n_3 ,\ap_CS_fsm[2]_i_33_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_34_n_3 ,\ap_CS_fsm[2]_i_35_n_3 ,\ap_CS_fsm[2]_i_36_n_3 ,\ap_CS_fsm[2]_i_37_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_12_n_3 ),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_3 ,\ap_CS_fsm_reg[2]_i_3_n_4 ,\ap_CS_fsm_reg[2]_i_3_n_5 ,\ap_CS_fsm_reg[2]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_3 ,\ap_CS_fsm[2]_i_14_n_3 ,\ap_CS_fsm[2]_i_15_n_3 ,\ap_CS_fsm[2]_i_16_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17_n_3 ,\ap_CS_fsm[2]_i_18_n_3 ,\ap_CS_fsm[2]_i_19_n_3 ,\ap_CS_fsm[2]_i_20_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(CO),
        .I1(Q),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[0]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[10]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[11] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[11]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[12] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[12]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[13] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[13]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[14] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[14]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[15] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[15]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[16] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[16]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[17] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[17]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[18] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[18]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[19] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[19]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[1]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[20] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[20]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[21] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[21]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[22] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[22]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[23] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[23]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[2]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[3]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[4]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[5]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[6]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[7]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[8]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2130),
        .D(src_TDATA_int_regslice[9]),
        .Q(\axi_data_V_reg_213_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(cols_reg_190[0]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[10]),
        .Q(cols_reg_190[10]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[11]),
        .Q(cols_reg_190[11]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[12]),
        .Q(cols_reg_190[12]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[13]),
        .Q(cols_reg_190[13]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[14]),
        .Q(cols_reg_190[14]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[15]),
        .Q(cols_reg_190[15]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[16]),
        .Q(cols_reg_190[16]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[17]),
        .Q(cols_reg_190[17]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[18]),
        .Q(cols_reg_190[18]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[19]),
        .Q(cols_reg_190[19]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(cols_reg_190[1]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[20]),
        .Q(cols_reg_190[20]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[21]),
        .Q(cols_reg_190[21]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[22]),
        .Q(cols_reg_190[22]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[23]),
        .Q(cols_reg_190[23]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[24]),
        .Q(cols_reg_190[24]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[25]),
        .Q(cols_reg_190[25]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[26]),
        .Q(cols_reg_190[26]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[27]),
        .Q(cols_reg_190[27]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[28]),
        .Q(cols_reg_190[28]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[29]),
        .Q(cols_reg_190[29]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(cols_reg_190[2]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[30]),
        .Q(cols_reg_190[30]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[31]),
        .Q(cols_reg_190[31]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(cols_reg_190[3]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(cols_reg_190[4]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(cols_reg_190[5]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(cols_reg_190[6]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(cols_reg_190[7]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(cols_reg_190[8]),
        .R(1'b0));
  FDRE \cols_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(cols_reg_190[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_195[0]_i_1 
       (.I0(i_reg_129[0]),
        .O(i_2_fu_151_p2[0]));
  FDRE \i_2_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[0]),
        .Q(i_2_reg_195[0]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[10]),
        .Q(i_2_reg_195[10]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[11]),
        .Q(i_2_reg_195[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_195_reg[11]_i_1 
       (.CI(\i_2_reg_195_reg[8]_i_1_n_3 ),
        .CO({\NLW_i_2_reg_195_reg[11]_i_1_CO_UNCONNECTED [3:2],\i_2_reg_195_reg[11]_i_1_n_5 ,\i_2_reg_195_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_195_reg[11]_i_1_O_UNCONNECTED [3],i_2_fu_151_p2[11:9]}),
        .S({1'b0,i_reg_129[11:9]}));
  FDRE \i_2_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[1]),
        .Q(i_2_reg_195[1]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[2]),
        .Q(i_2_reg_195[2]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[3]),
        .Q(i_2_reg_195[3]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[4]),
        .Q(i_2_reg_195[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_195_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_2_reg_195_reg[4]_i_1_n_3 ,\i_2_reg_195_reg[4]_i_1_n_4 ,\i_2_reg_195_reg[4]_i_1_n_5 ,\i_2_reg_195_reg[4]_i_1_n_6 }),
        .CYINIT(i_reg_129[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_151_p2[4:1]),
        .S(i_reg_129[4:1]));
  FDRE \i_2_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[5]),
        .Q(i_2_reg_195[5]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[6]),
        .Q(i_2_reg_195[6]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[7]),
        .Q(i_2_reg_195[7]),
        .R(1'b0));
  FDRE \i_2_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[8]),
        .Q(i_2_reg_195[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_195_reg[8]_i_1 
       (.CI(\i_2_reg_195_reg[4]_i_1_n_3 ),
        .CO({\i_2_reg_195_reg[8]_i_1_n_3 ,\i_2_reg_195_reg[8]_i_1_n_4 ,\i_2_reg_195_reg[8]_i_1_n_5 ,\i_2_reg_195_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_151_p2[8:5]),
        .S(i_reg_129[8:5]));
  FDRE \i_2_reg_195_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_151_p2[9]),
        .Q(i_2_reg_195[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \i_reg_129[11]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(imgInput_rows_c_empty_n),
        .I2(imgInput_rows_c19_full_n),
        .I3(imgInput_cols_c20_full_n),
        .I4(imgInput_cols_c_empty_n),
        .I5(\i_reg_129_reg[0]_0 ),
        .O(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[0]),
        .Q(i_reg_129[0]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[10]),
        .Q(i_reg_129[10]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[11]),
        .Q(i_reg_129[11]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[1]),
        .Q(i_reg_129[1]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[2]),
        .Q(i_reg_129[2]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[3]),
        .Q(i_reg_129[3]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[4]),
        .Q(i_reg_129[4]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[5]),
        .Q(i_reg_129[5]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[6]),
        .Q(i_reg_129[6]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[7]),
        .Q(i_reg_129[7]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[8]),
        .Q(i_reg_129[8]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \i_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_2_reg_195[9]),
        .Q(i_reg_129[9]),
        .R(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read));
  FDRE \icmp_ln82_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .Q(icmp_ln82_reg_209),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFD55FFFF)) 
    int_ap_idle_i_3
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle),
        .I1(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I2(start_once_reg),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I4(ap_CS_fsm_state1),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__29
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I1(imgInput_rows_c19_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__30
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I1(imgInput_cols_c20_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00404040)) 
    internal_full_n_i_3__6
       (.I0(CO),
        .I1(Q),
        .I2(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I4(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .O(mOutPtr110_out));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_140[0]_i_4 
       (.I0(j_reg_140_reg[0]),
        .O(\j_reg_140[0]_i_4_n_3 ));
  FDRE \j_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[0]_i_3_n_10 ),
        .Q(j_reg_140_reg[0]),
        .R(j_reg_140));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_140_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_reg_140_reg[0]_i_3_n_3 ,\j_reg_140_reg[0]_i_3_n_4 ,\j_reg_140_reg[0]_i_3_n_5 ,\j_reg_140_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_140_reg[0]_i_3_n_7 ,\j_reg_140_reg[0]_i_3_n_8 ,\j_reg_140_reg[0]_i_3_n_9 ,\j_reg_140_reg[0]_i_3_n_10 }),
        .S({j_reg_140_reg[3:1],\j_reg_140[0]_i_4_n_3 }));
  FDRE \j_reg_140_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[8]_i_1_n_8 ),
        .Q(j_reg_140_reg[10]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[8]_i_1_n_7 ),
        .Q(j_reg_140_reg[11]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[0]_i_3_n_9 ),
        .Q(j_reg_140_reg[1]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[0]_i_3_n_8 ),
        .Q(j_reg_140_reg[2]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[0]_i_3_n_7 ),
        .Q(j_reg_140_reg[3]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[4]_i_1_n_10 ),
        .Q(j_reg_140_reg[4]),
        .R(j_reg_140));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_140_reg[4]_i_1 
       (.CI(\j_reg_140_reg[0]_i_3_n_3 ),
        .CO({\j_reg_140_reg[4]_i_1_n_3 ,\j_reg_140_reg[4]_i_1_n_4 ,\j_reg_140_reg[4]_i_1_n_5 ,\j_reg_140_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_140_reg[4]_i_1_n_7 ,\j_reg_140_reg[4]_i_1_n_8 ,\j_reg_140_reg[4]_i_1_n_9 ,\j_reg_140_reg[4]_i_1_n_10 }),
        .S(j_reg_140_reg[7:4]));
  FDRE \j_reg_140_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[4]_i_1_n_9 ),
        .Q(j_reg_140_reg[5]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[4]_i_1_n_8 ),
        .Q(j_reg_140_reg[6]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[4]_i_1_n_7 ),
        .Q(j_reg_140_reg[7]),
        .R(j_reg_140));
  FDRE \j_reg_140_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[8]_i_1_n_10 ),
        .Q(j_reg_140_reg[8]),
        .R(j_reg_140));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_140_reg[8]_i_1 
       (.CI(\j_reg_140_reg[4]_i_1_n_3 ),
        .CO({\NLW_j_reg_140_reg[8]_i_1_CO_UNCONNECTED [3],\j_reg_140_reg[8]_i_1_n_4 ,\j_reg_140_reg[8]_i_1_n_5 ,\j_reg_140_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_140_reg[8]_i_1_n_7 ,\j_reg_140_reg[8]_i_1_n_8 ,\j_reg_140_reg[8]_i_1_n_9 ,\j_reg_140_reg[8]_i_1_n_10 }),
        .S(j_reg_140_reg[11:8]));
  FDRE \j_reg_140_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(\j_reg_140_reg[8]_i_1_n_9 ),
        .Q(j_reg_140_reg[9]),
        .R(j_reg_140));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_2 
       (.I0(Q),
        .I1(CO),
        .O(axis2xfMat_24_9_2160_3840_1_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__8 
       (.I0(start_once_reg),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I2(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .O(start_once_reg_reg_0));
  colordetect_colordetect_accel_0_0_colordetect_accel_regslice_both_93 regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (src_TDATA_int_regslice),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(CO),
        .D(ap_NS_fsm[3:2]),
        .E(axi_data_V_reg_2130),
        .Q({ap_CS_fsm_pp0_stage0,Q}),
        .\ap_CS_fsm_reg[1] (regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3]_i_3_0 (cols_reg_190),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter00(ap_enable_reg_pp0_iter00),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln82_reg_209(icmp_ln82_reg_209),
        .\icmp_ln82_reg_209_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .imgInput_data_full_n(imgInput_data_full_n),
        .internal_full_n_reg(E),
        .j_reg_140(j_reg_140),
        .out(j_reg_140_reg),
        .src_TDATA(src_TDATA),
        .src_TVALID(src_TVALID));
  FDRE \rows_reg_185_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [0]),
        .Q(rows_reg_185[0]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [10]),
        .Q(rows_reg_185[10]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [11]),
        .Q(rows_reg_185[11]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [12]),
        .Q(rows_reg_185[12]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [13]),
        .Q(rows_reg_185[13]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [14]),
        .Q(rows_reg_185[14]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [15]),
        .Q(rows_reg_185[15]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [16]),
        .Q(rows_reg_185[16]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [17]),
        .Q(rows_reg_185[17]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [18]),
        .Q(rows_reg_185[18]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [19]),
        .Q(rows_reg_185[19]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [1]),
        .Q(rows_reg_185[1]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [20]),
        .Q(rows_reg_185[20]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [21]),
        .Q(rows_reg_185[21]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [22]),
        .Q(rows_reg_185[22]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [23]),
        .Q(rows_reg_185[23]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [24]),
        .Q(rows_reg_185[24]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [25]),
        .Q(rows_reg_185[25]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [26]),
        .Q(rows_reg_185[26]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [27]),
        .Q(rows_reg_185[27]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [28]),
        .Q(rows_reg_185[28]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [29]),
        .Q(rows_reg_185[29]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [2]),
        .Q(rows_reg_185[2]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [30]),
        .Q(rows_reg_185[30]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [31]),
        .Q(rows_reg_185[31]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [3]),
        .Q(rows_reg_185[3]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [4]),
        .Q(rows_reg_185[4]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [5]),
        .Q(rows_reg_185[5]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [6]),
        .Q(rows_reg_185[6]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [7]),
        .Q(rows_reg_185[7]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [8]),
        .Q(rows_reg_185[8]),
        .R(1'b0));
  FDRE \rows_reg_185_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_185_reg[31]_0 [9]),
        .Q(rows_reg_185[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hBBB0BB00)) 
    start_once_reg_i_1__0
       (.I0(CO),
        .I1(Q),
        .I2(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .O(start_once_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s
   (Q,
    D,
    p_0_in,
    bgr2hsv_9_2160_3840_1_U0_imgInput_499_read,
    sext_ln157_fu_472_p1,
    CO,
    \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 ,
    \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 ,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    imgInput_rows_c19_dout,
    imgInput_cols_c20_dout,
    ap_rst_n_inv,
    ap_rst_n,
    rgb2hsv_data_full_n,
    imgInput_data_empty_n,
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
    imgInput_cols_c20_empty_n,
    imgInput_rows_c19_empty_n,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    add_ln157_fu_488_p2,
    add_ln157_1_fu_537_p2,
    p_reg_reg_i_26_0,
    p_reg_reg_i_26_1,
    imgInput_data_dout);
  output [1:0]Q;
  output [23:0]D;
  output [7:0]p_0_in;
  output bgr2hsv_9_2160_3840_1_U0_imgInput_499_read;
  output [7:0]sext_ln157_fu_472_p1;
  output [0:0]CO;
  output [6:0]\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 ;
  output [0:0]\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input [31:0]imgInput_rows_c19_dout;
  input [31:0]imgInput_cols_c20_dout;
  input ap_rst_n_inv;
  input ap_rst_n;
  input rgb2hsv_data_full_n;
  input imgInput_data_empty_n;
  input bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  input imgInput_cols_c20_empty_n;
  input imgInput_rows_c19_empty_n;
  input bgr2hsv_9_2160_3840_1_U0_ap_start;
  input [9:0]add_ln157_fu_488_p2;
  input [9:0]add_ln157_1_fu_537_p2;
  input [0:0]p_reg_reg_i_26_0;
  input [0:0]p_reg_reg_i_26_1;
  input [23:0]imgInput_data_dout;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][4]_i_2_n_3 ;
  wire \SRL_SIG[0][4]_i_4_n_3 ;
  wire \SRL_SIG_reg[0][4]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][4]_i_1_n_4 ;
  wire \SRL_SIG_reg[0][4]_i_1_n_5 ;
  wire \SRL_SIG_reg[0][4]_i_1_n_6 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_5 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_6 ;
  wire [9:0]add_ln157_1_fu_537_p2;
  wire [11:0]add_ln157_2_fu_553_p2;
  wire [9:0]add_ln157_fu_488_p2;
  wire [7:0]add_ln213_1_fu_390_p2;
  wire [7:0]add_ln213_1_reg_766;
  wire add_ln213_1_reg_7660;
  wire ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_10;
  wire ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_11;
  wire ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_12;
  wire ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_13;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter10_i_1_n_3;
  wire ap_enable_reg_pp0_iter10_reg_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]b_V_reg_677;
  wire b_V_reg_6770;
  wire [7:0]b_V_reg_677_pp0_iter2_reg;
  wire [7:0]b_V_reg_677_pp0_iter3_reg;
  wire [7:0]b_V_reg_677_pp0_iter4_reg;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_imgInput_499_read;
  wire bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  wire [7:0]g_V_reg_684;
  wire \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3 ;
  wire \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3 ;
  wire [7:0]g_V_reg_684_pp0_iter4_reg;
  wire grp_fu_632_ce;
  wire icmp_ln128_reg_673_pp0_iter1_reg;
  wire \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3 ;
  wire icmp_ln128_reg_673_pp0_iter2_reg;
  wire icmp_ln128_reg_673_pp0_iter3_reg;
  wire icmp_ln128_reg_673_pp0_iter4_reg;
  wire icmp_ln128_reg_673_pp0_iter5_reg;
  wire \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln128_reg_673_pp0_iter8_reg;
  wire icmp_ln128_reg_673_pp0_iter9_reg;
  wire \icmp_ln128_reg_673_reg_n_3_[0] ;
  wire [31:0]imgInput_cols_c20_dout;
  wire imgInput_cols_c20_empty_n;
  wire [23:0]imgInput_data_dout;
  wire imgInput_data_empty_n;
  wire [31:0]imgInput_rows_c19_dout;
  wire imgInput_rows_c19_empty_n;
  wire indvar_flatten_reg_218;
  wire indvar_flatten_reg_2180;
  wire \indvar_flatten_reg_218[0]_i_28_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_29_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_30_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_31_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_32_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_5_n_3 ;
  wire [63:0]indvar_flatten_reg_218_reg;
  wire \indvar_flatten_reg_218_reg[0]_i_24_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_24_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_24_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_24_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_218_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[32]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[36]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[40]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[44]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[48]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[52]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[56]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[60]_i_1_n_9 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_218_reg[8]_i_1_n_9 ;
  wire mul_32ns_32ns_64_1_1_U36_n_10;
  wire mul_32ns_32ns_64_1_1_U36_n_100;
  wire mul_32ns_32ns_64_1_1_U36_n_101;
  wire mul_32ns_32ns_64_1_1_U36_n_102;
  wire mul_32ns_32ns_64_1_1_U36_n_103;
  wire mul_32ns_32ns_64_1_1_U36_n_104;
  wire mul_32ns_32ns_64_1_1_U36_n_105;
  wire mul_32ns_32ns_64_1_1_U36_n_106;
  wire mul_32ns_32ns_64_1_1_U36_n_107;
  wire mul_32ns_32ns_64_1_1_U36_n_108;
  wire mul_32ns_32ns_64_1_1_U36_n_109;
  wire mul_32ns_32ns_64_1_1_U36_n_11;
  wire mul_32ns_32ns_64_1_1_U36_n_110;
  wire mul_32ns_32ns_64_1_1_U36_n_111;
  wire mul_32ns_32ns_64_1_1_U36_n_112;
  wire mul_32ns_32ns_64_1_1_U36_n_113;
  wire mul_32ns_32ns_64_1_1_U36_n_114;
  wire mul_32ns_32ns_64_1_1_U36_n_115;
  wire mul_32ns_32ns_64_1_1_U36_n_116;
  wire mul_32ns_32ns_64_1_1_U36_n_117;
  wire mul_32ns_32ns_64_1_1_U36_n_118;
  wire mul_32ns_32ns_64_1_1_U36_n_119;
  wire mul_32ns_32ns_64_1_1_U36_n_12;
  wire mul_32ns_32ns_64_1_1_U36_n_120;
  wire mul_32ns_32ns_64_1_1_U36_n_121;
  wire mul_32ns_32ns_64_1_1_U36_n_122;
  wire mul_32ns_32ns_64_1_1_U36_n_123;
  wire mul_32ns_32ns_64_1_1_U36_n_124;
  wire mul_32ns_32ns_64_1_1_U36_n_125;
  wire mul_32ns_32ns_64_1_1_U36_n_126;
  wire mul_32ns_32ns_64_1_1_U36_n_127;
  wire mul_32ns_32ns_64_1_1_U36_n_128;
  wire mul_32ns_32ns_64_1_1_U36_n_129;
  wire mul_32ns_32ns_64_1_1_U36_n_13;
  wire mul_32ns_32ns_64_1_1_U36_n_130;
  wire mul_32ns_32ns_64_1_1_U36_n_131;
  wire mul_32ns_32ns_64_1_1_U36_n_132;
  wire mul_32ns_32ns_64_1_1_U36_n_133;
  wire mul_32ns_32ns_64_1_1_U36_n_134;
  wire mul_32ns_32ns_64_1_1_U36_n_135;
  wire mul_32ns_32ns_64_1_1_U36_n_136;
  wire mul_32ns_32ns_64_1_1_U36_n_137;
  wire mul_32ns_32ns_64_1_1_U36_n_138;
  wire mul_32ns_32ns_64_1_1_U36_n_139;
  wire mul_32ns_32ns_64_1_1_U36_n_14;
  wire mul_32ns_32ns_64_1_1_U36_n_140;
  wire mul_32ns_32ns_64_1_1_U36_n_141;
  wire mul_32ns_32ns_64_1_1_U36_n_142;
  wire mul_32ns_32ns_64_1_1_U36_n_143;
  wire mul_32ns_32ns_64_1_1_U36_n_144;
  wire mul_32ns_32ns_64_1_1_U36_n_145;
  wire mul_32ns_32ns_64_1_1_U36_n_146;
  wire mul_32ns_32ns_64_1_1_U36_n_147;
  wire mul_32ns_32ns_64_1_1_U36_n_148;
  wire mul_32ns_32ns_64_1_1_U36_n_149;
  wire mul_32ns_32ns_64_1_1_U36_n_15;
  wire mul_32ns_32ns_64_1_1_U36_n_150;
  wire mul_32ns_32ns_64_1_1_U36_n_151;
  wire mul_32ns_32ns_64_1_1_U36_n_152;
  wire mul_32ns_32ns_64_1_1_U36_n_153;
  wire mul_32ns_32ns_64_1_1_U36_n_154;
  wire mul_32ns_32ns_64_1_1_U36_n_155;
  wire mul_32ns_32ns_64_1_1_U36_n_156;
  wire mul_32ns_32ns_64_1_1_U36_n_157;
  wire mul_32ns_32ns_64_1_1_U36_n_158;
  wire mul_32ns_32ns_64_1_1_U36_n_159;
  wire mul_32ns_32ns_64_1_1_U36_n_16;
  wire mul_32ns_32ns_64_1_1_U36_n_160;
  wire mul_32ns_32ns_64_1_1_U36_n_161;
  wire mul_32ns_32ns_64_1_1_U36_n_162;
  wire mul_32ns_32ns_64_1_1_U36_n_163;
  wire mul_32ns_32ns_64_1_1_U36_n_167;
  wire mul_32ns_32ns_64_1_1_U36_n_168;
  wire mul_32ns_32ns_64_1_1_U36_n_17;
  wire mul_32ns_32ns_64_1_1_U36_n_18;
  wire mul_32ns_32ns_64_1_1_U36_n_19;
  wire mul_32ns_32ns_64_1_1_U36_n_20;
  wire mul_32ns_32ns_64_1_1_U36_n_21;
  wire mul_32ns_32ns_64_1_1_U36_n_22;
  wire mul_32ns_32ns_64_1_1_U36_n_23;
  wire mul_32ns_32ns_64_1_1_U36_n_24;
  wire mul_32ns_32ns_64_1_1_U36_n_25;
  wire mul_32ns_32ns_64_1_1_U36_n_26;
  wire mul_32ns_32ns_64_1_1_U36_n_27;
  wire mul_32ns_32ns_64_1_1_U36_n_28;
  wire mul_32ns_32ns_64_1_1_U36_n_29;
  wire mul_32ns_32ns_64_1_1_U36_n_3;
  wire mul_32ns_32ns_64_1_1_U36_n_30;
  wire mul_32ns_32ns_64_1_1_U36_n_31;
  wire mul_32ns_32ns_64_1_1_U36_n_32;
  wire mul_32ns_32ns_64_1_1_U36_n_33;
  wire mul_32ns_32ns_64_1_1_U36_n_34;
  wire mul_32ns_32ns_64_1_1_U36_n_35;
  wire mul_32ns_32ns_64_1_1_U36_n_36;
  wire mul_32ns_32ns_64_1_1_U36_n_37;
  wire mul_32ns_32ns_64_1_1_U36_n_38;
  wire mul_32ns_32ns_64_1_1_U36_n_39;
  wire mul_32ns_32ns_64_1_1_U36_n_4;
  wire mul_32ns_32ns_64_1_1_U36_n_40;
  wire mul_32ns_32ns_64_1_1_U36_n_41;
  wire mul_32ns_32ns_64_1_1_U36_n_42;
  wire mul_32ns_32ns_64_1_1_U36_n_43;
  wire mul_32ns_32ns_64_1_1_U36_n_44;
  wire mul_32ns_32ns_64_1_1_U36_n_45;
  wire mul_32ns_32ns_64_1_1_U36_n_46;
  wire mul_32ns_32ns_64_1_1_U36_n_47;
  wire mul_32ns_32ns_64_1_1_U36_n_48;
  wire mul_32ns_32ns_64_1_1_U36_n_49;
  wire mul_32ns_32ns_64_1_1_U36_n_5;
  wire mul_32ns_32ns_64_1_1_U36_n_50;
  wire mul_32ns_32ns_64_1_1_U36_n_51;
  wire mul_32ns_32ns_64_1_1_U36_n_52;
  wire mul_32ns_32ns_64_1_1_U36_n_53;
  wire mul_32ns_32ns_64_1_1_U36_n_54;
  wire mul_32ns_32ns_64_1_1_U36_n_55;
  wire mul_32ns_32ns_64_1_1_U36_n_56;
  wire mul_32ns_32ns_64_1_1_U36_n_57;
  wire mul_32ns_32ns_64_1_1_U36_n_58;
  wire mul_32ns_32ns_64_1_1_U36_n_59;
  wire mul_32ns_32ns_64_1_1_U36_n_6;
  wire mul_32ns_32ns_64_1_1_U36_n_60;
  wire mul_32ns_32ns_64_1_1_U36_n_61;
  wire mul_32ns_32ns_64_1_1_U36_n_62;
  wire mul_32ns_32ns_64_1_1_U36_n_63;
  wire mul_32ns_32ns_64_1_1_U36_n_64;
  wire mul_32ns_32ns_64_1_1_U36_n_65;
  wire mul_32ns_32ns_64_1_1_U36_n_66;
  wire mul_32ns_32ns_64_1_1_U36_n_67;
  wire mul_32ns_32ns_64_1_1_U36_n_68;
  wire mul_32ns_32ns_64_1_1_U36_n_69;
  wire mul_32ns_32ns_64_1_1_U36_n_7;
  wire mul_32ns_32ns_64_1_1_U36_n_70;
  wire mul_32ns_32ns_64_1_1_U36_n_71;
  wire mul_32ns_32ns_64_1_1_U36_n_72;
  wire mul_32ns_32ns_64_1_1_U36_n_73;
  wire mul_32ns_32ns_64_1_1_U36_n_74;
  wire mul_32ns_32ns_64_1_1_U36_n_75;
  wire mul_32ns_32ns_64_1_1_U36_n_76;
  wire mul_32ns_32ns_64_1_1_U36_n_77;
  wire mul_32ns_32ns_64_1_1_U36_n_78;
  wire mul_32ns_32ns_64_1_1_U36_n_79;
  wire mul_32ns_32ns_64_1_1_U36_n_8;
  wire mul_32ns_32ns_64_1_1_U36_n_80;
  wire mul_32ns_32ns_64_1_1_U36_n_81;
  wire mul_32ns_32ns_64_1_1_U36_n_82;
  wire mul_32ns_32ns_64_1_1_U36_n_83;
  wire mul_32ns_32ns_64_1_1_U36_n_84;
  wire mul_32ns_32ns_64_1_1_U36_n_85;
  wire mul_32ns_32ns_64_1_1_U36_n_86;
  wire mul_32ns_32ns_64_1_1_U36_n_87;
  wire mul_32ns_32ns_64_1_1_U36_n_88;
  wire mul_32ns_32ns_64_1_1_U36_n_89;
  wire mul_32ns_32ns_64_1_1_U36_n_9;
  wire mul_32ns_32ns_64_1_1_U36_n_90;
  wire mul_32ns_32ns_64_1_1_U36_n_91;
  wire mul_32ns_32ns_64_1_1_U36_n_92;
  wire mul_32ns_32ns_64_1_1_U36_n_93;
  wire mul_32ns_32ns_64_1_1_U36_n_94;
  wire mul_32ns_32ns_64_1_1_U36_n_95;
  wire mul_32ns_32ns_64_1_1_U36_n_96;
  wire mul_32ns_32ns_64_1_1_U36_n_97;
  wire mul_32ns_32ns_64_1_1_U36_n_98;
  wire mul_32ns_32ns_64_1_1_U36_n_99;
  wire \mul_ln73_reg_663_reg[0]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[10]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[11]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[12]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[13]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[14]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[15]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[16]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[1]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[2]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[3]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[4]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[5]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[6]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[7]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[8]__0_n_3 ;
  wire \mul_ln73_reg_663_reg[9]__0_n_3 ;
  wire mul_ln73_reg_663_reg__0_n_100;
  wire mul_ln73_reg_663_reg__0_n_101;
  wire mul_ln73_reg_663_reg__0_n_102;
  wire mul_ln73_reg_663_reg__0_n_103;
  wire mul_ln73_reg_663_reg__0_n_104;
  wire mul_ln73_reg_663_reg__0_n_105;
  wire mul_ln73_reg_663_reg__0_n_106;
  wire mul_ln73_reg_663_reg__0_n_107;
  wire mul_ln73_reg_663_reg__0_n_108;
  wire mul_ln73_reg_663_reg__0_n_61;
  wire mul_ln73_reg_663_reg__0_n_62;
  wire mul_ln73_reg_663_reg__0_n_63;
  wire mul_ln73_reg_663_reg__0_n_64;
  wire mul_ln73_reg_663_reg__0_n_65;
  wire mul_ln73_reg_663_reg__0_n_66;
  wire mul_ln73_reg_663_reg__0_n_67;
  wire mul_ln73_reg_663_reg__0_n_68;
  wire mul_ln73_reg_663_reg__0_n_69;
  wire mul_ln73_reg_663_reg__0_n_70;
  wire mul_ln73_reg_663_reg__0_n_71;
  wire mul_ln73_reg_663_reg__0_n_72;
  wire mul_ln73_reg_663_reg__0_n_73;
  wire mul_ln73_reg_663_reg__0_n_74;
  wire mul_ln73_reg_663_reg__0_n_75;
  wire mul_ln73_reg_663_reg__0_n_76;
  wire mul_ln73_reg_663_reg__0_n_77;
  wire mul_ln73_reg_663_reg__0_n_78;
  wire mul_ln73_reg_663_reg__0_n_79;
  wire mul_ln73_reg_663_reg__0_n_80;
  wire mul_ln73_reg_663_reg__0_n_81;
  wire mul_ln73_reg_663_reg__0_n_82;
  wire mul_ln73_reg_663_reg__0_n_83;
  wire mul_ln73_reg_663_reg__0_n_84;
  wire mul_ln73_reg_663_reg__0_n_85;
  wire mul_ln73_reg_663_reg__0_n_86;
  wire mul_ln73_reg_663_reg__0_n_87;
  wire mul_ln73_reg_663_reg__0_n_88;
  wire mul_ln73_reg_663_reg__0_n_89;
  wire mul_ln73_reg_663_reg__0_n_90;
  wire mul_ln73_reg_663_reg__0_n_91;
  wire mul_ln73_reg_663_reg__0_n_92;
  wire mul_ln73_reg_663_reg__0_n_93;
  wire mul_ln73_reg_663_reg__0_n_94;
  wire mul_ln73_reg_663_reg__0_n_95;
  wire mul_ln73_reg_663_reg__0_n_96;
  wire mul_ln73_reg_663_reg__0_n_97;
  wire mul_ln73_reg_663_reg__0_n_98;
  wire mul_ln73_reg_663_reg__0_n_99;
  wire mul_ln73_reg_663_reg_n_100;
  wire mul_ln73_reg_663_reg_n_101;
  wire mul_ln73_reg_663_reg_n_102;
  wire mul_ln73_reg_663_reg_n_103;
  wire mul_ln73_reg_663_reg_n_104;
  wire mul_ln73_reg_663_reg_n_105;
  wire mul_ln73_reg_663_reg_n_106;
  wire mul_ln73_reg_663_reg_n_107;
  wire mul_ln73_reg_663_reg_n_108;
  wire \mul_ln73_reg_663_reg_n_3_[0] ;
  wire \mul_ln73_reg_663_reg_n_3_[10] ;
  wire \mul_ln73_reg_663_reg_n_3_[11] ;
  wire \mul_ln73_reg_663_reg_n_3_[12] ;
  wire \mul_ln73_reg_663_reg_n_3_[13] ;
  wire \mul_ln73_reg_663_reg_n_3_[14] ;
  wire \mul_ln73_reg_663_reg_n_3_[15] ;
  wire \mul_ln73_reg_663_reg_n_3_[16] ;
  wire \mul_ln73_reg_663_reg_n_3_[1] ;
  wire \mul_ln73_reg_663_reg_n_3_[2] ;
  wire \mul_ln73_reg_663_reg_n_3_[3] ;
  wire \mul_ln73_reg_663_reg_n_3_[4] ;
  wire \mul_ln73_reg_663_reg_n_3_[5] ;
  wire \mul_ln73_reg_663_reg_n_3_[6] ;
  wire \mul_ln73_reg_663_reg_n_3_[7] ;
  wire \mul_ln73_reg_663_reg_n_3_[8] ;
  wire \mul_ln73_reg_663_reg_n_3_[9] ;
  wire mul_ln73_reg_663_reg_n_61;
  wire mul_ln73_reg_663_reg_n_62;
  wire mul_ln73_reg_663_reg_n_63;
  wire mul_ln73_reg_663_reg_n_64;
  wire mul_ln73_reg_663_reg_n_65;
  wire mul_ln73_reg_663_reg_n_66;
  wire mul_ln73_reg_663_reg_n_67;
  wire mul_ln73_reg_663_reg_n_68;
  wire mul_ln73_reg_663_reg_n_69;
  wire mul_ln73_reg_663_reg_n_70;
  wire mul_ln73_reg_663_reg_n_71;
  wire mul_ln73_reg_663_reg_n_72;
  wire mul_ln73_reg_663_reg_n_73;
  wire mul_ln73_reg_663_reg_n_74;
  wire mul_ln73_reg_663_reg_n_75;
  wire mul_ln73_reg_663_reg_n_76;
  wire mul_ln73_reg_663_reg_n_77;
  wire mul_ln73_reg_663_reg_n_78;
  wire mul_ln73_reg_663_reg_n_79;
  wire mul_ln73_reg_663_reg_n_80;
  wire mul_ln73_reg_663_reg_n_81;
  wire mul_ln73_reg_663_reg_n_82;
  wire mul_ln73_reg_663_reg_n_83;
  wire mul_ln73_reg_663_reg_n_84;
  wire mul_ln73_reg_663_reg_n_85;
  wire mul_ln73_reg_663_reg_n_86;
  wire mul_ln73_reg_663_reg_n_87;
  wire mul_ln73_reg_663_reg_n_88;
  wire mul_ln73_reg_663_reg_n_89;
  wire mul_ln73_reg_663_reg_n_90;
  wire mul_ln73_reg_663_reg_n_91;
  wire mul_ln73_reg_663_reg_n_92;
  wire mul_ln73_reg_663_reg_n_93;
  wire mul_ln73_reg_663_reg_n_94;
  wire mul_ln73_reg_663_reg_n_95;
  wire mul_ln73_reg_663_reg_n_96;
  wire mul_ln73_reg_663_reg_n_97;
  wire mul_ln73_reg_663_reg_n_98;
  wire mul_ln73_reg_663_reg_n_99;
  wire op_assign_1_reg_8190;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire p_reg_reg_i_100_n_3;
  wire p_reg_reg_i_101_n_3;
  wire p_reg_reg_i_102_n_3;
  wire p_reg_reg_i_103_n_3;
  wire p_reg_reg_i_104_n_3;
  wire p_reg_reg_i_105_n_3;
  wire p_reg_reg_i_106_n_3;
  wire p_reg_reg_i_107_n_3;
  wire p_reg_reg_i_108_n_3;
  wire p_reg_reg_i_109_n_3;
  wire p_reg_reg_i_25_n_6;
  wire [0:0]p_reg_reg_i_26_0;
  wire [0:0]p_reg_reg_i_26_1;
  wire p_reg_reg_i_26_n_3;
  wire p_reg_reg_i_26_n_4;
  wire p_reg_reg_i_26_n_5;
  wire p_reg_reg_i_26_n_6;
  wire p_reg_reg_i_27_n_3;
  wire p_reg_reg_i_27_n_4;
  wire p_reg_reg_i_27_n_5;
  wire p_reg_reg_i_27_n_6;
  wire p_reg_reg_i_28_n_3;
  wire p_reg_reg_i_28_n_4;
  wire p_reg_reg_i_28_n_5;
  wire p_reg_reg_i_28_n_6;
  wire p_reg_reg_i_29_n_6;
  wire p_reg_reg_i_30_n_3;
  wire p_reg_reg_i_30_n_4;
  wire p_reg_reg_i_30_n_5;
  wire p_reg_reg_i_30_n_6;
  wire p_reg_reg_i_31_n_3;
  wire p_reg_reg_i_31_n_4;
  wire p_reg_reg_i_31_n_5;
  wire p_reg_reg_i_31_n_6;
  wire p_reg_reg_i_32_n_3;
  wire p_reg_reg_i_33__0_n_3;
  wire p_reg_reg_i_36_n_3;
  wire p_reg_reg_i_37_n_3;
  wire p_reg_reg_i_38_n_3;
  wire p_reg_reg_i_39_n_3;
  wire p_reg_reg_i_44_n_3;
  wire p_reg_reg_i_45_n_3;
  wire p_reg_reg_i_46_n_3;
  wire p_reg_reg_i_47_n_3;
  wire p_reg_reg_i_52_n_3;
  wire p_reg_reg_i_53_n_3;
  wire p_reg_reg_i_54_n_3;
  wire p_reg_reg_i_55_n_3;
  wire p_reg_reg_i_56_n_3;
  wire p_reg_reg_i_57_n_3;
  wire p_reg_reg_i_58_n_3;
  wire p_reg_reg_i_59_n_3;
  wire p_reg_reg_i_60_n_3;
  wire p_reg_reg_i_61_n_3;
  wire p_reg_reg_i_62_n_3;
  wire p_reg_reg_i_63_n_3;
  wire p_reg_reg_i_69_n_3;
  wire p_reg_reg_i_69_n_4;
  wire p_reg_reg_i_69_n_5;
  wire p_reg_reg_i_69_n_6;
  wire p_reg_reg_i_88_n_3;
  wire p_reg_reg_i_89_n_3;
  wire p_reg_reg_i_90_n_3;
  wire p_reg_reg_i_91_n_3;
  wire p_reg_reg_i_95_n_3;
  wire p_reg_reg_i_95_n_4;
  wire p_reg_reg_i_95_n_5;
  wire p_reg_reg_i_95_n_6;
  wire p_reg_reg_i_96_n_3;
  wire p_reg_reg_i_96_n_4;
  wire p_reg_reg_i_96_n_5;
  wire p_reg_reg_i_96_n_6;
  wire p_reg_reg_i_97_n_3;
  wire p_reg_reg_i_97_n_4;
  wire p_reg_reg_i_97_n_5;
  wire p_reg_reg_i_97_n_6;
  wire p_reg_reg_i_98_n_3;
  wire p_reg_reg_i_99_n_3;
  wire [7:0]r_V_reg_690;
  wire [7:0]r_V_reg_690_pp0_iter2_reg;
  wire [7:0]r_V_reg_690_pp0_iter3_reg;
  wire [7:0]ret_28_fu_445_p20_out;
  wire rgb2hsv_data_full_n;
  wire select_ln159_fu_609_p30;
  wire [0:0]sext_ln157_2_fu_521_p1;
  wire [9:0]sext_ln157_3_fu_549_p1;
  wire [7:0]sext_ln157_fu_472_p1;
  wire [5:1]trunc_ln159_1_fu_600_p4;
  wire vg_fu_403_p2;
  wire vg_reg_778;
  wire \vg_reg_778[0]_i_2_n_3 ;
  wire \vg_reg_778[0]_i_3_n_3 ;
  wire \vg_reg_778[0]_i_4_n_3 ;
  wire \vg_reg_778_reg[0]_i_1_n_4 ;
  wire \vg_reg_778_reg[0]_i_1_n_5 ;
  wire \vg_reg_778_reg[0]_i_1_n_6 ;
  wire [7:0]vmin_V_fu_348_p20_out;
  wire [7:0]vmin_V_reg_745;
  wire vmin_V_reg_7450;
  wire [7:0]vmin_V_reg_745_pp0_iter5_reg;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23;
  wire [16:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26;
  wire [7:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  wire [8:8]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  wire [19:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0;
  wire vr_fu_395_p2;
  wire vr_reg_772;
  wire \vr_reg_772[0]_i_3_n_3 ;
  wire \vr_reg_772[0]_i_4_n_3 ;
  wire \vr_reg_772[0]_i_5_n_3 ;
  wire \vr_reg_772_reg[0]_i_1_n_4 ;
  wire \vr_reg_772_reg[0]_i_1_n_5 ;
  wire \vr_reg_772_reg[0]_i_1_n_6 ;
  wire xf_cv_icvSaturate8u_cv_U_n_20;
  wire xf_cv_icvSaturate8u_cv_U_n_29;
  wire xf_cv_icvSaturate8u_cv_U_n_30;
  wire xf_cv_icvSaturate8u_cv_U_n_31;
  wire xf_cv_icvSaturate8u_cv_U_n_32;
  wire xf_cv_icvSaturate8u_cv_U_n_33;
  wire xf_cv_icvSaturate8u_cv_U_n_34;
  wire xf_cv_icvSaturate8u_cv_U_n_35;
  wire xf_cv_icvSaturate8u_cv_U_n_36;
  wire xf_cv_icvSaturate8u_cv_U_n_37;
  wire xf_cv_icvSaturate8u_cv_U_n_38;
  wire xf_cv_icvSaturate8u_cv_U_n_39;
  wire xf_cv_icvSaturate8u_cv_U_n_40;
  wire xf_cv_icvSaturate8u_cv_U_n_41;
  wire xf_cv_icvSaturate8u_cv_U_n_42;
  wire xf_cv_icvSaturate8u_cv_U_n_43;
  wire xf_cv_icvSaturate8u_cv_U_n_44;
  wire xf_cv_icvSaturate8u_cv_U_n_61;
  wire xf_cv_icvSaturate8u_cv_U_n_63;
  wire xf_cv_icvSaturate8u_cv_U_n_64;
  wire xf_cv_icvSaturate8u_cv_U_n_65;
  wire xf_cv_icvSaturate8u_cv_U_n_66;
  wire xf_cv_icvSaturate8u_cv_U_n_67;
  wire xf_cv_icvSaturate8u_cv_U_n_68;
  wire xf_cv_icvSaturate8u_cv_U_n_69;
  wire xf_cv_icvSaturate8u_cv_U_n_70;
  wire xf_cv_icvSaturate8u_cv_U_n_71;
  wire xf_cv_icvSaturate8u_cv_U_n_72;
  wire xf_cv_icvSaturate8u_cv_U_n_73;
  wire xf_cv_icvSaturate8u_cv_U_n_74;
  wire xf_cv_icvSaturate8u_cv_U_n_75;
  wire xf_cv_icvSaturate8u_cv_U_n_76;
  wire xf_cv_icvSaturate8u_cv_U_n_77;
  wire xf_cv_icvSaturate8u_cv_U_n_78;
  wire xf_cv_icvSaturate8u_cv_U_n_79;
  wire xf_cv_icvSaturate8u_cv_U_n_80;
  wire xf_cv_icvSaturate8u_cv_U_n_81;
  wire xf_cv_icvSaturate8u_cv_U_n_82;
  wire xf_cv_icvSaturate8u_cv_U_n_83;
  wire xf_cv_icvSaturate8u_cv_U_n_84;
  wire xf_cv_icvSaturate8u_cv_U_n_85;
  wire xf_cv_icvSaturate8u_cv_U_n_86;
  wire xf_cv_icvSaturate8u_cv_U_n_87;
  wire xf_cv_icvSaturate8u_cv_U_n_88;
  wire xf_cv_icvSaturate8u_cv_U_n_89;
  wire [7:0]xf_cv_icvSaturate8u_cv_load_reg_719;
  wire [7:0]xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg;
  wire [8:0]zext_ln123_1_reg_730_reg;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6] ;
  wire \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7] ;
  wire [7:0]zext_ln123_reg_696_pp0_iter4_reg_reg;
  wire [7:0]zext_ln123_reg_696_pp0_iter5_reg_reg;
  wire [7:0]zext_ln123_reg_696_reg;
  wire zext_ln123_reg_696_reg0;
  wire [7:0]zext_ln1347_1_reg_735;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3 ;
  wire \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3 ;
  wire [7:0]zext_ln1347_reg_703_pp0_iter5_reg_reg;
  wire [7:0]zext_ln1347_reg_703_reg;
  wire [7:0]zext_ln215_1_reg_750_pp0_iter5_reg;
  wire [6:0]\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 ;
  wire [0:0]\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 ;
  wire [3:2]\NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_SRL_SIG_reg[0][7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_reg_218_reg[60]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln73_reg_663_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln73_reg_663_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln73_reg_663_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln73_reg_663_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln73_reg_663_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln73_reg_663_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln73_reg_663_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln73_reg_663_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln73_reg_663_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln73_reg_663_reg__0_PCOUT_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_25_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_29_CO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_29_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_71_CO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_71_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_74_CO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_74_O_UNCONNECTED;
  wire [3:0]\NLW_vg_reg_778_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_vr_reg_772_reg[0]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2020200020202020)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(rgb2hsv_data_full_n),
        .I1(icmp_ln128_reg_673_pp0_iter9_reg),
        .I2(ap_enable_reg_pp0_iter10_reg_n_3),
        .I3(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I4(imgInput_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(trunc_ln159_1_fu_600_p4[4]),
        .O(\SRL_SIG[0][4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][4]_i_4 
       (.I0(select_ln159_fu_609_p30),
        .I1(trunc_ln159_1_fu_600_p4[2]),
        .O(\SRL_SIG[0][4]_i_4_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][4]_i_1 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][4]_i_1_n_3 ,\SRL_SIG_reg[0][4]_i_1_n_4 ,\SRL_SIG_reg[0][4]_i_1_n_5 ,\SRL_SIG_reg[0][4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][4]_i_2_n_3 ,1'b0,select_ln159_fu_609_p30,1'b0}),
        .O(D[4:1]),
        .S({ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_13,trunc_ln159_1_fu_600_p4[3],\SRL_SIG[0][4]_i_4_n_3 ,trunc_ln159_1_fu_600_p4[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][7]_i_1 
       (.CI(\SRL_SIG_reg[0][4]_i_1_n_3 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED [3:2],\SRL_SIG_reg[0][7]_i_1_n_5 ,\SRL_SIG_reg[0][7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,trunc_ln159_1_fu_600_p4[5:4]}),
        .O({\NLW_SRL_SIG_reg[0][7]_i_1_O_UNCONNECTED [3],D[7:5]}),
        .S({1'b0,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_10,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_11,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_12}));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln213_1_reg_766[7]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(icmp_ln128_reg_673_pp0_iter4_reg),
        .O(add_ln213_1_reg_7660));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[0]),
        .Q(D[16]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[1]),
        .Q(D[17]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[2]),
        .Q(D[18]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[3]),
        .Q(D[19]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[4]),
        .Q(D[20]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[5]),
        .Q(D[21]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[6]),
        .Q(D[22]));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4 " *) 
  SRL16E \add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln213_1_reg_766[7]),
        .Q(D[23]));
  FDRE \add_ln213_1_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[0]),
        .Q(add_ln213_1_reg_766[0]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[1]),
        .Q(add_ln213_1_reg_766[1]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[2]),
        .Q(add_ln213_1_reg_766[2]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[3]),
        .Q(add_ln213_1_reg_766[3]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[4]),
        .Q(add_ln213_1_reg_766[4]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[5]),
        .Q(add_ln213_1_reg_766[5]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[6]),
        .Q(add_ln213_1_reg_766[6]),
        .R(1'b0));
  FDRE \add_ln213_1_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(add_ln213_1_fu_390_p2[7]),
        .Q(add_ln213_1_reg_766[7]),
        .R(1'b0));
  colordetect_colordetect_accel_0_0_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1 ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38
       (.B(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0),
        .CO(p_reg_reg_i_25_n_6),
        .P({select_ln159_fu_609_p30,trunc_ln159_1_fu_600_p4,D[0]}),
        .S({ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_10,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_11,ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_12}),
        .add_ln157_2_fu_553_p2(add_ln157_2_fu_553_p2),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_632_ce(grp_fu_632_ce),
        .icmp_ln128_reg_673_pp0_iter5_reg(icmp_ln128_reg_673_pp0_iter5_reg),
        .p_reg_reg(ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U38_n_13),
        .p_reg_reg_0(p_reg_reg_i_29_n_6),
        .ret_28_fu_445_p20_out(ret_28_fu_445_p20_out),
        .vr_reg_772(vr_reg_772));
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(imgInput_cols_c20_empty_n),
        .I1(imgInput_rows_c19_empty_n),
        .I2(Q[0]),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I4(Q[1]),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32ns_32ns_64_1_1_U36_n_167),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter10_i_1
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(ap_enable_reg_pp0_iter10_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_CS_fsm_state2),
        .O(ap_enable_reg_pp0_iter10_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter10_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32ns_32ns_64_1_1_U36_n_163),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFBFB00FBFBFBFB)) 
    \b_V_reg_677_pp0_iter2_reg[7]_i_1 
       (.I0(icmp_ln128_reg_673_pp0_iter9_reg),
        .I1(ap_enable_reg_pp0_iter10_reg_n_3),
        .I2(rgb2hsv_data_full_n),
        .I3(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I4(imgInput_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[0]),
        .Q(b_V_reg_677_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[1]),
        .Q(b_V_reg_677_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[2]),
        .Q(b_V_reg_677_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[3]),
        .Q(b_V_reg_677_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[4]),
        .Q(b_V_reg_677_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[5]),
        .Q(b_V_reg_677_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[6]),
        .Q(b_V_reg_677_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677[7]),
        .Q(b_V_reg_677_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[0]),
        .Q(b_V_reg_677_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[1]),
        .Q(b_V_reg_677_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[2]),
        .Q(b_V_reg_677_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[3]),
        .Q(b_V_reg_677_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[4]),
        .Q(b_V_reg_677_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[5]),
        .Q(b_V_reg_677_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[6]),
        .Q(b_V_reg_677_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter2_reg[7]),
        .Q(b_V_reg_677_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[0]),
        .Q(b_V_reg_677_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[1]),
        .Q(b_V_reg_677_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[2]),
        .Q(b_V_reg_677_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[3]),
        .Q(b_V_reg_677_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[4]),
        .Q(b_V_reg_677_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[5]),
        .Q(b_V_reg_677_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[6]),
        .Q(b_V_reg_677_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \b_V_reg_677_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_V_reg_677_pp0_iter3_reg[7]),
        .Q(b_V_reg_677_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[0]),
        .Q(b_V_reg_677[0]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[1]),
        .Q(b_V_reg_677[1]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[2] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[2]),
        .Q(b_V_reg_677[2]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[3] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[3]),
        .Q(b_V_reg_677[3]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[4] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[4]),
        .Q(b_V_reg_677[4]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[5] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[5]),
        .Q(b_V_reg_677[5]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[6] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[6]),
        .Q(b_V_reg_677[6]),
        .R(1'b0));
  FDRE \b_V_reg_677_reg[7] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[7]),
        .Q(b_V_reg_677[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \g_V_reg_684[7]_i_1 
       (.I0(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .O(b_V_reg_6770));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[0]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[1]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[2]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[3]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[4]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[5]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[6]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_V_reg_684[7]),
        .Q(\g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3 ));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \g_V_reg_684_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3 ),
        .Q(g_V_reg_684_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[8]),
        .Q(g_V_reg_684[0]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[1] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[9]),
        .Q(g_V_reg_684[1]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[10]),
        .Q(g_V_reg_684[2]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[3] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[11]),
        .Q(g_V_reg_684[3]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[4] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[12]),
        .Q(g_V_reg_684[4]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[13]),
        .Q(g_V_reg_684[5]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[6] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[14]),
        .Q(g_V_reg_684[6]),
        .R(1'b0));
  FDRE \g_V_reg_684_reg[7] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[15]),
        .Q(g_V_reg_684[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln128_reg_673_pp0_iter1_reg),
        .O(\icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln128_reg_673_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln128_reg_673_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter1_reg),
        .Q(icmp_ln128_reg_673_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter2_reg),
        .Q(icmp_ln128_reg_673_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter3_reg),
        .Q(icmp_ln128_reg_673_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter4_reg),
        .Q(icmp_ln128_reg_673_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/icmp_ln128_reg_673_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln128_reg_673_pp0_iter5_reg),
        .Q(\icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln128_reg_673_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln128_reg_673_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln128_reg_673_pp0_iter8_reg),
        .Q(icmp_ln128_reg_673_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln128_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32ns_32ns_64_1_1_U36_n_168),
        .Q(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_28 
       (.I0(indvar_flatten_reg_218_reg[13]),
        .I1(\mul_ln73_reg_663_reg[13]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[12]),
        .I3(\mul_ln73_reg_663_reg[12]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[14]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[14]),
        .O(\indvar_flatten_reg_218[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_29 
       (.I0(indvar_flatten_reg_218_reg[10]),
        .I1(\mul_ln73_reg_663_reg[10]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[9]),
        .I3(\mul_ln73_reg_663_reg[9]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[11]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[11]),
        .O(\indvar_flatten_reg_218[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_30 
       (.I0(indvar_flatten_reg_218_reg[7]),
        .I1(\mul_ln73_reg_663_reg[7]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[6]),
        .I3(\mul_ln73_reg_663_reg[6]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[8]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[8]),
        .O(\indvar_flatten_reg_218[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_31 
       (.I0(indvar_flatten_reg_218_reg[4]),
        .I1(\mul_ln73_reg_663_reg[4]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[3]),
        .I3(\mul_ln73_reg_663_reg[3]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[5]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[5]),
        .O(\indvar_flatten_reg_218[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_32 
       (.I0(indvar_flatten_reg_218_reg[1]),
        .I1(\mul_ln73_reg_663_reg[1]__0_n_3 ),
        .I2(indvar_flatten_reg_218_reg[0]),
        .I3(\mul_ln73_reg_663_reg[0]__0_n_3 ),
        .I4(\mul_ln73_reg_663_reg[2]__0_n_3 ),
        .I5(indvar_flatten_reg_218_reg[2]),
        .O(\indvar_flatten_reg_218[0]_i_32_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_218[0]_i_5 
       (.I0(indvar_flatten_reg_218_reg[0]),
        .O(\indvar_flatten_reg_218[0]_i_5_n_3 ));
  FDRE \indvar_flatten_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[0]_i_3_n_10 ),
        .Q(indvar_flatten_reg_218_reg[0]),
        .R(indvar_flatten_reg_218));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_218_reg[0]_i_24_n_3 ,\indvar_flatten_reg_218_reg[0]_i_24_n_4 ,\indvar_flatten_reg_218_reg[0]_i_24_n_5 ,\indvar_flatten_reg_218_reg[0]_i_24_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_29_n_3 ,\indvar_flatten_reg_218[0]_i_30_n_3 ,\indvar_flatten_reg_218[0]_i_31_n_3 ,\indvar_flatten_reg_218[0]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_218_reg[0]_i_3_n_3 ,\indvar_flatten_reg_218_reg[0]_i_3_n_4 ,\indvar_flatten_reg_218_reg[0]_i_3_n_5 ,\indvar_flatten_reg_218_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_218_reg[0]_i_3_n_7 ,\indvar_flatten_reg_218_reg[0]_i_3_n_8 ,\indvar_flatten_reg_218_reg[0]_i_3_n_9 ,\indvar_flatten_reg_218_reg[0]_i_3_n_10 }),
        .S({indvar_flatten_reg_218_reg[3:1],\indvar_flatten_reg_218[0]_i_5_n_3 }));
  FDRE \indvar_flatten_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[10]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[11]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[12]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[12]_i_1_n_3 ,\indvar_flatten_reg_218_reg[12]_i_1_n_4 ,\indvar_flatten_reg_218_reg[12]_i_1_n_5 ,\indvar_flatten_reg_218_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[12]_i_1_n_7 ,\indvar_flatten_reg_218_reg[12]_i_1_n_8 ,\indvar_flatten_reg_218_reg[12]_i_1_n_9 ,\indvar_flatten_reg_218_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[15:12]));
  FDRE \indvar_flatten_reg_218_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[13]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[14]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[15]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[16]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[16]_i_1_n_3 ,\indvar_flatten_reg_218_reg[16]_i_1_n_4 ,\indvar_flatten_reg_218_reg[16]_i_1_n_5 ,\indvar_flatten_reg_218_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[16]_i_1_n_7 ,\indvar_flatten_reg_218_reg[16]_i_1_n_8 ,\indvar_flatten_reg_218_reg[16]_i_1_n_9 ,\indvar_flatten_reg_218_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[19:16]));
  FDRE \indvar_flatten_reg_218_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[17]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[18]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[19]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[0]_i_3_n_9 ),
        .Q(indvar_flatten_reg_218_reg[1]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[20]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[20]_i_1_n_3 ,\indvar_flatten_reg_218_reg[20]_i_1_n_4 ,\indvar_flatten_reg_218_reg[20]_i_1_n_5 ,\indvar_flatten_reg_218_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[20]_i_1_n_7 ,\indvar_flatten_reg_218_reg[20]_i_1_n_8 ,\indvar_flatten_reg_218_reg[20]_i_1_n_9 ,\indvar_flatten_reg_218_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[23:20]));
  FDRE \indvar_flatten_reg_218_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[21]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[22]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[23]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[24]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[24]_i_1_n_3 ,\indvar_flatten_reg_218_reg[24]_i_1_n_4 ,\indvar_flatten_reg_218_reg[24]_i_1_n_5 ,\indvar_flatten_reg_218_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[24]_i_1_n_7 ,\indvar_flatten_reg_218_reg[24]_i_1_n_8 ,\indvar_flatten_reg_218_reg[24]_i_1_n_9 ,\indvar_flatten_reg_218_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[27:24]));
  FDRE \indvar_flatten_reg_218_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[25]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[26]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[27]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[28]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[28]_i_1_n_3 ,\indvar_flatten_reg_218_reg[28]_i_1_n_4 ,\indvar_flatten_reg_218_reg[28]_i_1_n_5 ,\indvar_flatten_reg_218_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[28]_i_1_n_7 ,\indvar_flatten_reg_218_reg[28]_i_1_n_8 ,\indvar_flatten_reg_218_reg[28]_i_1_n_9 ,\indvar_flatten_reg_218_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[31:28]));
  FDRE \indvar_flatten_reg_218_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[29]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[0]_i_3_n_8 ),
        .Q(indvar_flatten_reg_218_reg[2]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[30]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[31]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[32] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[32]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[32]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[28]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[32]_i_1_n_3 ,\indvar_flatten_reg_218_reg[32]_i_1_n_4 ,\indvar_flatten_reg_218_reg[32]_i_1_n_5 ,\indvar_flatten_reg_218_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[32]_i_1_n_7 ,\indvar_flatten_reg_218_reg[32]_i_1_n_8 ,\indvar_flatten_reg_218_reg[32]_i_1_n_9 ,\indvar_flatten_reg_218_reg[32]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[35:32]));
  FDRE \indvar_flatten_reg_218_reg[33] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[32]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[33]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[34] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[32]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[34]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[35] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[35]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[36] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[36]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[36]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[36]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[32]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[36]_i_1_n_3 ,\indvar_flatten_reg_218_reg[36]_i_1_n_4 ,\indvar_flatten_reg_218_reg[36]_i_1_n_5 ,\indvar_flatten_reg_218_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[36]_i_1_n_7 ,\indvar_flatten_reg_218_reg[36]_i_1_n_8 ,\indvar_flatten_reg_218_reg[36]_i_1_n_9 ,\indvar_flatten_reg_218_reg[36]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[39:36]));
  FDRE \indvar_flatten_reg_218_reg[37] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[36]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[37]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[38] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[36]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[38]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[39] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[39]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[0]_i_3_n_7 ),
        .Q(indvar_flatten_reg_218_reg[3]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[40] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[40]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[40]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[40]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[36]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[40]_i_1_n_3 ,\indvar_flatten_reg_218_reg[40]_i_1_n_4 ,\indvar_flatten_reg_218_reg[40]_i_1_n_5 ,\indvar_flatten_reg_218_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[40]_i_1_n_7 ,\indvar_flatten_reg_218_reg[40]_i_1_n_8 ,\indvar_flatten_reg_218_reg[40]_i_1_n_9 ,\indvar_flatten_reg_218_reg[40]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[43:40]));
  FDRE \indvar_flatten_reg_218_reg[41] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[40]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[41]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[42] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[40]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[42]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[43] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[43]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[44] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[44]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[44]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[44]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[40]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[44]_i_1_n_3 ,\indvar_flatten_reg_218_reg[44]_i_1_n_4 ,\indvar_flatten_reg_218_reg[44]_i_1_n_5 ,\indvar_flatten_reg_218_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[44]_i_1_n_7 ,\indvar_flatten_reg_218_reg[44]_i_1_n_8 ,\indvar_flatten_reg_218_reg[44]_i_1_n_9 ,\indvar_flatten_reg_218_reg[44]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[47:44]));
  FDRE \indvar_flatten_reg_218_reg[45] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[44]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[45]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[46] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[44]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[46]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[47] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[47]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[48] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[48]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[48]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[48]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[44]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[48]_i_1_n_3 ,\indvar_flatten_reg_218_reg[48]_i_1_n_4 ,\indvar_flatten_reg_218_reg[48]_i_1_n_5 ,\indvar_flatten_reg_218_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[48]_i_1_n_7 ,\indvar_flatten_reg_218_reg[48]_i_1_n_8 ,\indvar_flatten_reg_218_reg[48]_i_1_n_9 ,\indvar_flatten_reg_218_reg[48]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[51:48]));
  FDRE \indvar_flatten_reg_218_reg[49] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[48]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[49]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[4]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_3_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[4]_i_1_n_3 ,\indvar_flatten_reg_218_reg[4]_i_1_n_4 ,\indvar_flatten_reg_218_reg[4]_i_1_n_5 ,\indvar_flatten_reg_218_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[4]_i_1_n_7 ,\indvar_flatten_reg_218_reg[4]_i_1_n_8 ,\indvar_flatten_reg_218_reg[4]_i_1_n_9 ,\indvar_flatten_reg_218_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[7:4]));
  FDRE \indvar_flatten_reg_218_reg[50] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[48]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[50]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[51] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[51]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[52] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[52]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[52]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[52]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[48]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[52]_i_1_n_3 ,\indvar_flatten_reg_218_reg[52]_i_1_n_4 ,\indvar_flatten_reg_218_reg[52]_i_1_n_5 ,\indvar_flatten_reg_218_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[52]_i_1_n_7 ,\indvar_flatten_reg_218_reg[52]_i_1_n_8 ,\indvar_flatten_reg_218_reg[52]_i_1_n_9 ,\indvar_flatten_reg_218_reg[52]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[55:52]));
  FDRE \indvar_flatten_reg_218_reg[53] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[52]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[53]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[54] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[52]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[54]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[55] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[55]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[56] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[56]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[56]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[56]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[52]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[56]_i_1_n_3 ,\indvar_flatten_reg_218_reg[56]_i_1_n_4 ,\indvar_flatten_reg_218_reg[56]_i_1_n_5 ,\indvar_flatten_reg_218_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[56]_i_1_n_7 ,\indvar_flatten_reg_218_reg[56]_i_1_n_8 ,\indvar_flatten_reg_218_reg[56]_i_1_n_9 ,\indvar_flatten_reg_218_reg[56]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[59:56]));
  FDRE \indvar_flatten_reg_218_reg[57] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[56]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[57]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[58] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[56]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[58]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[59] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[59]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[5]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[60] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[60]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[60]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[60]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[56]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten_reg_218_reg[60]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_218_reg[60]_i_1_n_4 ,\indvar_flatten_reg_218_reg[60]_i_1_n_5 ,\indvar_flatten_reg_218_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[60]_i_1_n_7 ,\indvar_flatten_reg_218_reg[60]_i_1_n_8 ,\indvar_flatten_reg_218_reg[60]_i_1_n_9 ,\indvar_flatten_reg_218_reg[60]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[63:60]));
  FDRE \indvar_flatten_reg_218_reg[61] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[60]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[61]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[62] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[60]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[62]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[63] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[60]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[63]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_218_reg[6]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_218_reg[7]),
        .R(indvar_flatten_reg_218));
  FDRE \indvar_flatten_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_218_reg[8]),
        .R(indvar_flatten_reg_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_218_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_218_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[8]_i_1_n_3 ,\indvar_flatten_reg_218_reg[8]_i_1_n_4 ,\indvar_flatten_reg_218_reg[8]_i_1_n_5 ,\indvar_flatten_reg_218_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_218_reg[8]_i_1_n_7 ,\indvar_flatten_reg_218_reg[8]_i_1_n_8 ,\indvar_flatten_reg_218_reg[8]_i_1_n_9 ,\indvar_flatten_reg_218_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_reg_218_reg[11:8]));
  FDRE \indvar_flatten_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2180),
        .D(\indvar_flatten_reg_218_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_218_reg[9]),
        .R(indvar_flatten_reg_218));
  LUT6 #(
    .INIT(64'hFFFF02FFFFFFFFFF)) 
    \mOutPtr[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(imgInput_data_empty_n),
        .I2(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter10_reg_n_3),
        .I4(icmp_ln128_reg_673_pp0_iter9_reg),
        .I5(rgb2hsv_data_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .I3(ap_block_pp0_stage0_11001),
        .O(bgr2hsv_9_2160_3840_1_U0_imgInput_499_read));
  colordetect_colordetect_accel_0_0_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1 mac_muladd_20s_8ns_13ns_20_4_1_U37
       (.A(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0),
        .B(p_0_in),
        .D(p_0_in__0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_632_ce(grp_fu_632_ce));
  colordetect_colordetect_accel_0_0_colordetect_accel_mul_32ns_32ns_64_1_1 mul_32ns_32ns_64_1_1_U36
       (.ACOUT({mul_32ns_32ns_64_1_1_U36_n_68,mul_32ns_32ns_64_1_1_U36_n_69,mul_32ns_32ns_64_1_1_U36_n_70,mul_32ns_32ns_64_1_1_U36_n_71,mul_32ns_32ns_64_1_1_U36_n_72,mul_32ns_32ns_64_1_1_U36_n_73,mul_32ns_32ns_64_1_1_U36_n_74,mul_32ns_32ns_64_1_1_U36_n_75,mul_32ns_32ns_64_1_1_U36_n_76,mul_32ns_32ns_64_1_1_U36_n_77,mul_32ns_32ns_64_1_1_U36_n_78,mul_32ns_32ns_64_1_1_U36_n_79,mul_32ns_32ns_64_1_1_U36_n_80,mul_32ns_32ns_64_1_1_U36_n_81,mul_32ns_32ns_64_1_1_U36_n_82,mul_32ns_32ns_64_1_1_U36_n_83,mul_32ns_32ns_64_1_1_U36_n_84,mul_32ns_32ns_64_1_1_U36_n_85,mul_32ns_32ns_64_1_1_U36_n_86,mul_32ns_32ns_64_1_1_U36_n_87,mul_32ns_32ns_64_1_1_U36_n_88,mul_32ns_32ns_64_1_1_U36_n_89,mul_32ns_32ns_64_1_1_U36_n_90,mul_32ns_32ns_64_1_1_U36_n_91,mul_32ns_32ns_64_1_1_U36_n_92,mul_32ns_32ns_64_1_1_U36_n_93,mul_32ns_32ns_64_1_1_U36_n_94,mul_32ns_32ns_64_1_1_U36_n_95,mul_32ns_32ns_64_1_1_U36_n_96,mul_32ns_32ns_64_1_1_U36_n_97}),
        .CO(\indvar_flatten_reg_218_reg[0]_i_24_n_3 ),
        .D({mul_32ns_32ns_64_1_1_U36_n_3,mul_32ns_32ns_64_1_1_U36_n_4,mul_32ns_32ns_64_1_1_U36_n_5,mul_32ns_32ns_64_1_1_U36_n_6,mul_32ns_32ns_64_1_1_U36_n_7,mul_32ns_32ns_64_1_1_U36_n_8,mul_32ns_32ns_64_1_1_U36_n_9,mul_32ns_32ns_64_1_1_U36_n_10,mul_32ns_32ns_64_1_1_U36_n_11,mul_32ns_32ns_64_1_1_U36_n_12,mul_32ns_32ns_64_1_1_U36_n_13,mul_32ns_32ns_64_1_1_U36_n_14,mul_32ns_32ns_64_1_1_U36_n_15,mul_32ns_32ns_64_1_1_U36_n_16,mul_32ns_32ns_64_1_1_U36_n_17,mul_32ns_32ns_64_1_1_U36_n_18,mul_32ns_32ns_64_1_1_U36_n_19}),
        .P({mul_ln73_reg_663_reg__0_n_62,mul_ln73_reg_663_reg__0_n_63,mul_ln73_reg_663_reg__0_n_64,mul_ln73_reg_663_reg__0_n_65,mul_ln73_reg_663_reg__0_n_66,mul_ln73_reg_663_reg__0_n_67,mul_ln73_reg_663_reg__0_n_68,mul_ln73_reg_663_reg__0_n_69,mul_ln73_reg_663_reg__0_n_70,mul_ln73_reg_663_reg__0_n_71,mul_ln73_reg_663_reg__0_n_72,mul_ln73_reg_663_reg__0_n_73,mul_ln73_reg_663_reg__0_n_74,mul_ln73_reg_663_reg__0_n_75,mul_ln73_reg_663_reg__0_n_76,mul_ln73_reg_663_reg__0_n_77,mul_ln73_reg_663_reg__0_n_78,mul_ln73_reg_663_reg__0_n_79,mul_ln73_reg_663_reg__0_n_80,mul_ln73_reg_663_reg__0_n_81,mul_ln73_reg_663_reg__0_n_82,mul_ln73_reg_663_reg__0_n_83,mul_ln73_reg_663_reg__0_n_84,mul_ln73_reg_663_reg__0_n_85,mul_ln73_reg_663_reg__0_n_86,mul_ln73_reg_663_reg__0_n_87,mul_ln73_reg_663_reg__0_n_88,mul_ln73_reg_663_reg__0_n_89,mul_ln73_reg_663_reg__0_n_90,mul_ln73_reg_663_reg__0_n_91,mul_ln73_reg_663_reg__0_n_92,mul_ln73_reg_663_reg__0_n_93,mul_ln73_reg_663_reg__0_n_94,mul_ln73_reg_663_reg__0_n_95,mul_ln73_reg_663_reg__0_n_96,mul_ln73_reg_663_reg__0_n_97,mul_ln73_reg_663_reg__0_n_98,mul_ln73_reg_663_reg__0_n_99,mul_ln73_reg_663_reg__0_n_100,mul_ln73_reg_663_reg__0_n_101,mul_ln73_reg_663_reg__0_n_102,mul_ln73_reg_663_reg__0_n_103,mul_ln73_reg_663_reg__0_n_104,mul_ln73_reg_663_reg__0_n_105,mul_ln73_reg_663_reg__0_n_106,mul_ln73_reg_663_reg__0_n_107,mul_ln73_reg_663_reg__0_n_108}),
        .PCOUT({mul_32ns_32ns_64_1_1_U36_n_20,mul_32ns_32ns_64_1_1_U36_n_21,mul_32ns_32ns_64_1_1_U36_n_22,mul_32ns_32ns_64_1_1_U36_n_23,mul_32ns_32ns_64_1_1_U36_n_24,mul_32ns_32ns_64_1_1_U36_n_25,mul_32ns_32ns_64_1_1_U36_n_26,mul_32ns_32ns_64_1_1_U36_n_27,mul_32ns_32ns_64_1_1_U36_n_28,mul_32ns_32ns_64_1_1_U36_n_29,mul_32ns_32ns_64_1_1_U36_n_30,mul_32ns_32ns_64_1_1_U36_n_31,mul_32ns_32ns_64_1_1_U36_n_32,mul_32ns_32ns_64_1_1_U36_n_33,mul_32ns_32ns_64_1_1_U36_n_34,mul_32ns_32ns_64_1_1_U36_n_35,mul_32ns_32ns_64_1_1_U36_n_36,mul_32ns_32ns_64_1_1_U36_n_37,mul_32ns_32ns_64_1_1_U36_n_38,mul_32ns_32ns_64_1_1_U36_n_39,mul_32ns_32ns_64_1_1_U36_n_40,mul_32ns_32ns_64_1_1_U36_n_41,mul_32ns_32ns_64_1_1_U36_n_42,mul_32ns_32ns_64_1_1_U36_n_43,mul_32ns_32ns_64_1_1_U36_n_44,mul_32ns_32ns_64_1_1_U36_n_45,mul_32ns_32ns_64_1_1_U36_n_46,mul_32ns_32ns_64_1_1_U36_n_47,mul_32ns_32ns_64_1_1_U36_n_48,mul_32ns_32ns_64_1_1_U36_n_49,mul_32ns_32ns_64_1_1_U36_n_50,mul_32ns_32ns_64_1_1_U36_n_51,mul_32ns_32ns_64_1_1_U36_n_52,mul_32ns_32ns_64_1_1_U36_n_53,mul_32ns_32ns_64_1_1_U36_n_54,mul_32ns_32ns_64_1_1_U36_n_55,mul_32ns_32ns_64_1_1_U36_n_56,mul_32ns_32ns_64_1_1_U36_n_57,mul_32ns_32ns_64_1_1_U36_n_58,mul_32ns_32ns_64_1_1_U36_n_59,mul_32ns_32ns_64_1_1_U36_n_60,mul_32ns_32ns_64_1_1_U36_n_61,mul_32ns_32ns_64_1_1_U36_n_62,mul_32ns_32ns_64_1_1_U36_n_63,mul_32ns_32ns_64_1_1_U36_n_64,mul_32ns_32ns_64_1_1_U36_n_65,mul_32ns_32ns_64_1_1_U36_n_66,mul_32ns_32ns_64_1_1_U36_n_67}),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,Q[0]}),
        .S(\indvar_flatten_reg_218[0]_i_28_n_3 ),
        .\ap_CS_fsm_reg[2] (ap_NS_fsm[3:2]),
        .\ap_CS_fsm_reg[2]_0 (mul_32ns_32ns_64_1_1_U36_n_168),
        .\ap_CS_fsm_reg[3] (ap_enable_reg_pp0_iter10_reg_n_3),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(mul_32ns_32ns_64_1_1_U36_n_163),
        .ap_enable_reg_pp0_iter0_reg_0(mul_32ns_32ns_64_1_1_U36_n_167),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\icmp_ln128_reg_673_reg[0] (\icmp_ln128_reg_673_reg_n_3_[0] ),
        .imgInput_cols_c20_dout(imgInput_cols_c20_dout[16:0]),
        .imgInput_rows_c19_dout(imgInput_rows_c19_dout),
        .indvar_flatten_reg_218(indvar_flatten_reg_218),
        .indvar_flatten_reg_2180(indvar_flatten_reg_2180),
        .\indvar_flatten_reg_218[0]_i_27 ({\mul_ln73_reg_663_reg[16]__0_n_3 ,\mul_ln73_reg_663_reg[15]__0_n_3 }),
        .indvar_flatten_reg_218_reg(indvar_flatten_reg_218_reg[63:15]),
        .p__0({mul_32ns_32ns_64_1_1_U36_n_98,mul_32ns_32ns_64_1_1_U36_n_99,mul_32ns_32ns_64_1_1_U36_n_100,mul_32ns_32ns_64_1_1_U36_n_101,mul_32ns_32ns_64_1_1_U36_n_102,mul_32ns_32ns_64_1_1_U36_n_103,mul_32ns_32ns_64_1_1_U36_n_104,mul_32ns_32ns_64_1_1_U36_n_105,mul_32ns_32ns_64_1_1_U36_n_106,mul_32ns_32ns_64_1_1_U36_n_107,mul_32ns_32ns_64_1_1_U36_n_108,mul_32ns_32ns_64_1_1_U36_n_109,mul_32ns_32ns_64_1_1_U36_n_110,mul_32ns_32ns_64_1_1_U36_n_111,mul_32ns_32ns_64_1_1_U36_n_112,mul_32ns_32ns_64_1_1_U36_n_113,mul_32ns_32ns_64_1_1_U36_n_114}),
        .p__0_0({mul_32ns_32ns_64_1_1_U36_n_115,mul_32ns_32ns_64_1_1_U36_n_116,mul_32ns_32ns_64_1_1_U36_n_117,mul_32ns_32ns_64_1_1_U36_n_118,mul_32ns_32ns_64_1_1_U36_n_119,mul_32ns_32ns_64_1_1_U36_n_120,mul_32ns_32ns_64_1_1_U36_n_121,mul_32ns_32ns_64_1_1_U36_n_122,mul_32ns_32ns_64_1_1_U36_n_123,mul_32ns_32ns_64_1_1_U36_n_124,mul_32ns_32ns_64_1_1_U36_n_125,mul_32ns_32ns_64_1_1_U36_n_126,mul_32ns_32ns_64_1_1_U36_n_127,mul_32ns_32ns_64_1_1_U36_n_128,mul_32ns_32ns_64_1_1_U36_n_129,mul_32ns_32ns_64_1_1_U36_n_130,mul_32ns_32ns_64_1_1_U36_n_131,mul_32ns_32ns_64_1_1_U36_n_132,mul_32ns_32ns_64_1_1_U36_n_133,mul_32ns_32ns_64_1_1_U36_n_134,mul_32ns_32ns_64_1_1_U36_n_135,mul_32ns_32ns_64_1_1_U36_n_136,mul_32ns_32ns_64_1_1_U36_n_137,mul_32ns_32ns_64_1_1_U36_n_138,mul_32ns_32ns_64_1_1_U36_n_139,mul_32ns_32ns_64_1_1_U36_n_140,mul_32ns_32ns_64_1_1_U36_n_141,mul_32ns_32ns_64_1_1_U36_n_142,mul_32ns_32ns_64_1_1_U36_n_143,mul_32ns_32ns_64_1_1_U36_n_144,mul_32ns_32ns_64_1_1_U36_n_145,mul_32ns_32ns_64_1_1_U36_n_146,mul_32ns_32ns_64_1_1_U36_n_147,mul_32ns_32ns_64_1_1_U36_n_148,mul_32ns_32ns_64_1_1_U36_n_149,mul_32ns_32ns_64_1_1_U36_n_150,mul_32ns_32ns_64_1_1_U36_n_151,mul_32ns_32ns_64_1_1_U36_n_152,mul_32ns_32ns_64_1_1_U36_n_153,mul_32ns_32ns_64_1_1_U36_n_154,mul_32ns_32ns_64_1_1_U36_n_155,mul_32ns_32ns_64_1_1_U36_n_156,mul_32ns_32ns_64_1_1_U36_n_157,mul_32ns_32ns_64_1_1_U36_n_158,mul_32ns_32ns_64_1_1_U36_n_159,mul_32ns_32ns_64_1_1_U36_n_160,mul_32ns_32ns_64_1_1_U36_n_161,mul_32ns_32ns_64_1_1_U36_n_162}),
        .p_carry__10({mul_ln73_reg_663_reg_n_79,mul_ln73_reg_663_reg_n_80,mul_ln73_reg_663_reg_n_81,mul_ln73_reg_663_reg_n_82,mul_ln73_reg_663_reg_n_83,mul_ln73_reg_663_reg_n_84,mul_ln73_reg_663_reg_n_85,mul_ln73_reg_663_reg_n_86,mul_ln73_reg_663_reg_n_87,mul_ln73_reg_663_reg_n_88,mul_ln73_reg_663_reg_n_89,mul_ln73_reg_663_reg_n_90,mul_ln73_reg_663_reg_n_91,mul_ln73_reg_663_reg_n_92,mul_ln73_reg_663_reg_n_93,mul_ln73_reg_663_reg_n_94,mul_ln73_reg_663_reg_n_95,mul_ln73_reg_663_reg_n_96,mul_ln73_reg_663_reg_n_97,mul_ln73_reg_663_reg_n_98,mul_ln73_reg_663_reg_n_99,mul_ln73_reg_663_reg_n_100,mul_ln73_reg_663_reg_n_101,mul_ln73_reg_663_reg_n_102,mul_ln73_reg_663_reg_n_103,mul_ln73_reg_663_reg_n_104,mul_ln73_reg_663_reg_n_105,mul_ln73_reg_663_reg_n_106,mul_ln73_reg_663_reg_n_107,mul_ln73_reg_663_reg_n_108}),
        .p_carry__3({\mul_ln73_reg_663_reg_n_3_[16] ,\mul_ln73_reg_663_reg_n_3_[15] ,\mul_ln73_reg_663_reg_n_3_[14] ,\mul_ln73_reg_663_reg_n_3_[13] ,\mul_ln73_reg_663_reg_n_3_[12] ,\mul_ln73_reg_663_reg_n_3_[11] ,\mul_ln73_reg_663_reg_n_3_[10] ,\mul_ln73_reg_663_reg_n_3_[9] ,\mul_ln73_reg_663_reg_n_3_[8] ,\mul_ln73_reg_663_reg_n_3_[7] ,\mul_ln73_reg_663_reg_n_3_[6] ,\mul_ln73_reg_663_reg_n_3_[5] ,\mul_ln73_reg_663_reg_n_3_[4] ,\mul_ln73_reg_663_reg_n_3_[3] ,\mul_ln73_reg_663_reg_n_3_[2] ,\mul_ln73_reg_663_reg_n_3_[1] ,\mul_ln73_reg_663_reg_n_3_[0] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln73_reg_663_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgInput_rows_c19_dout[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln73_reg_663_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,imgInput_cols_c20_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln73_reg_663_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln73_reg_663_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln73_reg_663_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln73_reg_663_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln73_reg_663_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln73_reg_663_reg_n_61,mul_ln73_reg_663_reg_n_62,mul_ln73_reg_663_reg_n_63,mul_ln73_reg_663_reg_n_64,mul_ln73_reg_663_reg_n_65,mul_ln73_reg_663_reg_n_66,mul_ln73_reg_663_reg_n_67,mul_ln73_reg_663_reg_n_68,mul_ln73_reg_663_reg_n_69,mul_ln73_reg_663_reg_n_70,mul_ln73_reg_663_reg_n_71,mul_ln73_reg_663_reg_n_72,mul_ln73_reg_663_reg_n_73,mul_ln73_reg_663_reg_n_74,mul_ln73_reg_663_reg_n_75,mul_ln73_reg_663_reg_n_76,mul_ln73_reg_663_reg_n_77,mul_ln73_reg_663_reg_n_78,mul_ln73_reg_663_reg_n_79,mul_ln73_reg_663_reg_n_80,mul_ln73_reg_663_reg_n_81,mul_ln73_reg_663_reg_n_82,mul_ln73_reg_663_reg_n_83,mul_ln73_reg_663_reg_n_84,mul_ln73_reg_663_reg_n_85,mul_ln73_reg_663_reg_n_86,mul_ln73_reg_663_reg_n_87,mul_ln73_reg_663_reg_n_88,mul_ln73_reg_663_reg_n_89,mul_ln73_reg_663_reg_n_90,mul_ln73_reg_663_reg_n_91,mul_ln73_reg_663_reg_n_92,mul_ln73_reg_663_reg_n_93,mul_ln73_reg_663_reg_n_94,mul_ln73_reg_663_reg_n_95,mul_ln73_reg_663_reg_n_96,mul_ln73_reg_663_reg_n_97,mul_ln73_reg_663_reg_n_98,mul_ln73_reg_663_reg_n_99,mul_ln73_reg_663_reg_n_100,mul_ln73_reg_663_reg_n_101,mul_ln73_reg_663_reg_n_102,mul_ln73_reg_663_reg_n_103,mul_ln73_reg_663_reg_n_104,mul_ln73_reg_663_reg_n_105,mul_ln73_reg_663_reg_n_106,mul_ln73_reg_663_reg_n_107,mul_ln73_reg_663_reg_n_108}),
        .PATTERNBDETECT(NLW_mul_ln73_reg_663_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln73_reg_663_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32ns_32ns_64_1_1_U36_n_20,mul_32ns_32ns_64_1_1_U36_n_21,mul_32ns_32ns_64_1_1_U36_n_22,mul_32ns_32ns_64_1_1_U36_n_23,mul_32ns_32ns_64_1_1_U36_n_24,mul_32ns_32ns_64_1_1_U36_n_25,mul_32ns_32ns_64_1_1_U36_n_26,mul_32ns_32ns_64_1_1_U36_n_27,mul_32ns_32ns_64_1_1_U36_n_28,mul_32ns_32ns_64_1_1_U36_n_29,mul_32ns_32ns_64_1_1_U36_n_30,mul_32ns_32ns_64_1_1_U36_n_31,mul_32ns_32ns_64_1_1_U36_n_32,mul_32ns_32ns_64_1_1_U36_n_33,mul_32ns_32ns_64_1_1_U36_n_34,mul_32ns_32ns_64_1_1_U36_n_35,mul_32ns_32ns_64_1_1_U36_n_36,mul_32ns_32ns_64_1_1_U36_n_37,mul_32ns_32ns_64_1_1_U36_n_38,mul_32ns_32ns_64_1_1_U36_n_39,mul_32ns_32ns_64_1_1_U36_n_40,mul_32ns_32ns_64_1_1_U36_n_41,mul_32ns_32ns_64_1_1_U36_n_42,mul_32ns_32ns_64_1_1_U36_n_43,mul_32ns_32ns_64_1_1_U36_n_44,mul_32ns_32ns_64_1_1_U36_n_45,mul_32ns_32ns_64_1_1_U36_n_46,mul_32ns_32ns_64_1_1_U36_n_47,mul_32ns_32ns_64_1_1_U36_n_48,mul_32ns_32ns_64_1_1_U36_n_49,mul_32ns_32ns_64_1_1_U36_n_50,mul_32ns_32ns_64_1_1_U36_n_51,mul_32ns_32ns_64_1_1_U36_n_52,mul_32ns_32ns_64_1_1_U36_n_53,mul_32ns_32ns_64_1_1_U36_n_54,mul_32ns_32ns_64_1_1_U36_n_55,mul_32ns_32ns_64_1_1_U36_n_56,mul_32ns_32ns_64_1_1_U36_n_57,mul_32ns_32ns_64_1_1_U36_n_58,mul_32ns_32ns_64_1_1_U36_n_59,mul_32ns_32ns_64_1_1_U36_n_60,mul_32ns_32ns_64_1_1_U36_n_61,mul_32ns_32ns_64_1_1_U36_n_62,mul_32ns_32ns_64_1_1_U36_n_63,mul_32ns_32ns_64_1_1_U36_n_64,mul_32ns_32ns_64_1_1_U36_n_65,mul_32ns_32ns_64_1_1_U36_n_66,mul_32ns_32ns_64_1_1_U36_n_67}),
        .PCOUT(NLW_mul_ln73_reg_663_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln73_reg_663_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln73_reg_663_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_19),
        .Q(\mul_ln73_reg_663_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_114),
        .Q(\mul_ln73_reg_663_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_9),
        .Q(\mul_ln73_reg_663_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_104),
        .Q(\mul_ln73_reg_663_reg[10]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_8),
        .Q(\mul_ln73_reg_663_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_103),
        .Q(\mul_ln73_reg_663_reg[11]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_7),
        .Q(\mul_ln73_reg_663_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_102),
        .Q(\mul_ln73_reg_663_reg[12]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_6),
        .Q(\mul_ln73_reg_663_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_101),
        .Q(\mul_ln73_reg_663_reg[13]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_5),
        .Q(\mul_ln73_reg_663_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_100),
        .Q(\mul_ln73_reg_663_reg[14]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_4),
        .Q(\mul_ln73_reg_663_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_99),
        .Q(\mul_ln73_reg_663_reg[15]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_3),
        .Q(\mul_ln73_reg_663_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_98),
        .Q(\mul_ln73_reg_663_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_18),
        .Q(\mul_ln73_reg_663_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_113),
        .Q(\mul_ln73_reg_663_reg[1]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_17),
        .Q(\mul_ln73_reg_663_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_112),
        .Q(\mul_ln73_reg_663_reg[2]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_16),
        .Q(\mul_ln73_reg_663_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_111),
        .Q(\mul_ln73_reg_663_reg[3]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_15),
        .Q(\mul_ln73_reg_663_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_110),
        .Q(\mul_ln73_reg_663_reg[4]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_14),
        .Q(\mul_ln73_reg_663_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_109),
        .Q(\mul_ln73_reg_663_reg[5]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_13),
        .Q(\mul_ln73_reg_663_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_108),
        .Q(\mul_ln73_reg_663_reg[6]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_12),
        .Q(\mul_ln73_reg_663_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_107),
        .Q(\mul_ln73_reg_663_reg[7]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_11),
        .Q(\mul_ln73_reg_663_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_106),
        .Q(\mul_ln73_reg_663_reg[8]__0_n_3 ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_10),
        .Q(\mul_ln73_reg_663_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \mul_ln73_reg_663_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_32ns_32ns_64_1_1_U36_n_105),
        .Q(\mul_ln73_reg_663_reg[9]__0_n_3 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln73_reg_663_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({mul_32ns_32ns_64_1_1_U36_n_68,mul_32ns_32ns_64_1_1_U36_n_69,mul_32ns_32ns_64_1_1_U36_n_70,mul_32ns_32ns_64_1_1_U36_n_71,mul_32ns_32ns_64_1_1_U36_n_72,mul_32ns_32ns_64_1_1_U36_n_73,mul_32ns_32ns_64_1_1_U36_n_74,mul_32ns_32ns_64_1_1_U36_n_75,mul_32ns_32ns_64_1_1_U36_n_76,mul_32ns_32ns_64_1_1_U36_n_77,mul_32ns_32ns_64_1_1_U36_n_78,mul_32ns_32ns_64_1_1_U36_n_79,mul_32ns_32ns_64_1_1_U36_n_80,mul_32ns_32ns_64_1_1_U36_n_81,mul_32ns_32ns_64_1_1_U36_n_82,mul_32ns_32ns_64_1_1_U36_n_83,mul_32ns_32ns_64_1_1_U36_n_84,mul_32ns_32ns_64_1_1_U36_n_85,mul_32ns_32ns_64_1_1_U36_n_86,mul_32ns_32ns_64_1_1_U36_n_87,mul_32ns_32ns_64_1_1_U36_n_88,mul_32ns_32ns_64_1_1_U36_n_89,mul_32ns_32ns_64_1_1_U36_n_90,mul_32ns_32ns_64_1_1_U36_n_91,mul_32ns_32ns_64_1_1_U36_n_92,mul_32ns_32ns_64_1_1_U36_n_93,mul_32ns_32ns_64_1_1_U36_n_94,mul_32ns_32ns_64_1_1_U36_n_95,mul_32ns_32ns_64_1_1_U36_n_96,mul_32ns_32ns_64_1_1_U36_n_97}),
        .ACOUT(NLW_mul_ln73_reg_663_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,imgInput_cols_c20_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln73_reg_663_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln73_reg_663_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln73_reg_663_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln73_reg_663_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln73_reg_663_reg__0_OVERFLOW_UNCONNECTED),
        .P({mul_ln73_reg_663_reg__0_n_61,mul_ln73_reg_663_reg__0_n_62,mul_ln73_reg_663_reg__0_n_63,mul_ln73_reg_663_reg__0_n_64,mul_ln73_reg_663_reg__0_n_65,mul_ln73_reg_663_reg__0_n_66,mul_ln73_reg_663_reg__0_n_67,mul_ln73_reg_663_reg__0_n_68,mul_ln73_reg_663_reg__0_n_69,mul_ln73_reg_663_reg__0_n_70,mul_ln73_reg_663_reg__0_n_71,mul_ln73_reg_663_reg__0_n_72,mul_ln73_reg_663_reg__0_n_73,mul_ln73_reg_663_reg__0_n_74,mul_ln73_reg_663_reg__0_n_75,mul_ln73_reg_663_reg__0_n_76,mul_ln73_reg_663_reg__0_n_77,mul_ln73_reg_663_reg__0_n_78,mul_ln73_reg_663_reg__0_n_79,mul_ln73_reg_663_reg__0_n_80,mul_ln73_reg_663_reg__0_n_81,mul_ln73_reg_663_reg__0_n_82,mul_ln73_reg_663_reg__0_n_83,mul_ln73_reg_663_reg__0_n_84,mul_ln73_reg_663_reg__0_n_85,mul_ln73_reg_663_reg__0_n_86,mul_ln73_reg_663_reg__0_n_87,mul_ln73_reg_663_reg__0_n_88,mul_ln73_reg_663_reg__0_n_89,mul_ln73_reg_663_reg__0_n_90,mul_ln73_reg_663_reg__0_n_91,mul_ln73_reg_663_reg__0_n_92,mul_ln73_reg_663_reg__0_n_93,mul_ln73_reg_663_reg__0_n_94,mul_ln73_reg_663_reg__0_n_95,mul_ln73_reg_663_reg__0_n_96,mul_ln73_reg_663_reg__0_n_97,mul_ln73_reg_663_reg__0_n_98,mul_ln73_reg_663_reg__0_n_99,mul_ln73_reg_663_reg__0_n_100,mul_ln73_reg_663_reg__0_n_101,mul_ln73_reg_663_reg__0_n_102,mul_ln73_reg_663_reg__0_n_103,mul_ln73_reg_663_reg__0_n_104,mul_ln73_reg_663_reg__0_n_105,mul_ln73_reg_663_reg__0_n_106,mul_ln73_reg_663_reg__0_n_107,mul_ln73_reg_663_reg__0_n_108}),
        .PATTERNBDETECT(NLW_mul_ln73_reg_663_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln73_reg_663_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32ns_32ns_64_1_1_U36_n_115,mul_32ns_32ns_64_1_1_U36_n_116,mul_32ns_32ns_64_1_1_U36_n_117,mul_32ns_32ns_64_1_1_U36_n_118,mul_32ns_32ns_64_1_1_U36_n_119,mul_32ns_32ns_64_1_1_U36_n_120,mul_32ns_32ns_64_1_1_U36_n_121,mul_32ns_32ns_64_1_1_U36_n_122,mul_32ns_32ns_64_1_1_U36_n_123,mul_32ns_32ns_64_1_1_U36_n_124,mul_32ns_32ns_64_1_1_U36_n_125,mul_32ns_32ns_64_1_1_U36_n_126,mul_32ns_32ns_64_1_1_U36_n_127,mul_32ns_32ns_64_1_1_U36_n_128,mul_32ns_32ns_64_1_1_U36_n_129,mul_32ns_32ns_64_1_1_U36_n_130,mul_32ns_32ns_64_1_1_U36_n_131,mul_32ns_32ns_64_1_1_U36_n_132,mul_32ns_32ns_64_1_1_U36_n_133,mul_32ns_32ns_64_1_1_U36_n_134,mul_32ns_32ns_64_1_1_U36_n_135,mul_32ns_32ns_64_1_1_U36_n_136,mul_32ns_32ns_64_1_1_U36_n_137,mul_32ns_32ns_64_1_1_U36_n_138,mul_32ns_32ns_64_1_1_U36_n_139,mul_32ns_32ns_64_1_1_U36_n_140,mul_32ns_32ns_64_1_1_U36_n_141,mul_32ns_32ns_64_1_1_U36_n_142,mul_32ns_32ns_64_1_1_U36_n_143,mul_32ns_32ns_64_1_1_U36_n_144,mul_32ns_32ns_64_1_1_U36_n_145,mul_32ns_32ns_64_1_1_U36_n_146,mul_32ns_32ns_64_1_1_U36_n_147,mul_32ns_32ns_64_1_1_U36_n_148,mul_32ns_32ns_64_1_1_U36_n_149,mul_32ns_32ns_64_1_1_U36_n_150,mul_32ns_32ns_64_1_1_U36_n_151,mul_32ns_32ns_64_1_1_U36_n_152,mul_32ns_32ns_64_1_1_U36_n_153,mul_32ns_32ns_64_1_1_U36_n_154,mul_32ns_32ns_64_1_1_U36_n_155,mul_32ns_32ns_64_1_1_U36_n_156,mul_32ns_32ns_64_1_1_U36_n_157,mul_32ns_32ns_64_1_1_U36_n_158,mul_32ns_32ns_64_1_1_U36_n_159,mul_32ns_32ns_64_1_1_U36_n_160,mul_32ns_32ns_64_1_1_U36_n_161,mul_32ns_32ns_64_1_1_U36_n_162}),
        .PCOUT(NLW_mul_ln73_reg_663_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln73_reg_663_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    \op_assign_1_reg_819[7]_i_1 
       (.I0(icmp_ln128_reg_673_pp0_iter8_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(op_assign_1_reg_8190));
  FDRE \op_assign_1_reg_819_reg[0] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[0]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[1] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[1]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[2] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[2]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[3] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[3]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[4] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[4]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[5] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[5]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[6] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[6]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \op_assign_1_reg_819_reg[7] 
       (.C(ap_clk),
        .CE(op_assign_1_reg_8190),
        .D(p_0_in__0[7]),
        .Q(D[15]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_100
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[1]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[1]),
        .O(p_reg_reg_i_100_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_101
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[0]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[0]),
        .O(p_reg_reg_i_101_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_102
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[7]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[7]),
        .O(p_reg_reg_i_102_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_103
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[6]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[6]),
        .O(p_reg_reg_i_103_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_104
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[5]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[5]),
        .O(p_reg_reg_i_104_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_105
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[4]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[4]),
        .O(p_reg_reg_i_105_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_106
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[7]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[7]),
        .O(p_reg_reg_i_106_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_107
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[6]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[6]),
        .O(p_reg_reg_i_107_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_108
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[5]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[5]),
        .O(p_reg_reg_i_108_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_109
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[4]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[4]),
        .O(p_reg_reg_i_109_n_3));
  CARRY4 p_reg_reg_i_25
       (.CI(p_reg_reg_i_26_n_3),
        .CO({NLW_p_reg_reg_i_25_CO_UNCONNECTED[3:1],p_reg_reg_i_25_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_25_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_26
       (.CI(p_reg_reg_i_27_n_3),
        .CO({p_reg_reg_i_26_n_3,p_reg_reg_i_26_n_4,p_reg_reg_i_26_n_5,p_reg_reg_i_26_n_6}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_32_n_3,p_reg_reg_i_33__0_n_3,sext_ln157_3_fu_549_p1[9:8]}),
        .O(add_ln157_2_fu_553_p2[11:8]),
        .S({p_reg_reg_i_36_n_3,p_reg_reg_i_37_n_3,p_reg_reg_i_38_n_3,p_reg_reg_i_39_n_3}));
  CARRY4 p_reg_reg_i_27
       (.CI(p_reg_reg_i_28_n_3),
        .CO({p_reg_reg_i_27_n_3,p_reg_reg_i_27_n_4,p_reg_reg_i_27_n_5,p_reg_reg_i_27_n_6}),
        .CYINIT(1'b0),
        .DI(sext_ln157_3_fu_549_p1[7:4]),
        .O(add_ln157_2_fu_553_p2[7:4]),
        .S({p_reg_reg_i_44_n_3,p_reg_reg_i_45_n_3,p_reg_reg_i_46_n_3,p_reg_reg_i_47_n_3}));
  CARRY4 p_reg_reg_i_28
       (.CI(1'b0),
        .CO({p_reg_reg_i_28_n_3,p_reg_reg_i_28_n_4,p_reg_reg_i_28_n_5,p_reg_reg_i_28_n_6}),
        .CYINIT(1'b0),
        .DI(sext_ln157_3_fu_549_p1[3:0]),
        .O(add_ln157_2_fu_553_p2[3:0]),
        .S({p_reg_reg_i_52_n_3,p_reg_reg_i_53_n_3,p_reg_reg_i_54_n_3,p_reg_reg_i_55_n_3}));
  CARRY4 p_reg_reg_i_29
       (.CI(p_reg_reg_i_30_n_3),
        .CO({NLW_p_reg_reg_i_29_CO_UNCONNECTED[3:1],p_reg_reg_i_29_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_29_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_30
       (.CI(p_reg_reg_i_31_n_3),
        .CO({p_reg_reg_i_30_n_3,p_reg_reg_i_30_n_4,p_reg_reg_i_30_n_5,p_reg_reg_i_30_n_6}),
        .CYINIT(1'b0),
        .DI(zext_ln1347_reg_703_pp0_iter5_reg_reg[7:4]),
        .O(ret_28_fu_445_p20_out[7:4]),
        .S({p_reg_reg_i_56_n_3,p_reg_reg_i_57_n_3,p_reg_reg_i_58_n_3,p_reg_reg_i_59_n_3}));
  CARRY4 p_reg_reg_i_31
       (.CI(1'b0),
        .CO({p_reg_reg_i_31_n_3,p_reg_reg_i_31_n_4,p_reg_reg_i_31_n_5,p_reg_reg_i_31_n_6}),
        .CYINIT(1'b1),
        .DI(zext_ln1347_reg_703_pp0_iter5_reg_reg[3:0]),
        .O(ret_28_fu_445_p20_out[3:0]),
        .S({p_reg_reg_i_60_n_3,p_reg_reg_i_61_n_3,p_reg_reg_i_62_n_3,p_reg_reg_i_63_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_i_26_0),
        .I1(vg_reg_778),
        .O(p_reg_reg_i_32_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_33__0
       (.I0(vg_reg_778),
        .I1(p_reg_reg_i_26_0),
        .O(p_reg_reg_i_33__0_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_34
       (.I0(add_ln157_1_fu_537_p2[8]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[9]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_35
       (.I0(add_ln157_1_fu_537_p2[7]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[8]));
  LUT3 #(
    .INIT(8'h53)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_i_26_0),
        .I1(p_reg_reg_i_26_1),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_36_n_3));
  LUT3 #(
    .INIT(8'h74)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_i_26_0),
        .I1(vg_reg_778),
        .I2(add_ln157_1_fu_537_p2[9]),
        .O(p_reg_reg_i_37_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_38
       (.I0(add_ln157_1_fu_537_p2[8]),
        .I1(add_ln157_fu_488_p2[9]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_38_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_39
       (.I0(add_ln157_1_fu_537_p2[7]),
        .I1(add_ln157_fu_488_p2[8]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_39_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_40
       (.I0(add_ln157_1_fu_537_p2[6]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_41
       (.I0(add_ln157_1_fu_537_p2[5]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[6]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_42
       (.I0(add_ln157_1_fu_537_p2[4]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[5]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_43
       (.I0(add_ln157_1_fu_537_p2[3]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_44
       (.I0(add_ln157_1_fu_537_p2[6]),
        .I1(add_ln157_fu_488_p2[7]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_44_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_45
       (.I0(add_ln157_1_fu_537_p2[5]),
        .I1(add_ln157_fu_488_p2[6]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_45_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_46
       (.I0(add_ln157_1_fu_537_p2[4]),
        .I1(add_ln157_fu_488_p2[5]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_46_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_47
       (.I0(add_ln157_1_fu_537_p2[3]),
        .I1(add_ln157_fu_488_p2[4]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_47_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_48
       (.I0(add_ln157_1_fu_537_p2[2]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_49
       (.I0(add_ln157_1_fu_537_p2[1]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[2]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_50
       (.I0(add_ln157_1_fu_537_p2[0]),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[1]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_51
       (.I0(sext_ln157_2_fu_521_p1),
        .I1(vg_reg_778),
        .O(sext_ln157_3_fu_549_p1[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_52
       (.I0(add_ln157_1_fu_537_p2[2]),
        .I1(add_ln157_fu_488_p2[3]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_52_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_53
       (.I0(add_ln157_1_fu_537_p2[1]),
        .I1(add_ln157_fu_488_p2[2]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_53_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_54
       (.I0(add_ln157_1_fu_537_p2[0]),
        .I1(add_ln157_fu_488_p2[1]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_54_n_3));
  LUT3 #(
    .INIT(8'hCA)) 
    p_reg_reg_i_55
       (.I0(sext_ln157_2_fu_521_p1),
        .I1(add_ln157_fu_488_p2[0]),
        .I2(vg_reg_778),
        .O(p_reg_reg_i_55_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_56
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[7]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[7]),
        .O(p_reg_reg_i_56_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_57
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[6]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[6]),
        .O(p_reg_reg_i_57_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_58
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[5]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[5]),
        .O(p_reg_reg_i_58_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_59
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[4]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[4]),
        .O(p_reg_reg_i_59_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_60
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[3]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[3]),
        .O(p_reg_reg_i_60_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_61
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[2]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[2]),
        .O(p_reg_reg_i_61_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_62
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[1]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[1]),
        .O(p_reg_reg_i_62_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_63
       (.I0(zext_ln1347_reg_703_pp0_iter5_reg_reg[0]),
        .I1(zext_ln123_reg_696_pp0_iter5_reg_reg[0]),
        .O(p_reg_reg_i_63_n_3));
  CARRY4 p_reg_reg_i_69
       (.CI(1'b0),
        .CO({p_reg_reg_i_69_n_3,p_reg_reg_i_69_n_4,p_reg_reg_i_69_n_5,p_reg_reg_i_69_n_6}),
        .CYINIT(1'b1),
        .DI(zext_ln215_1_reg_750_pp0_iter5_reg[3:0]),
        .O({\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 [2:0],sext_ln157_2_fu_521_p1}),
        .S({p_reg_reg_i_88_n_3,p_reg_reg_i_89_n_3,p_reg_reg_i_90_n_3,p_reg_reg_i_91_n_3}));
  CARRY4 p_reg_reg_i_71
       (.CI(p_reg_reg_i_96_n_3),
        .CO({NLW_p_reg_reg_i_71_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_71_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_74
       (.CI(p_reg_reg_i_97_n_3),
        .CO({NLW_p_reg_reg_i_74_CO_UNCONNECTED[3:1],\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_74_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_88
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[3]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[3]),
        .O(p_reg_reg_i_88_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_89
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[2]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[2]),
        .O(p_reg_reg_i_89_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_90
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[1]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[1]),
        .O(p_reg_reg_i_90_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_91
       (.I0(zext_ln215_1_reg_750_pp0_iter5_reg[0]),
        .I1(zext_ln1347_reg_703_pp0_iter5_reg_reg[0]),
        .O(p_reg_reg_i_91_n_3));
  CARRY4 p_reg_reg_i_95
       (.CI(1'b0),
        .CO({p_reg_reg_i_95_n_3,p_reg_reg_i_95_n_4,p_reg_reg_i_95_n_5,p_reg_reg_i_95_n_6}),
        .CYINIT(1'b1),
        .DI(zext_ln123_reg_696_pp0_iter5_reg_reg[3:0]),
        .O(sext_ln157_fu_472_p1[3:0]),
        .S({p_reg_reg_i_98_n_3,p_reg_reg_i_99_n_3,p_reg_reg_i_100_n_3,p_reg_reg_i_101_n_3}));
  CARRY4 p_reg_reg_i_96
       (.CI(p_reg_reg_i_95_n_3),
        .CO({p_reg_reg_i_96_n_3,p_reg_reg_i_96_n_4,p_reg_reg_i_96_n_5,p_reg_reg_i_96_n_6}),
        .CYINIT(1'b0),
        .DI(zext_ln123_reg_696_pp0_iter5_reg_reg[7:4]),
        .O(sext_ln157_fu_472_p1[7:4]),
        .S({p_reg_reg_i_102_n_3,p_reg_reg_i_103_n_3,p_reg_reg_i_104_n_3,p_reg_reg_i_105_n_3}));
  CARRY4 p_reg_reg_i_97
       (.CI(p_reg_reg_i_69_n_3),
        .CO({p_reg_reg_i_97_n_3,p_reg_reg_i_97_n_4,p_reg_reg_i_97_n_5,p_reg_reg_i_97_n_6}),
        .CYINIT(1'b0),
        .DI(zext_ln215_1_reg_750_pp0_iter5_reg[7:4]),
        .O(\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0 [6:3]),
        .S({p_reg_reg_i_106_n_3,p_reg_reg_i_107_n_3,p_reg_reg_i_108_n_3,p_reg_reg_i_109_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_98
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[3]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[3]),
        .O(p_reg_reg_i_98_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_99
       (.I0(zext_ln123_reg_696_pp0_iter5_reg_reg[2]),
        .I1(zext_ln215_1_reg_750_pp0_iter5_reg[2]),
        .O(p_reg_reg_i_99_n_3));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[0]),
        .Q(r_V_reg_690_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[1]),
        .Q(r_V_reg_690_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[2]),
        .Q(r_V_reg_690_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[3]),
        .Q(r_V_reg_690_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[4]),
        .Q(r_V_reg_690_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[5]),
        .Q(r_V_reg_690_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[6]),
        .Q(r_V_reg_690_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690[7]),
        .Q(r_V_reg_690_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[0]),
        .Q(r_V_reg_690_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[1]),
        .Q(r_V_reg_690_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[2]),
        .Q(r_V_reg_690_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[3]),
        .Q(r_V_reg_690_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[4]),
        .Q(r_V_reg_690_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[5]),
        .Q(r_V_reg_690_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[6]),
        .Q(r_V_reg_690_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \r_V_reg_690_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_V_reg_690_pp0_iter2_reg[7]),
        .Q(r_V_reg_690_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[16]),
        .Q(r_V_reg_690[0]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[1] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[17]),
        .Q(r_V_reg_690[1]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[2] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[18]),
        .Q(r_V_reg_690[2]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[3] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[19]),
        .Q(r_V_reg_690[3]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[20]),
        .Q(r_V_reg_690[4]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[5] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[21]),
        .Q(r_V_reg_690[5]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[6] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[22]),
        .Q(r_V_reg_690[6]),
        .R(1'b0));
  FDRE \r_V_reg_690_reg[7] 
       (.C(ap_clk),
        .CE(b_V_reg_6770),
        .D(imgInput_data_dout[23]),
        .Q(r_V_reg_690[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h09000009)) 
    \vg_reg_778[0]_i_2 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6]),
        .I1(g_V_reg_684_pp0_iter4_reg[6]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0),
        .I3(g_V_reg_684_pp0_iter4_reg[7]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[7]),
        .O(\vg_reg_778[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vg_reg_778[0]_i_3 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I1(g_V_reg_684_pp0_iter4_reg[3]),
        .I2(g_V_reg_684_pp0_iter4_reg[5]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .I4(g_V_reg_684_pp0_iter4_reg[4]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .O(\vg_reg_778[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vg_reg_778[0]_i_4 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I1(g_V_reg_684_pp0_iter4_reg[0]),
        .I2(g_V_reg_684_pp0_iter4_reg[2]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I4(g_V_reg_684_pp0_iter4_reg[1]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .O(\vg_reg_778[0]_i_4_n_3 ));
  FDRE \vg_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(vg_fu_403_p2),
        .Q(vg_reg_778),
        .R(1'b0));
  CARRY4 \vg_reg_778_reg[0]_i_1 
       (.CI(1'b0),
        .CO({vg_fu_403_p2,\vg_reg_778_reg[0]_i_1_n_4 ,\vg_reg_778_reg[0]_i_1_n_5 ,\vg_reg_778_reg[0]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_vg_reg_778_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({xf_cv_icvSaturate8u_cv_U_n_61,\vg_reg_778[0]_i_2_n_3 ,\vg_reg_778[0]_i_3_n_3 ,\vg_reg_778[0]_i_4_n_3 }));
  LUT2 #(
    .INIT(4'h1)) 
    \vmin_V_reg_745[7]_i_1 
       (.I0(icmp_ln128_reg_673_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(vmin_V_reg_7450));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[0]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[1]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[2]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[3]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[4]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[5]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[6]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(vmin_V_reg_745[7]),
        .Q(vmin_V_reg_745_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[0]),
        .Q(vmin_V_reg_745[0]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[1]),
        .Q(vmin_V_reg_745[1]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[2]),
        .Q(vmin_V_reg_745[2]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[3]),
        .Q(vmin_V_reg_745[3]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[4]),
        .Q(vmin_V_reg_745[4]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[5]),
        .Q(vmin_V_reg_745[5]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[6]),
        .Q(vmin_V_reg_745[6]),
        .R(1'b0));
  FDRE \vmin_V_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(vmin_V_fu_348_p20_out[7]),
        .Q(vmin_V_reg_745[7]),
        .R(1'b0));
  colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U
       (.B(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0),
        .DI(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23),
        .Q(add_ln213_1_reg_766[0]),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .p_reg_reg(vmin_V_reg_745_pp0_iter5_reg[0]),
        .\q0_reg[0] (xf_cv_icvSaturate8u_cv_U_n_79),
        .\q0_reg[10] (xf_cv_icvSaturate8u_cv_U_n_65),
        .\q0_reg[10]_0 (xf_cv_icvSaturate8u_cv_U_n_89),
        .\q0_reg[11] (xf_cv_icvSaturate8u_cv_U_n_32),
        .\q0_reg[12] (p_0_in[6:0]),
        .\q0_reg[13] (xf_cv_icvSaturate8u_cv_U_n_33),
        .\q0_reg[14] (xf_cv_icvSaturate8u_cv_U_n_35),
        .\q0_reg[15] (xf_cv_icvSaturate8u_cv_U_n_34),
        .\q0_reg[1] (xf_cv_icvSaturate8u_cv_U_n_80),
        .\q0_reg[2] (xf_cv_icvSaturate8u_cv_U_n_81),
        .\q0_reg[3] (xf_cv_icvSaturate8u_cv_U_n_82),
        .\q0_reg[4] (xf_cv_icvSaturate8u_cv_U_n_83),
        .\q0_reg[5] (xf_cv_icvSaturate8u_cv_U_n_84),
        .\q0_reg[6] (xf_cv_icvSaturate8u_cv_U_n_85),
        .\q0_reg[7] (xf_cv_icvSaturate8u_cv_U_n_86),
        .\q0_reg[8] (xf_cv_icvSaturate8u_cv_U_n_87),
        .\q0_reg[9] (xf_cv_icvSaturate8u_cv_U_n_88),
        .q1_reg(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20),
        .q1_reg_0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21),
        .q1_reg_1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22));
  colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U
       (.A(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .\q0_reg[0] (xf_cv_icvSaturate8u_cv_U_n_66),
        .\q0_reg[10] (xf_cv_icvSaturate8u_cv_U_n_76),
        .\q0_reg[11] (xf_cv_icvSaturate8u_cv_U_n_77),
        .\q0_reg[12] (xf_cv_icvSaturate8u_cv_U_n_63),
        .\q0_reg[13] (xf_cv_icvSaturate8u_cv_U_n_64),
        .\q0_reg[13]_0 (xf_cv_icvSaturate8u_cv_U_n_78),
        .\q0_reg[14] (xf_cv_icvSaturate8u_cv_U_n_20),
        .\q0_reg[16] (xf_cv_icvSaturate8u_cv_U_n_29),
        .\q0_reg[17] (xf_cv_icvSaturate8u_cv_U_n_31),
        .\q0_reg[18] (xf_cv_icvSaturate8u_cv_U_n_30),
        .\q0_reg[1] (xf_cv_icvSaturate8u_cv_U_n_67),
        .\q0_reg[2] (xf_cv_icvSaturate8u_cv_U_n_68),
        .\q0_reg[3] (xf_cv_icvSaturate8u_cv_U_n_69),
        .\q0_reg[4] (xf_cv_icvSaturate8u_cv_U_n_70),
        .\q0_reg[5] (xf_cv_icvSaturate8u_cv_U_n_71),
        .\q0_reg[6] (xf_cv_icvSaturate8u_cv_U_n_72),
        .\q0_reg[7] (xf_cv_icvSaturate8u_cv_U_n_73),
        .\q0_reg[8] (xf_cv_icvSaturate8u_cv_U_n_74),
        .\q0_reg[9] (xf_cv_icvSaturate8u_cv_U_n_75),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6:0]),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .\zext_ln123_1_reg_730_reg[3] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26),
        .\zext_ln123_1_reg_730_reg[7] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24),
        .\zext_ln123_1_reg_730_reg[7]_0 (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25));
  LUT5 #(
    .INIT(32'h09000009)) 
    \vr_reg_772[0]_i_3 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6]),
        .I1(zext_ln1347_1_reg_735[6]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0),
        .I3(zext_ln1347_1_reg_735[7]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[7]),
        .O(\vr_reg_772[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vr_reg_772[0]_i_4 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I1(zext_ln1347_1_reg_735[3]),
        .I2(zext_ln1347_1_reg_735[5]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .I4(zext_ln1347_1_reg_735[4]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .O(\vr_reg_772[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \vr_reg_772[0]_i_5 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I1(zext_ln1347_1_reg_735[0]),
        .I2(zext_ln1347_1_reg_735[2]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I4(zext_ln1347_1_reg_735[1]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .O(\vr_reg_772[0]_i_5_n_3 ));
  FDRE \vr_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(add_ln213_1_reg_7660),
        .D(vr_fu_395_p2),
        .Q(vr_reg_772),
        .R(1'b0));
  CARRY4 \vr_reg_772_reg[0]_i_1 
       (.CI(1'b0),
        .CO({vr_fu_395_p2,\vr_reg_772_reg[0]_i_1_n_4 ,\vr_reg_772_reg[0]_i_1_n_5 ,\vr_reg_772_reg[0]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_vr_reg_772_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({xf_cv_icvSaturate8u_cv_U_n_61,\vr_reg_772[0]_i_3_n_3 ,\vr_reg_772[0]_i_4_n_3 ,\vr_reg_772[0]_i_5_n_3 }));
  colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv xf_cv_icvSaturate8u_cv_U
       (.A(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0[12]),
        .B(p_0_in),
        .D(vmin_V_fu_348_p20_out),
        .DI(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23),
        .I616(xf_cv_icvSaturate8u_cv_load_reg_719),
        .O({xf_cv_icvSaturate8u_cv_U_n_61,void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0}),
        .O289({xf_cv_icvSaturate8u_cv_U_n_36,xf_cv_icvSaturate8u_cv_U_n_37,xf_cv_icvSaturate8u_cv_U_n_38,xf_cv_icvSaturate8u_cv_U_n_39,xf_cv_icvSaturate8u_cv_U_n_40,xf_cv_icvSaturate8u_cv_U_n_41,xf_cv_icvSaturate8u_cv_U_n_42,xf_cv_icvSaturate8u_cv_U_n_43,xf_cv_icvSaturate8u_cv_U_n_44}),
        .Q(add_ln213_1_reg_766),
        .\add_ln213_1_reg_766_reg[7] (xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg),
        .\add_ln213_1_reg_766_reg[7]_0 (b_V_reg_677_pp0_iter4_reg),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(xf_cv_icvSaturate8u_cv_U_n_64),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter6_reg(xf_cv_icvSaturate8u_cv_U_n_65),
        .\b_V_reg_677_pp0_iter4_reg_reg[5] (add_ln213_1_fu_390_p2),
        .icmp_ln128_reg_673_pp0_iter2_reg(icmp_ln128_reg_673_pp0_iter2_reg),
        .icmp_ln128_reg_673_pp0_iter4_reg(icmp_ln128_reg_673_pp0_iter4_reg),
        .icmp_ln128_reg_673_pp0_iter9_reg(icmp_ln128_reg_673_pp0_iter9_reg),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .p_reg_reg(vmin_V_reg_745_pp0_iter5_reg),
        .p_reg_reg_i_1__0(xf_cv_icvSaturate8u_cv_U_n_32),
        .\q0[10]_i_3 (xf_cv_icvSaturate8u_cv_U_n_89),
        .\q0_reg[0]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_79),
        .\q0_reg[10] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24),
        .\q0_reg[10]_0 (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20),
        .\q0_reg[11] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26),
        .\q0_reg[12] (xf_cv_icvSaturate8u_cv_U_n_63),
        .\q0_reg[12]_0 (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25),
        .\q0_reg[1]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_80),
        .\q0_reg[2]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_81),
        .\q0_reg[3]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_82),
        .\q0_reg[4]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_83),
        .\q0_reg[5]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_84),
        .\q0_reg[6]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_85),
        .\q0_reg[7]_i_3__0 (xf_cv_icvSaturate8u_cv_U_n_86),
        .\q0_reg[8] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21),
        .\q0_reg[8]_i_4 (xf_cv_icvSaturate8u_cv_U_n_87),
        .\q0_reg[9] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22),
        .\q0_reg[9]_i_4 (xf_cv_icvSaturate8u_cv_U_n_88),
        .q1_reg(xf_cv_icvSaturate8u_cv_U_n_33),
        .q1_reg_0(xf_cv_icvSaturate8u_cv_U_n_34),
        .q1_reg_1(xf_cv_icvSaturate8u_cv_U_n_35),
        .q1_reg_2(ap_enable_reg_pp0_iter1_reg_n_3),
        .q1_reg_3(\icmp_ln128_reg_673_reg_n_3_[0] ),
        .q1_reg_4(ap_enable_reg_pp0_iter10_reg_n_3),
        .q1_reg_5(r_V_reg_690_pp0_iter3_reg),
        .q2_reg(b_V_reg_677),
        .q2_reg_0(g_V_reg_684),
        .rgb2hsv_data_full_n(rgb2hsv_data_full_n),
        .\vg_reg_778_reg[0] (zext_ln123_1_reg_730_reg),
        .\vmin_V_reg_745_reg[7] (b_V_reg_677_pp0_iter3_reg),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .\zext_ln123_1_reg_730_reg[7] (xf_cv_icvSaturate8u_cv_U_n_20),
        .\zext_ln123_1_reg_730_reg[7]_0 (xf_cv_icvSaturate8u_cv_U_n_29),
        .\zext_ln123_1_reg_730_reg[7]_1 (xf_cv_icvSaturate8u_cv_U_n_30),
        .\zext_ln123_1_reg_730_reg[7]_10 (xf_cv_icvSaturate8u_cv_U_n_73),
        .\zext_ln123_1_reg_730_reg[7]_11 (xf_cv_icvSaturate8u_cv_U_n_74),
        .\zext_ln123_1_reg_730_reg[7]_12 (xf_cv_icvSaturate8u_cv_U_n_75),
        .\zext_ln123_1_reg_730_reg[7]_13 (xf_cv_icvSaturate8u_cv_U_n_76),
        .\zext_ln123_1_reg_730_reg[7]_14 (xf_cv_icvSaturate8u_cv_U_n_77),
        .\zext_ln123_1_reg_730_reg[7]_15 (xf_cv_icvSaturate8u_cv_U_n_78),
        .\zext_ln123_1_reg_730_reg[7]_16 ({\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1] ,\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0] }),
        .\zext_ln123_1_reg_730_reg[7]_2 (xf_cv_icvSaturate8u_cv_U_n_31),
        .\zext_ln123_1_reg_730_reg[7]_3 (xf_cv_icvSaturate8u_cv_U_n_66),
        .\zext_ln123_1_reg_730_reg[7]_4 (xf_cv_icvSaturate8u_cv_U_n_67),
        .\zext_ln123_1_reg_730_reg[7]_5 (xf_cv_icvSaturate8u_cv_U_n_68),
        .\zext_ln123_1_reg_730_reg[7]_6 (xf_cv_icvSaturate8u_cv_U_n_69),
        .\zext_ln123_1_reg_730_reg[7]_7 (xf_cv_icvSaturate8u_cv_U_n_70),
        .\zext_ln123_1_reg_730_reg[7]_8 (xf_cv_icvSaturate8u_cv_U_n_71),
        .\zext_ln123_1_reg_730_reg[7]_9 (xf_cv_icvSaturate8u_cv_U_n_72));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[0]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[1]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[2]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[3]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[4]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[5]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[6]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(xf_cv_icvSaturate8u_cv_load_reg_719[7]),
        .Q(xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[0] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_44),
        .Q(zext_ln123_1_reg_730_reg[0]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[1] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_43),
        .Q(zext_ln123_1_reg_730_reg[1]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[2] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_42),
        .Q(zext_ln123_1_reg_730_reg[2]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[3] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_41),
        .Q(zext_ln123_1_reg_730_reg[3]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[4] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_40),
        .Q(zext_ln123_1_reg_730_reg[4]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[5] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_39),
        .Q(zext_ln123_1_reg_730_reg[5]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[6] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_38),
        .Q(zext_ln123_1_reg_730_reg[6]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[7] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_37),
        .Q(zext_ln123_1_reg_730_reg[7]),
        .R(1'b0));
  FDRE \zext_ln123_1_reg_730_reg[8] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(xf_cv_icvSaturate8u_cv_U_n_36),
        .Q(zext_ln123_1_reg_730_reg[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln123_reg_696[7]_i_1 
       (.I0(icmp_ln128_reg_673_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(zext_ln123_reg_696_reg0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[0]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[1]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[2]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[3]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[4]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[5]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[6]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_reg[7]),
        .Q(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7] ),
        .Q(zext_ln123_reg_696_pp0_iter4_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[0]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[1]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[2]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[3]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[4]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[5]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[6]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln123_reg_696_pp0_iter4_reg_reg[7]),
        .Q(zext_ln123_reg_696_pp0_iter5_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[0]),
        .Q(zext_ln123_reg_696_reg[0]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[1]),
        .Q(zext_ln123_reg_696_reg[1]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[2]),
        .Q(zext_ln123_reg_696_reg[2]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[3]),
        .Q(zext_ln123_reg_696_reg[3]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[4]),
        .Q(zext_ln123_reg_696_reg[4]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[5]),
        .Q(zext_ln123_reg_696_reg[5]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[6]),
        .Q(zext_ln123_reg_696_reg[6]),
        .R(1'b0));
  FDRE \zext_ln123_reg_696_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(b_V_reg_677[7]),
        .Q(zext_ln123_reg_696_reg[7]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[0]),
        .Q(zext_ln1347_1_reg_735[0]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[1] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[1]),
        .Q(zext_ln1347_1_reg_735[1]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[2] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[2]),
        .Q(zext_ln1347_1_reg_735[2]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[3] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[3]),
        .Q(zext_ln1347_1_reg_735[3]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[4] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[4]),
        .Q(zext_ln1347_1_reg_735[4]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[5] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[5]),
        .Q(zext_ln1347_1_reg_735[5]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[6] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[6]),
        .Q(zext_ln1347_1_reg_735[6]),
        .R(1'b0));
  FDRE \zext_ln1347_1_reg_735_reg[7] 
       (.C(ap_clk),
        .CE(vmin_V_reg_7450),
        .D(r_V_reg_690_pp0_iter3_reg[7]),
        .Q(zext_ln1347_1_reg_735[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[0]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[1]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[2]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[3]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[4]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[5]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[6]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1347_reg_703_reg[7]),
        .Q(\zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3 ));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3 ),
        .Q(zext_ln1347_reg_703_pp0_iter5_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[0]),
        .Q(zext_ln1347_reg_703_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[1]),
        .Q(zext_ln1347_reg_703_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[2]),
        .Q(zext_ln1347_reg_703_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[3]),
        .Q(zext_ln1347_reg_703_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[4]),
        .Q(zext_ln1347_reg_703_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[5]),
        .Q(zext_ln1347_reg_703_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[6]),
        .Q(zext_ln1347_reg_703_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1347_reg_703_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln123_reg_696_reg0),
        .D(g_V_reg_684[7]),
        .Q(zext_ln1347_reg_703_reg[7]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[0]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[1]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[2]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[3]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[4]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[5]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[6]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1347_1_reg_735[7]),
        .Q(zext_ln215_1_reg_750_pp0_iter5_reg[7]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb
   (A,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
    \zext_ln123_1_reg_730_reg[7] ,
    \zext_ln123_1_reg_730_reg[7]_0 ,
    \zext_ln123_1_reg_730_reg[3] ,
    \q0_reg[11] ,
    ap_clk,
    \q0_reg[10] ,
    \q0_reg[9] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[5] ,
    \q0_reg[4] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \q0_reg[1] ,
    \q0_reg[0] ,
    \q0_reg[13] ,
    \q0_reg[18] ,
    \q0_reg[17] ,
    \q0_reg[16] ,
    \q0_reg[14] ,
    \q0_reg[13]_0 ,
    \q0_reg[12] ,
    ap_enable_reg_pp0_iter5,
    ap_block_pp0_stage0_11001,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0);
  output [19:0]A;
  output void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  output \zext_ln123_1_reg_730_reg[7] ;
  output \zext_ln123_1_reg_730_reg[7]_0 ;
  output \zext_ln123_1_reg_730_reg[3] ;
  input \q0_reg[11] ;
  input ap_clk;
  input \q0_reg[10] ;
  input \q0_reg[9] ;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[6] ;
  input \q0_reg[5] ;
  input \q0_reg[4] ;
  input \q0_reg[3] ;
  input \q0_reg[2] ;
  input \q0_reg[1] ;
  input \q0_reg[0] ;
  input \q0_reg[13] ;
  input \q0_reg[18] ;
  input \q0_reg[17] ;
  input \q0_reg[16] ;
  input \q0_reg[14] ;
  input \q0_reg[13]_0 ;
  input \q0_reg[12] ;
  input ap_enable_reg_pp0_iter5;
  input ap_block_pp0_stage0_11001;
  input [6:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;

  wire [19:0]A;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire \q0_reg[0] ;
  wire \q0_reg[10] ;
  wire \q0_reg[11] ;
  wire \q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[14] ;
  wire \q0_reg[16] ;
  wire \q0_reg[17] ;
  wire \q0_reg[18] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire \q0_reg[9] ;
  wire [6:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  wire \zext_ln123_1_reg_730_reg[3] ;
  wire \zext_ln123_1_reg_730_reg[7] ;
  wire \zext_ln123_1_reg_730_reg[7]_0 ;

  colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom_U
       (.A(A),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[13]_1 (\q0_reg[13]_0 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[16]_0 (\q0_reg[16] ),
        .\q0_reg[17]_0 (\q0_reg[17] ),
        .\q0_reg[18]_0 (\q0_reg[18] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0),
        .\zext_ln123_1_reg_730_reg[3] (\zext_ln123_1_reg_730_reg[3] ),
        .\zext_ln123_1_reg_730_reg[7] (\zext_ln123_1_reg_730_reg[7] ),
        .\zext_ln123_1_reg_730_reg[7]_0 (\zext_ln123_1_reg_730_reg[7]_0 ));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom
   (A,
    ap_enable_reg_pp0_iter5_reg,
    \zext_ln123_1_reg_730_reg[7] ,
    \zext_ln123_1_reg_730_reg[7]_0 ,
    \zext_ln123_1_reg_730_reg[3] ,
    \q0_reg[11]_0 ,
    ap_clk,
    \q0_reg[10]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[18]_0 ,
    \q0_reg[17]_0 ,
    \q0_reg[16]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[13]_1 ,
    \q0_reg[12]_0 ,
    ap_enable_reg_pp0_iter5,
    ap_block_pp0_stage0_11001,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0);
  output [19:0]A;
  output ap_enable_reg_pp0_iter5_reg;
  output \zext_ln123_1_reg_730_reg[7] ;
  output \zext_ln123_1_reg_730_reg[7]_0 ;
  output \zext_ln123_1_reg_730_reg[3] ;
  input \q0_reg[11]_0 ;
  input ap_clk;
  input \q0_reg[10]_0 ;
  input \q0_reg[9]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[1]_0 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[13]_0 ;
  input \q0_reg[18]_0 ;
  input \q0_reg[17]_0 ;
  input \q0_reg[16]_0 ;
  input \q0_reg[14]_0 ;
  input \q0_reg[13]_1 ;
  input \q0_reg[12]_0 ;
  input ap_enable_reg_pp0_iter5;
  input ap_block_pp0_stage0_11001;
  input [6:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;

  wire [19:0]A;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire \q0[15]_i_1_n_3 ;
  wire \q0[15]_i_2__0_n_3 ;
  wire \q0[19]_i_2_n_3 ;
  wire \q0[19]_i_4_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[13]_1 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[16]_0 ;
  wire \q0_reg[17]_0 ;
  wire \q0_reg[18]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire [6:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  wire \zext_ln123_1_reg_730_reg[3] ;
  wire \zext_ln123_1_reg_730_reg[7] ;
  wire \zext_ln123_1_reg_730_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h0000000011155555)) 
    \q0[10]_i_7 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .O(\zext_ln123_1_reg_730_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[11]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter5_reg));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h0000557F)) 
    \q0[11]_i_5 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .O(\zext_ln123_1_reg_730_reg[3] ));
  LUT5 #(
    .INIT(32'h0000557F)) 
    \q0[12]_i_3 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .O(\zext_ln123_1_reg_730_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[15]_i_1 
       (.I0(\q0[15]_i_2__0_n_3 ),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6]),
        .O(\q0[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0376)) 
    \q0[15]_i_2__0 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I2(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .O(\q0[15]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \q0[19]_i_2 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[5]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3]),
        .I2(\q0[19]_i_4_n_3 ),
        .I3(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[2]),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[4]),
        .I5(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[6]),
        .O(\q0[19]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[19]_i_4 
       (.I0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[0]),
        .I1(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[1]),
        .O(\q0[19]_i_4_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[0]_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[10]_0 ),
        .Q(A[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[11]_0 ),
        .Q(A[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[12]_0 ),
        .Q(A[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[13]_1 ),
        .Q(A[13]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[14]_0 ),
        .Q(A[14]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0[15]_i_1_n_3 ),
        .Q(A[15]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[16]_0 ),
        .Q(A[16]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[17]_0 ),
        .Q(A[17]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[18]_0 ),
        .Q(A[18]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0[19]_i_2_n_3 ),
        .Q(A[19]),
        .R(\q0_reg[13]_0 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[1]_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[2]_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[3]_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[4]_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[5]_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[6]_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[7]_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[8]_0 ),
        .Q(A[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg),
        .D(\q0_reg[9]_0 ),
        .Q(A[9]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud
   (B,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    DI,
    \q0_reg[9] ,
    ap_clk,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[5] ,
    \q0_reg[4] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \q0_reg[1] ,
    \q0_reg[0] ,
    \q0_reg[10] ,
    \q0_reg[15] ,
    \q0_reg[14] ,
    \q0_reg[13] ,
    \q0_reg[11] ,
    \q0_reg[10]_0 ,
    ap_enable_reg_pp0_iter6,
    ap_block_pp0_stage0_11001,
    \q0_reg[12] ,
    Q,
    p_reg_reg);
  output [16:0]B;
  output q1_reg;
  output q1_reg_0;
  output q1_reg_1;
  output [0:0]DI;
  input \q0_reg[9] ;
  input ap_clk;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[6] ;
  input \q0_reg[5] ;
  input \q0_reg[4] ;
  input \q0_reg[3] ;
  input \q0_reg[2] ;
  input \q0_reg[1] ;
  input \q0_reg[0] ;
  input \q0_reg[10] ;
  input \q0_reg[15] ;
  input \q0_reg[14] ;
  input \q0_reg[13] ;
  input \q0_reg[11] ;
  input \q0_reg[10]_0 ;
  input ap_enable_reg_pp0_iter6;
  input ap_block_pp0_stage0_11001;
  input [6:0]\q0_reg[12] ;
  input [0:0]Q;
  input [0:0]p_reg_reg;

  wire [16:0]B;
  wire [0:0]DI;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire [0:0]p_reg_reg;
  wire \q0_reg[0] ;
  wire \q0_reg[10] ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11] ;
  wire [6:0]\q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire \q0_reg[15] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire \q0_reg[9] ;
  wire q1_reg;
  wire q1_reg_0;
  wire q1_reg_1;

  colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom_U
       (.B(B),
        .DI(DI),
        .Q(Q),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .p_reg_reg(p_reg_reg),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[15]_0 (\q0_reg[15] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .q1_reg(q1_reg),
        .q1_reg_0(q1_reg_0),
        .q1_reg_1(q1_reg_1));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom
   (B,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    DI,
    \q0_reg[9]_0 ,
    ap_clk,
    \q0_reg[8]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[10]_1 ,
    ap_enable_reg_pp0_iter6,
    ap_block_pp0_stage0_11001,
    \q0_reg[12]_0 ,
    Q,
    p_reg_reg);
  output [16:0]B;
  output q1_reg;
  output q1_reg_0;
  output q1_reg_1;
  output [0:0]DI;
  input \q0_reg[9]_0 ;
  input ap_clk;
  input \q0_reg[8]_0 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[1]_0 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[10]_0 ;
  input \q0_reg[15]_0 ;
  input \q0_reg[14]_0 ;
  input \q0_reg[13]_0 ;
  input \q0_reg[11]_0 ;
  input \q0_reg[10]_1 ;
  input ap_enable_reg_pp0_iter6;
  input ap_block_pp0_stage0_11001;
  input [6:0]\q0_reg[12]_0 ;
  input [0:0]Q;
  input [0:0]p_reg_reg;

  wire [16:0]B;
  wire [0:0]DI;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire [0:0]p_reg_reg;
  wire \q0[12]_i_1__0_n_3 ;
  wire \q0[12]_i_2__0_n_3 ;
  wire \q0[16]_i_2__0_n_3 ;
  wire \q0[16]_i_3_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[11]_0 ;
  wire [6:0]\q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire q1_reg;
  wire q1_reg_0;
  wire q1_reg_1;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0;

  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_12__1
       (.I0(Q),
        .I1(p_reg_reg),
        .O(DI));
  LUT6 #(
    .INIT(64'h5557FFFFFFFFFFFF)) 
    \q0[10]_i_3 
       (.I0(\q0_reg[12]_0 [4]),
        .I1(\q0_reg[12]_0 [2]),
        .I2(\q0_reg[12]_0 [0]),
        .I3(\q0_reg[12]_0 [1]),
        .I4(\q0_reg[12]_0 [3]),
        .I5(\q0_reg[12]_0 [5]),
        .O(q1_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[12]_i_1__0 
       (.I0(\q0[12]_i_2__0_n_3 ),
        .I1(\q0_reg[12]_0 [6]),
        .O(\q0[12]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h000000007FFF0754)) 
    \q0[12]_i_2__0 
       (.I0(\q0_reg[12]_0 [0]),
        .I1(\q0_reg[12]_0 [1]),
        .I2(\q0_reg[12]_0 [2]),
        .I3(\q0_reg[12]_0 [3]),
        .I4(\q0_reg[12]_0 [4]),
        .I5(\q0_reg[12]_0 [5]),
        .O(\q0[12]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \q0[16]_i_2__0 
       (.I0(\q0_reg[12]_0 [5]),
        .I1(\q0_reg[12]_0 [3]),
        .I2(\q0[16]_i_3_n_3 ),
        .I3(\q0_reg[12]_0 [2]),
        .I4(\q0_reg[12]_0 [4]),
        .I5(\q0_reg[12]_0 [6]),
        .O(\q0[16]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[16]_i_3 
       (.I0(\q0_reg[12]_0 [0]),
        .I1(\q0_reg[12]_0 [1]),
        .O(\q0[16]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \q0[8]_i_3 
       (.I0(\q0_reg[12]_0 [3]),
        .I1(\q0_reg[12]_0 [1]),
        .I2(\q0_reg[12]_0 [0]),
        .I3(\q0_reg[12]_0 [2]),
        .I4(\q0_reg[12]_0 [4]),
        .O(q1_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_block_pp0_stage0_11001),
        .O(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \q0[9]_i_3 
       (.I0(\q0_reg[12]_0 [2]),
        .I1(\q0_reg[12]_0 [0]),
        .I2(\q0_reg[12]_0 [1]),
        .I3(\q0_reg[12]_0 [3]),
        .O(q1_reg_1));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[0]_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[10]_1 ),
        .Q(B[10]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[11]_0 ),
        .Q(B[11]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0[12]_i_1__0_n_3 ),
        .Q(B[12]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[13]_0 ),
        .Q(B[13]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[14]_0 ),
        .Q(B[14]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[15]_0 ),
        .Q(B[15]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0[16]_i_2__0_n_3 ),
        .Q(B[16]),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[1]_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[2]_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[3]_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[4]_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[5]_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[6]_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[7]_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[8]_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0),
        .D(\q0_reg[9]_0 ),
        .Q(B[9]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv
   (I616,
    ap_block_pp0_stage0_11001,
    B,
    \zext_ln123_1_reg_730_reg[7] ,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0,
    \zext_ln123_1_reg_730_reg[7]_0 ,
    \zext_ln123_1_reg_730_reg[7]_1 ,
    \zext_ln123_1_reg_730_reg[7]_2 ,
    p_reg_reg_i_1__0,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    O289,
    D,
    \b_V_reg_677_pp0_iter4_reg_reg[5] ,
    O,
    \q0_reg[12] ,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter6_reg,
    \zext_ln123_1_reg_730_reg[7]_3 ,
    \zext_ln123_1_reg_730_reg[7]_4 ,
    \zext_ln123_1_reg_730_reg[7]_5 ,
    \zext_ln123_1_reg_730_reg[7]_6 ,
    \zext_ln123_1_reg_730_reg[7]_7 ,
    \zext_ln123_1_reg_730_reg[7]_8 ,
    \zext_ln123_1_reg_730_reg[7]_9 ,
    \zext_ln123_1_reg_730_reg[7]_10 ,
    \zext_ln123_1_reg_730_reg[7]_11 ,
    \zext_ln123_1_reg_730_reg[7]_12 ,
    \zext_ln123_1_reg_730_reg[7]_13 ,
    \zext_ln123_1_reg_730_reg[7]_14 ,
    \zext_ln123_1_reg_730_reg[7]_15 ,
    \q0_reg[0]_i_3__0 ,
    \q0_reg[1]_i_3__0 ,
    \q0_reg[2]_i_3__0 ,
    \q0_reg[3]_i_3__0 ,
    \q0_reg[4]_i_3__0 ,
    \q0_reg[5]_i_3__0 ,
    \q0_reg[6]_i_3__0 ,
    \q0_reg[7]_i_3__0 ,
    \q0_reg[8]_i_4 ,
    \q0_reg[9]_i_4 ,
    \q0[10]_i_3 ,
    ap_clk,
    icmp_ln128_reg_673_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4,
    icmp_ln128_reg_673_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5,
    q1_reg_2,
    imgInput_data_empty_n,
    q1_reg_3,
    rgb2hsv_data_full_n,
    q1_reg_4,
    icmp_ln128_reg_673_pp0_iter9_reg,
    DI,
    Q,
    p_reg_reg,
    q2_reg,
    q2_reg_0,
    \vmin_V_reg_745_reg[7] ,
    q1_reg_5,
    \vg_reg_778_reg[0] ,
    \add_ln213_1_reg_766_reg[7] ,
    \add_ln213_1_reg_766_reg[7]_0 ,
    A,
    \q0_reg[12]_0 ,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
    ap_enable_reg_pp0_iter6,
    \zext_ln123_1_reg_730_reg[7]_16 ,
    \q0_reg[10] ,
    \q0_reg[11] ,
    \q0_reg[8] ,
    \q0_reg[9] ,
    \q0_reg[10]_0 );
  output [7:0]I616;
  output ap_block_pp0_stage0_11001;
  output [7:0]B;
  output \zext_ln123_1_reg_730_reg[7] ;
  output [7:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  output \zext_ln123_1_reg_730_reg[7]_0 ;
  output \zext_ln123_1_reg_730_reg[7]_1 ;
  output \zext_ln123_1_reg_730_reg[7]_2 ;
  output p_reg_reg_i_1__0;
  output q1_reg;
  output q1_reg_0;
  output q1_reg_1;
  output [8:0]O289;
  output [7:0]D;
  output [7:0]\b_V_reg_677_pp0_iter4_reg_reg[5] ;
  output [1:0]O;
  output \q0_reg[12] ;
  output ap_enable_reg_pp0_iter5_reg;
  output ap_enable_reg_pp0_iter6_reg;
  output \zext_ln123_1_reg_730_reg[7]_3 ;
  output \zext_ln123_1_reg_730_reg[7]_4 ;
  output \zext_ln123_1_reg_730_reg[7]_5 ;
  output \zext_ln123_1_reg_730_reg[7]_6 ;
  output \zext_ln123_1_reg_730_reg[7]_7 ;
  output \zext_ln123_1_reg_730_reg[7]_8 ;
  output \zext_ln123_1_reg_730_reg[7]_9 ;
  output \zext_ln123_1_reg_730_reg[7]_10 ;
  output \zext_ln123_1_reg_730_reg[7]_11 ;
  output \zext_ln123_1_reg_730_reg[7]_12 ;
  output \zext_ln123_1_reg_730_reg[7]_13 ;
  output \zext_ln123_1_reg_730_reg[7]_14 ;
  output \zext_ln123_1_reg_730_reg[7]_15 ;
  output \q0_reg[0]_i_3__0 ;
  output \q0_reg[1]_i_3__0 ;
  output \q0_reg[2]_i_3__0 ;
  output \q0_reg[3]_i_3__0 ;
  output \q0_reg[4]_i_3__0 ;
  output \q0_reg[5]_i_3__0 ;
  output \q0_reg[6]_i_3__0 ;
  output \q0_reg[7]_i_3__0 ;
  output \q0_reg[8]_i_4 ;
  output \q0_reg[9]_i_4 ;
  output \q0[10]_i_3 ;
  input ap_clk;
  input icmp_ln128_reg_673_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter4;
  input icmp_ln128_reg_673_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter5;
  input q1_reg_2;
  input imgInput_data_empty_n;
  input q1_reg_3;
  input rgb2hsv_data_full_n;
  input q1_reg_4;
  input icmp_ln128_reg_673_pp0_iter9_reg;
  input [0:0]DI;
  input [7:0]Q;
  input [7:0]p_reg_reg;
  input [7:0]q2_reg;
  input [7:0]q2_reg_0;
  input [7:0]\vmin_V_reg_745_reg[7] ;
  input [7:0]q1_reg_5;
  input [8:0]\vg_reg_778_reg[0] ;
  input [7:0]\add_ln213_1_reg_766_reg[7] ;
  input [7:0]\add_ln213_1_reg_766_reg[7]_0 ;
  input [0:0]A;
  input \q0_reg[12]_0 ;
  input void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  input ap_enable_reg_pp0_iter6;
  input [7:0]\zext_ln123_1_reg_730_reg[7]_16 ;
  input \q0_reg[10] ;
  input \q0_reg[11] ;
  input \q0_reg[8] ;
  input \q0_reg[9] ;
  input \q0_reg[10]_0 ;

  wire [0:0]A;
  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]I616;
  wire [1:0]O;
  wire [8:0]O289;
  wire [7:0]Q;
  wire [7:0]\add_ln213_1_reg_766_reg[7] ;
  wire [7:0]\add_ln213_1_reg_766_reg[7]_0 ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_reg;
  wire [7:0]\b_V_reg_677_pp0_iter4_reg_reg[5] ;
  wire icmp_ln128_reg_673_pp0_iter2_reg;
  wire icmp_ln128_reg_673_pp0_iter4_reg;
  wire icmp_ln128_reg_673_pp0_iter9_reg;
  wire imgInput_data_empty_n;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_1__0;
  wire \q0[10]_i_3 ;
  wire \q0_reg[0]_i_3__0 ;
  wire \q0_reg[10] ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11] ;
  wire \q0_reg[12] ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[1]_i_3__0 ;
  wire \q0_reg[2]_i_3__0 ;
  wire \q0_reg[3]_i_3__0 ;
  wire \q0_reg[4]_i_3__0 ;
  wire \q0_reg[5]_i_3__0 ;
  wire \q0_reg[6]_i_3__0 ;
  wire \q0_reg[7]_i_3__0 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_i_4 ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_i_4 ;
  wire q1_reg;
  wire q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_2;
  wire q1_reg_3;
  wire q1_reg_4;
  wire [7:0]q1_reg_5;
  wire [7:0]q2_reg;
  wire [7:0]q2_reg_0;
  wire rgb2hsv_data_full_n;
  wire [8:0]\vg_reg_778_reg[0] ;
  wire [7:0]\vmin_V_reg_745_reg[7] ;
  wire [7:0]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  wire \zext_ln123_1_reg_730_reg[7] ;
  wire \zext_ln123_1_reg_730_reg[7]_0 ;
  wire \zext_ln123_1_reg_730_reg[7]_1 ;
  wire \zext_ln123_1_reg_730_reg[7]_10 ;
  wire \zext_ln123_1_reg_730_reg[7]_11 ;
  wire \zext_ln123_1_reg_730_reg[7]_12 ;
  wire \zext_ln123_1_reg_730_reg[7]_13 ;
  wire \zext_ln123_1_reg_730_reg[7]_14 ;
  wire \zext_ln123_1_reg_730_reg[7]_15 ;
  wire [7:0]\zext_ln123_1_reg_730_reg[7]_16 ;
  wire \zext_ln123_1_reg_730_reg[7]_2 ;
  wire \zext_ln123_1_reg_730_reg[7]_3 ;
  wire \zext_ln123_1_reg_730_reg[7]_4 ;
  wire \zext_ln123_1_reg_730_reg[7]_5 ;
  wire \zext_ln123_1_reg_730_reg[7]_6 ;
  wire \zext_ln123_1_reg_730_reg[7]_7 ;
  wire \zext_ln123_1_reg_730_reg[7]_8 ;
  wire \zext_ln123_1_reg_730_reg[7]_9 ;

  colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U
       (.A(A),
        .D(D),
        .DI(DI),
        .I616(I616),
        .O(B[3:0]),
        .O289(O289),
        .Q(Q),
        .\add_ln213_1_reg_766_reg[7] (\add_ln213_1_reg_766_reg[7] ),
        .\add_ln213_1_reg_766_reg[7]_0 (\add_ln213_1_reg_766_reg[7]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_block_pp0_stage0_11001),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg),
        .\b_V_reg_677_pp0_iter4_reg_reg[5] (\b_V_reg_677_pp0_iter4_reg_reg[5] ),
        .icmp_ln128_reg_673_pp0_iter2_reg(icmp_ln128_reg_673_pp0_iter2_reg),
        .icmp_ln128_reg_673_pp0_iter4_reg(icmp_ln128_reg_673_pp0_iter4_reg),
        .icmp_ln128_reg_673_pp0_iter9_reg(icmp_ln128_reg_673_pp0_iter9_reg),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_i_1__0_0(p_reg_reg_i_1__0),
        .\q0[10]_i_3 (\q0[10]_i_3 ),
        .\q0_reg[0]_i_3__0_0 (\q0_reg[0]_i_3__0 ),
        .\q0_reg[10] (\q0_reg[10] ),
        .\q0_reg[10]_0 (\q0_reg[10]_0 ),
        .\q0_reg[11] (\q0_reg[11] ),
        .\q0_reg[12] (\q0_reg[12] ),
        .\q0_reg[12]_0 (\q0_reg[12]_0 ),
        .\q0_reg[1]_i_3__0_0 (\q0_reg[1]_i_3__0 ),
        .\q0_reg[2]_i_3__0_0 (\q0_reg[2]_i_3__0 ),
        .\q0_reg[3]_i_3__0_0 (\q0_reg[3]_i_3__0 ),
        .\q0_reg[4]_i_3__0_0 (\q0_reg[4]_i_3__0 ),
        .\q0_reg[5]_i_3__0_0 (\q0_reg[5]_i_3__0 ),
        .\q0_reg[6]_i_3__0_0 (\q0_reg[6]_i_3__0 ),
        .\q0_reg[7]_i_3__0_0 (\q0_reg[7]_i_3__0 ),
        .\q0_reg[8] (\q0_reg[8] ),
        .\q0_reg[8]_i_4_0 (\q0_reg[8]_i_4 ),
        .\q0_reg[9] (\q0_reg[9] ),
        .\q0_reg[9]_i_4_0 (\q0_reg[9]_i_4 ),
        .q1_reg_0(B[7:4]),
        .q1_reg_1(q1_reg),
        .q1_reg_2(q1_reg_0),
        .q1_reg_3(q1_reg_1),
        .q1_reg_4(q1_reg_2),
        .q1_reg_5(q1_reg_3),
        .q1_reg_6(q1_reg_4),
        .q1_reg_7(q1_reg_5),
        .q2_reg_0(q2_reg),
        .q2_reg_1(q2_reg_0),
        .rgb2hsv_data_full_n(rgb2hsv_data_full_n),
        .\vg_reg_778_reg[0] (\vg_reg_778_reg[0] ),
        .\vmin_V_reg_745_reg[7] (\vmin_V_reg_745_reg[7] ),
        .void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .\zext_ln123_1_reg_730_reg[3] (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[3:0]),
        .\zext_ln123_1_reg_730_reg[7] (\zext_ln123_1_reg_730_reg[7] ),
        .\zext_ln123_1_reg_730_reg[7]_0 (void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0[7:4]),
        .\zext_ln123_1_reg_730_reg[7]_1 (\zext_ln123_1_reg_730_reg[7]_0 ),
        .\zext_ln123_1_reg_730_reg[7]_10 (\zext_ln123_1_reg_730_reg[7]_9 ),
        .\zext_ln123_1_reg_730_reg[7]_11 (\zext_ln123_1_reg_730_reg[7]_10 ),
        .\zext_ln123_1_reg_730_reg[7]_12 (\zext_ln123_1_reg_730_reg[7]_11 ),
        .\zext_ln123_1_reg_730_reg[7]_13 (\zext_ln123_1_reg_730_reg[7]_12 ),
        .\zext_ln123_1_reg_730_reg[7]_14 (\zext_ln123_1_reg_730_reg[7]_13 ),
        .\zext_ln123_1_reg_730_reg[7]_15 (\zext_ln123_1_reg_730_reg[7]_14 ),
        .\zext_ln123_1_reg_730_reg[7]_16 (\zext_ln123_1_reg_730_reg[7]_15 ),
        .\zext_ln123_1_reg_730_reg[7]_17 (\zext_ln123_1_reg_730_reg[7]_16 ),
        .\zext_ln123_1_reg_730_reg[7]_2 (\zext_ln123_1_reg_730_reg[7]_1 ),
        .\zext_ln123_1_reg_730_reg[7]_3 (\zext_ln123_1_reg_730_reg[7]_2 ),
        .\zext_ln123_1_reg_730_reg[7]_4 (\zext_ln123_1_reg_730_reg[7]_3 ),
        .\zext_ln123_1_reg_730_reg[7]_5 (\zext_ln123_1_reg_730_reg[7]_4 ),
        .\zext_ln123_1_reg_730_reg[7]_6 (\zext_ln123_1_reg_730_reg[7]_5 ),
        .\zext_ln123_1_reg_730_reg[7]_7 (\zext_ln123_1_reg_730_reg[7]_6 ),
        .\zext_ln123_1_reg_730_reg[7]_8 (\zext_ln123_1_reg_730_reg[7]_7 ),
        .\zext_ln123_1_reg_730_reg[7]_9 (\zext_ln123_1_reg_730_reg[7]_8 ),
        .\zext_ln123_1_reg_730_reg[8] (O));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom
   (I616,
    ap_enable_reg_pp0_iter1_reg,
    O,
    q1_reg_0,
    \zext_ln123_1_reg_730_reg[7] ,
    \zext_ln123_1_reg_730_reg[7]_0 ,
    \zext_ln123_1_reg_730_reg[7]_1 ,
    \zext_ln123_1_reg_730_reg[3] ,
    \zext_ln123_1_reg_730_reg[7]_2 ,
    \zext_ln123_1_reg_730_reg[7]_3 ,
    p_reg_reg_i_1__0_0,
    q1_reg_1,
    q1_reg_2,
    q1_reg_3,
    O289,
    D,
    \b_V_reg_677_pp0_iter4_reg_reg[5] ,
    \zext_ln123_1_reg_730_reg[8] ,
    \q0_reg[12] ,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter6_reg,
    \zext_ln123_1_reg_730_reg[7]_4 ,
    \zext_ln123_1_reg_730_reg[7]_5 ,
    \zext_ln123_1_reg_730_reg[7]_6 ,
    \zext_ln123_1_reg_730_reg[7]_7 ,
    \zext_ln123_1_reg_730_reg[7]_8 ,
    \zext_ln123_1_reg_730_reg[7]_9 ,
    \zext_ln123_1_reg_730_reg[7]_10 ,
    \zext_ln123_1_reg_730_reg[7]_11 ,
    \zext_ln123_1_reg_730_reg[7]_12 ,
    \zext_ln123_1_reg_730_reg[7]_13 ,
    \zext_ln123_1_reg_730_reg[7]_14 ,
    \zext_ln123_1_reg_730_reg[7]_15 ,
    \zext_ln123_1_reg_730_reg[7]_16 ,
    \q0_reg[0]_i_3__0_0 ,
    \q0_reg[1]_i_3__0_0 ,
    \q0_reg[2]_i_3__0_0 ,
    \q0_reg[3]_i_3__0_0 ,
    \q0_reg[4]_i_3__0_0 ,
    \q0_reg[5]_i_3__0_0 ,
    \q0_reg[6]_i_3__0_0 ,
    \q0_reg[7]_i_3__0_0 ,
    \q0_reg[8]_i_4_0 ,
    \q0_reg[9]_i_4_0 ,
    \q0[10]_i_3 ,
    ap_clk,
    icmp_ln128_reg_673_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4,
    icmp_ln128_reg_673_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5,
    q1_reg_4,
    imgInput_data_empty_n,
    q1_reg_5,
    rgb2hsv_data_full_n,
    q1_reg_6,
    icmp_ln128_reg_673_pp0_iter9_reg,
    DI,
    Q,
    p_reg_reg,
    q2_reg_0,
    q2_reg_1,
    \vmin_V_reg_745_reg[7] ,
    q1_reg_7,
    \vg_reg_778_reg[0] ,
    \add_ln213_1_reg_766_reg[7] ,
    \add_ln213_1_reg_766_reg[7]_0 ,
    A,
    \q0_reg[12]_0 ,
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
    ap_enable_reg_pp0_iter6,
    \zext_ln123_1_reg_730_reg[7]_17 ,
    \q0_reg[10] ,
    \q0_reg[11] ,
    \q0_reg[8] ,
    \q0_reg[9] ,
    \q0_reg[10]_0 );
  output [7:0]I616;
  output ap_enable_reg_pp0_iter1_reg;
  output [3:0]O;
  output [3:0]q1_reg_0;
  output \zext_ln123_1_reg_730_reg[7] ;
  output [3:0]\zext_ln123_1_reg_730_reg[7]_0 ;
  output \zext_ln123_1_reg_730_reg[7]_1 ;
  output [3:0]\zext_ln123_1_reg_730_reg[3] ;
  output \zext_ln123_1_reg_730_reg[7]_2 ;
  output \zext_ln123_1_reg_730_reg[7]_3 ;
  output p_reg_reg_i_1__0_0;
  output q1_reg_1;
  output q1_reg_2;
  output q1_reg_3;
  output [8:0]O289;
  output [7:0]D;
  output [7:0]\b_V_reg_677_pp0_iter4_reg_reg[5] ;
  output [1:0]\zext_ln123_1_reg_730_reg[8] ;
  output \q0_reg[12] ;
  output ap_enable_reg_pp0_iter5_reg;
  output ap_enable_reg_pp0_iter6_reg;
  output \zext_ln123_1_reg_730_reg[7]_4 ;
  output \zext_ln123_1_reg_730_reg[7]_5 ;
  output \zext_ln123_1_reg_730_reg[7]_6 ;
  output \zext_ln123_1_reg_730_reg[7]_7 ;
  output \zext_ln123_1_reg_730_reg[7]_8 ;
  output \zext_ln123_1_reg_730_reg[7]_9 ;
  output \zext_ln123_1_reg_730_reg[7]_10 ;
  output \zext_ln123_1_reg_730_reg[7]_11 ;
  output \zext_ln123_1_reg_730_reg[7]_12 ;
  output \zext_ln123_1_reg_730_reg[7]_13 ;
  output \zext_ln123_1_reg_730_reg[7]_14 ;
  output \zext_ln123_1_reg_730_reg[7]_15 ;
  output \zext_ln123_1_reg_730_reg[7]_16 ;
  output \q0_reg[0]_i_3__0_0 ;
  output \q0_reg[1]_i_3__0_0 ;
  output \q0_reg[2]_i_3__0_0 ;
  output \q0_reg[3]_i_3__0_0 ;
  output \q0_reg[4]_i_3__0_0 ;
  output \q0_reg[5]_i_3__0_0 ;
  output \q0_reg[6]_i_3__0_0 ;
  output \q0_reg[7]_i_3__0_0 ;
  output \q0_reg[8]_i_4_0 ;
  output \q0_reg[9]_i_4_0 ;
  output \q0[10]_i_3 ;
  input ap_clk;
  input icmp_ln128_reg_673_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter4;
  input icmp_ln128_reg_673_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter5;
  input q1_reg_4;
  input imgInput_data_empty_n;
  input q1_reg_5;
  input rgb2hsv_data_full_n;
  input q1_reg_6;
  input icmp_ln128_reg_673_pp0_iter9_reg;
  input [0:0]DI;
  input [7:0]Q;
  input [7:0]p_reg_reg;
  input [7:0]q2_reg_0;
  input [7:0]q2_reg_1;
  input [7:0]\vmin_V_reg_745_reg[7] ;
  input [7:0]q1_reg_7;
  input [8:0]\vg_reg_778_reg[0] ;
  input [7:0]\add_ln213_1_reg_766_reg[7] ;
  input [7:0]\add_ln213_1_reg_766_reg[7]_0 ;
  input [0:0]A;
  input \q0_reg[12]_0 ;
  input void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  input ap_enable_reg_pp0_iter6;
  input [7:0]\zext_ln123_1_reg_730_reg[7]_17 ;
  input \q0_reg[10] ;
  input \q0_reg[11] ;
  input \q0_reg[8] ;
  input \q0_reg[9] ;
  input \q0_reg[10]_0 ;

  wire [0:0]A;
  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]I616;
  wire [3:0]O;
  wire [8:0]O289;
  wire [7:0]Q;
  wire \add_ln213_1_reg_766[3]_i_2_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_3_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_4_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_5_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_6_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_7_n_3 ;
  wire \add_ln213_1_reg_766[3]_i_8_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_3_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_4_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_5_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_6_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_7_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_8_n_3 ;
  wire \add_ln213_1_reg_766[7]_i_9_n_3 ;
  wire \add_ln213_1_reg_766_reg[3]_i_1_n_3 ;
  wire \add_ln213_1_reg_766_reg[3]_i_1_n_4 ;
  wire \add_ln213_1_reg_766_reg[3]_i_1_n_5 ;
  wire \add_ln213_1_reg_766_reg[3]_i_1_n_6 ;
  wire [7:0]\add_ln213_1_reg_766_reg[7] ;
  wire [7:0]\add_ln213_1_reg_766_reg[7]_0 ;
  wire \add_ln213_1_reg_766_reg[7]_i_2_n_4 ;
  wire \add_ln213_1_reg_766_reg[7]_i_2_n_5 ;
  wire \add_ln213_1_reg_766_reg[7]_i_2_n_6 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_reg;
  wire [7:0]\b_V_reg_677_pp0_iter4_reg_reg[5] ;
  wire icmp_ln128_reg_673_pp0_iter2_reg;
  wire icmp_ln128_reg_673_pp0_iter4_reg;
  wire icmp_ln128_reg_673_pp0_iter9_reg;
  wire imgInput_data_empty_n;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_i_10__0_n_3;
  wire p_reg_reg_i_11__0_n_3;
  wire p_reg_reg_i_13__0_n_3;
  wire p_reg_reg_i_14__0_n_3;
  wire p_reg_reg_i_15__0_n_3;
  wire p_reg_reg_i_16__1_n_3;
  wire p_reg_reg_i_1__0_0;
  wire p_reg_reg_i_1__0_n_4;
  wire p_reg_reg_i_1__0_n_5;
  wire p_reg_reg_i_1__0_n_6;
  wire p_reg_reg_i_2__0_n_3;
  wire p_reg_reg_i_2__0_n_4;
  wire p_reg_reg_i_2__0_n_5;
  wire p_reg_reg_i_2__0_n_6;
  wire p_reg_reg_i_3_n_3;
  wire p_reg_reg_i_4__0_n_3;
  wire p_reg_reg_i_5__0_n_3;
  wire p_reg_reg_i_6__0_n_3;
  wire p_reg_reg_i_7__0_n_3;
  wire p_reg_reg_i_8__0_n_3;
  wire p_reg_reg_i_9__0_n_3;
  wire \q0[0]_i_4__0_n_3 ;
  wire \q0[0]_i_4_n_3 ;
  wire \q0[0]_i_5__0_n_3 ;
  wire \q0[0]_i_5_n_3 ;
  wire \q0[0]_i_6__0_n_3 ;
  wire \q0[0]_i_6_n_3 ;
  wire \q0[0]_i_7__0_n_3 ;
  wire \q0[0]_i_7_n_3 ;
  wire \q0[10]_i_2_n_3 ;
  wire \q0[10]_i_3 ;
  wire \q0[10]_i_4_n_3 ;
  wire \q0[10]_i_5_n_3 ;
  wire \q0[10]_i_6_n_3 ;
  wire \q0[11]_i_10_n_3 ;
  wire \q0[11]_i_11_n_3 ;
  wire \q0[11]_i_2__0_n_3 ;
  wire \q0[11]_i_6_n_3 ;
  wire \q0[11]_i_7_n_3 ;
  wire \q0[11]_i_8_n_3 ;
  wire \q0[11]_i_9_n_3 ;
  wire \q0[12]_i_2_n_3 ;
  wire \q0[13]_i_2__0_n_3 ;
  wire \q0[13]_i_2_n_3 ;
  wire \q0[14]_i_2__0_n_3 ;
  wire \q0[14]_i_2_n_3 ;
  wire \q0[15]_i_2_n_3 ;
  wire \q0[16]_i_2_n_3 ;
  wire \q0[17]_i_2_n_3 ;
  wire \q0[18]_i_2_n_3 ;
  wire \q0[19]_i_5_n_3 ;
  wire \q0[19]_i_6_n_3 ;
  wire \q0[19]_i_7_n_3 ;
  wire \q0[19]_i_8_n_3 ;
  wire \q0[1]_i_4__0_n_3 ;
  wire \q0[1]_i_4_n_3 ;
  wire \q0[1]_i_5__0_n_3 ;
  wire \q0[1]_i_5_n_3 ;
  wire \q0[1]_i_6__0_n_3 ;
  wire \q0[1]_i_6_n_3 ;
  wire \q0[1]_i_7__0_n_3 ;
  wire \q0[1]_i_7_n_3 ;
  wire \q0[2]_i_4__0_n_3 ;
  wire \q0[2]_i_4_n_3 ;
  wire \q0[2]_i_5__0_n_3 ;
  wire \q0[2]_i_5_n_3 ;
  wire \q0[2]_i_6__0_n_3 ;
  wire \q0[2]_i_6_n_3 ;
  wire \q0[2]_i_7__0_n_3 ;
  wire \q0[2]_i_7_n_3 ;
  wire \q0[3]_i_4__0_n_3 ;
  wire \q0[3]_i_4_n_3 ;
  wire \q0[3]_i_5__0_n_3 ;
  wire \q0[3]_i_5_n_3 ;
  wire \q0[3]_i_6__0_n_3 ;
  wire \q0[3]_i_6_n_3 ;
  wire \q0[3]_i_7__0_n_3 ;
  wire \q0[3]_i_7_n_3 ;
  wire \q0[4]_i_4__0_n_3 ;
  wire \q0[4]_i_4_n_3 ;
  wire \q0[4]_i_5__0_n_3 ;
  wire \q0[4]_i_5_n_3 ;
  wire \q0[4]_i_6__0_n_3 ;
  wire \q0[4]_i_6_n_3 ;
  wire \q0[4]_i_7__0_n_3 ;
  wire \q0[4]_i_7_n_3 ;
  wire \q0[5]_i_4__0_n_3 ;
  wire \q0[5]_i_4_n_3 ;
  wire \q0[5]_i_5__0_n_3 ;
  wire \q0[5]_i_5_n_3 ;
  wire \q0[5]_i_6__0_n_3 ;
  wire \q0[5]_i_6_n_3 ;
  wire \q0[5]_i_7__0_n_3 ;
  wire \q0[5]_i_7_n_3 ;
  wire \q0[6]_i_4__0_n_3 ;
  wire \q0[6]_i_4_n_3 ;
  wire \q0[6]_i_5__0_n_3 ;
  wire \q0[6]_i_5_n_3 ;
  wire \q0[6]_i_6__0_n_3 ;
  wire \q0[6]_i_6_n_3 ;
  wire \q0[6]_i_7__0_n_3 ;
  wire \q0[6]_i_7_n_3 ;
  wire \q0[7]_i_4__0_n_3 ;
  wire \q0[7]_i_4_n_3 ;
  wire \q0[7]_i_5__0_n_3 ;
  wire \q0[7]_i_5_n_3 ;
  wire \q0[7]_i_6__0_n_3 ;
  wire \q0[7]_i_6_n_3 ;
  wire \q0[7]_i_7__0_n_3 ;
  wire \q0[7]_i_7_n_3 ;
  wire \q0[8]_i_2_n_3 ;
  wire \q0[8]_i_4_n_3 ;
  wire \q0[8]_i_5__0_n_3 ;
  wire \q0[8]_i_5_n_3 ;
  wire \q0[8]_i_6__0_n_3 ;
  wire \q0[8]_i_6_n_3 ;
  wire \q0[8]_i_7_n_3 ;
  wire \q0[9]_i_4_n_3 ;
  wire \q0[9]_i_5__0_n_3 ;
  wire \q0[9]_i_5_n_3 ;
  wire \q0[9]_i_6__0_n_3 ;
  wire \q0[9]_i_6_n_3 ;
  wire \q0[9]_i_7_n_3 ;
  wire \q0_reg[0]_i_2__0_n_3 ;
  wire \q0_reg[0]_i_2_n_3 ;
  wire \q0_reg[0]_i_3__0_0 ;
  wire \q0_reg[0]_i_3__0_n_3 ;
  wire \q0_reg[0]_i_3_n_3 ;
  wire \q0_reg[10] ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_i_2_n_3 ;
  wire \q0_reg[10]_i_3_n_3 ;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_i_4_n_3 ;
  wire \q0_reg[11]_i_4_n_4 ;
  wire \q0_reg[11]_i_4_n_5 ;
  wire \q0_reg[11]_i_4_n_6 ;
  wire \q0_reg[12] ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[19]_i_3_n_3 ;
  wire \q0_reg[19]_i_3_n_4 ;
  wire \q0_reg[19]_i_3_n_5 ;
  wire \q0_reg[19]_i_3_n_6 ;
  wire \q0_reg[1]_i_2__0_n_3 ;
  wire \q0_reg[1]_i_2_n_3 ;
  wire \q0_reg[1]_i_3__0_0 ;
  wire \q0_reg[1]_i_3__0_n_3 ;
  wire \q0_reg[1]_i_3_n_3 ;
  wire \q0_reg[2]_i_2__0_n_3 ;
  wire \q0_reg[2]_i_2_n_3 ;
  wire \q0_reg[2]_i_3__0_0 ;
  wire \q0_reg[2]_i_3__0_n_3 ;
  wire \q0_reg[2]_i_3_n_3 ;
  wire \q0_reg[3]_i_2__0_n_3 ;
  wire \q0_reg[3]_i_2_n_3 ;
  wire \q0_reg[3]_i_3__0_0 ;
  wire \q0_reg[3]_i_3__0_n_3 ;
  wire \q0_reg[3]_i_3_n_3 ;
  wire \q0_reg[4]_i_2__0_n_3 ;
  wire \q0_reg[4]_i_2_n_3 ;
  wire \q0_reg[4]_i_3__0_0 ;
  wire \q0_reg[4]_i_3__0_n_3 ;
  wire \q0_reg[4]_i_3_n_3 ;
  wire \q0_reg[5]_i_2__0_n_3 ;
  wire \q0_reg[5]_i_2_n_3 ;
  wire \q0_reg[5]_i_3__0_0 ;
  wire \q0_reg[5]_i_3__0_n_3 ;
  wire \q0_reg[5]_i_3_n_3 ;
  wire \q0_reg[6]_i_2__0_n_3 ;
  wire \q0_reg[6]_i_2_n_3 ;
  wire \q0_reg[6]_i_3__0_0 ;
  wire \q0_reg[6]_i_3__0_n_3 ;
  wire \q0_reg[6]_i_3_n_3 ;
  wire \q0_reg[7]_i_2__0_n_3 ;
  wire \q0_reg[7]_i_2_n_3 ;
  wire \q0_reg[7]_i_3__0_0 ;
  wire \q0_reg[7]_i_3__0_n_3 ;
  wire \q0_reg[7]_i_3_n_3 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_i_2_n_3 ;
  wire \q0_reg[8]_i_3_n_3 ;
  wire \q0_reg[8]_i_4_0 ;
  wire \q0_reg[8]_i_4_n_3 ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_i_2_n_3 ;
  wire \q0_reg[9]_i_3_n_3 ;
  wire \q0_reg[9]_i_4_0 ;
  wire \q0_reg[9]_i_4_n_3 ;
  wire [7:0]\^q1_reg ;
  wire [3:0]q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_2;
  wire q1_reg_3;
  wire q1_reg_4;
  wire q1_reg_5;
  wire q1_reg_6;
  wire [7:0]q1_reg_7;
  wire q1_reg_i_10_n_3;
  wire q1_reg_i_11_n_3;
  wire q1_reg_i_12_n_3;
  wire q1_reg_i_13_n_3;
  wire q1_reg_i_14_n_3;
  wire q1_reg_i_15_n_3;
  wire q1_reg_i_16_n_3;
  wire q1_reg_i_17_n_3;
  wire q1_reg_i_18_n_3;
  wire q1_reg_i_19_n_3;
  wire q1_reg_i_20_n_3;
  wire q1_reg_i_21_n_3;
  wire q1_reg_i_22_n_3;
  wire q1_reg_i_23_n_3;
  wire q1_reg_i_24_n_3;
  wire q1_reg_i_25_n_3;
  wire q1_reg_i_3_n_6;
  wire q1_reg_i_4_n_3;
  wire q1_reg_i_4_n_4;
  wire q1_reg_i_4_n_5;
  wire q1_reg_i_4_n_6;
  wire q1_reg_i_5_n_3;
  wire q1_reg_i_5_n_4;
  wire q1_reg_i_5_n_5;
  wire q1_reg_i_5_n_6;
  wire q1_reg_i_6_n_6;
  wire q1_reg_i_7_n_3;
  wire q1_reg_i_7_n_4;
  wire q1_reg_i_7_n_5;
  wire q1_reg_i_7_n_6;
  wire q1_reg_i_8_n_3;
  wire q1_reg_i_8_n_4;
  wire q1_reg_i_8_n_5;
  wire q1_reg_i_8_n_6;
  wire q1_reg_i_9_n_3;
  wire [7:0]q2_reg_0;
  wire [7:0]q2_reg_1;
  wire q2_reg_i_10_n_3;
  wire q2_reg_i_11_n_3;
  wire q2_reg_i_12_n_3;
  wire q2_reg_i_13_n_3;
  wire q2_reg_i_14_n_3;
  wire q2_reg_i_15_n_3;
  wire q2_reg_i_16_n_3;
  wire q2_reg_i_17_n_3;
  wire q2_reg_i_18_n_3;
  wire q2_reg_i_19_n_3;
  wire q2_reg_i_20_n_3;
  wire q2_reg_i_21_n_3;
  wire q2_reg_i_22_n_3;
  wire q2_reg_i_23_n_3;
  wire q2_reg_i_24_n_3;
  wire q2_reg_i_3_n_6;
  wire q2_reg_i_4_n_3;
  wire q2_reg_i_4_n_4;
  wire q2_reg_i_4_n_5;
  wire q2_reg_i_4_n_6;
  wire q2_reg_i_5_n_3;
  wire q2_reg_i_5_n_4;
  wire q2_reg_i_5_n_5;
  wire q2_reg_i_5_n_6;
  wire q2_reg_i_6_n_6;
  wire q2_reg_i_7_n_10;
  wire q2_reg_i_7_n_3;
  wire q2_reg_i_7_n_4;
  wire q2_reg_i_7_n_5;
  wire q2_reg_i_7_n_6;
  wire q2_reg_i_7_n_7;
  wire q2_reg_i_7_n_8;
  wire q2_reg_i_7_n_9;
  wire q2_reg_i_8_n_10;
  wire q2_reg_i_8_n_3;
  wire q2_reg_i_8_n_4;
  wire q2_reg_i_8_n_5;
  wire q2_reg_i_8_n_6;
  wire q2_reg_i_8_n_7;
  wire q2_reg_i_8_n_8;
  wire q2_reg_i_8_n_9;
  wire q2_reg_i_9_n_3;
  wire [7:0]ret_26_fu_299_p2;
  wire [7:0]ret_27_fu_359_p2;
  wire rgb2hsv_data_full_n;
  wire [9:0]sel;
  wire [8:0]\vg_reg_778_reg[0] ;
  wire \vmin_V_reg_745[3]_i_2_n_3 ;
  wire \vmin_V_reg_745[3]_i_3_n_3 ;
  wire \vmin_V_reg_745[3]_i_4_n_3 ;
  wire \vmin_V_reg_745[3]_i_5_n_3 ;
  wire \vmin_V_reg_745[7]_i_3_n_3 ;
  wire \vmin_V_reg_745[7]_i_4_n_3 ;
  wire \vmin_V_reg_745[7]_i_5_n_3 ;
  wire \vmin_V_reg_745[7]_i_6_n_3 ;
  wire \vmin_V_reg_745_reg[3]_i_1_n_3 ;
  wire \vmin_V_reg_745_reg[3]_i_1_n_4 ;
  wire \vmin_V_reg_745_reg[3]_i_1_n_5 ;
  wire \vmin_V_reg_745_reg[3]_i_1_n_6 ;
  wire [7:0]\vmin_V_reg_745_reg[7] ;
  wire \vmin_V_reg_745_reg[7]_i_2_n_4 ;
  wire \vmin_V_reg_745_reg[7]_i_2_n_5 ;
  wire \vmin_V_reg_745_reg[7]_i_2_n_6 ;
  wire [9:9]void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0;
  wire void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0;
  wire xf_cv_icvSaturate8u_cv_ce0;
  wire xf_cv_icvSaturate8u_cv_ce2;
  wire [7:0]xf_cv_icvSaturate8u_cv_load_2_reg_725;
  wire xf_cv_icvSaturate8u_cv_load_2_reg_7250;
  wire [7:0]xf_cv_icvSaturate8u_cv_load_3_reg_761;
  wire xf_cv_icvSaturate8u_cv_load_3_reg_7610;
  wire \zext_ln123_1_reg_730[3]_i_2_n_3 ;
  wire \zext_ln123_1_reg_730[3]_i_3_n_3 ;
  wire \zext_ln123_1_reg_730[3]_i_4_n_3 ;
  wire \zext_ln123_1_reg_730[3]_i_5_n_3 ;
  wire \zext_ln123_1_reg_730[7]_i_2_n_3 ;
  wire \zext_ln123_1_reg_730[7]_i_3_n_3 ;
  wire \zext_ln123_1_reg_730[7]_i_4_n_3 ;
  wire \zext_ln123_1_reg_730[7]_i_5_n_3 ;
  wire [3:0]\zext_ln123_1_reg_730_reg[3] ;
  wire \zext_ln123_1_reg_730_reg[3]_i_1_n_3 ;
  wire \zext_ln123_1_reg_730_reg[3]_i_1_n_4 ;
  wire \zext_ln123_1_reg_730_reg[3]_i_1_n_5 ;
  wire \zext_ln123_1_reg_730_reg[3]_i_1_n_6 ;
  wire \zext_ln123_1_reg_730_reg[7] ;
  wire [3:0]\zext_ln123_1_reg_730_reg[7]_0 ;
  wire \zext_ln123_1_reg_730_reg[7]_1 ;
  wire \zext_ln123_1_reg_730_reg[7]_10 ;
  wire \zext_ln123_1_reg_730_reg[7]_11 ;
  wire \zext_ln123_1_reg_730_reg[7]_12 ;
  wire \zext_ln123_1_reg_730_reg[7]_13 ;
  wire \zext_ln123_1_reg_730_reg[7]_14 ;
  wire \zext_ln123_1_reg_730_reg[7]_15 ;
  wire \zext_ln123_1_reg_730_reg[7]_16 ;
  wire [7:0]\zext_ln123_1_reg_730_reg[7]_17 ;
  wire \zext_ln123_1_reg_730_reg[7]_2 ;
  wire \zext_ln123_1_reg_730_reg[7]_3 ;
  wire \zext_ln123_1_reg_730_reg[7]_4 ;
  wire \zext_ln123_1_reg_730_reg[7]_5 ;
  wire \zext_ln123_1_reg_730_reg[7]_6 ;
  wire \zext_ln123_1_reg_730_reg[7]_7 ;
  wire \zext_ln123_1_reg_730_reg[7]_8 ;
  wire \zext_ln123_1_reg_730_reg[7]_9 ;
  wire \zext_ln123_1_reg_730_reg[7]_i_1_n_3 ;
  wire \zext_ln123_1_reg_730_reg[7]_i_1_n_4 ;
  wire \zext_ln123_1_reg_730_reg[7]_i_1_n_5 ;
  wire \zext_ln123_1_reg_730_reg[7]_i_1_n_6 ;
  wire [1:0]\zext_ln123_1_reg_730_reg[8] ;
  wire [3:3]\NLW_add_ln213_1_reg_766_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]NLW_p_reg_reg_i_1__0_CO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_q1_reg_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_q1_reg_i_3_O_UNCONNECTED;
  wire [3:1]NLW_q1_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_q1_reg_i_6_O_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_q2_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_q2_reg_i_3_O_UNCONNECTED;
  wire [3:1]NLW_q2_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_q2_reg_i_6_O_UNCONNECTED;
  wire [3:3]\NLW_vmin_V_reg_745_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_vr_reg_772_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_vr_reg_772_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_zext_ln123_1_reg_730_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_zext_ln123_1_reg_730_reg[8]_i_1_O_UNCONNECTED ;

  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[3]_i_2 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [2]),
        .I1(\add_ln213_1_reg_766_reg[7] [2]),
        .I2(\^q1_reg [2]),
        .O(\add_ln213_1_reg_766[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[3]_i_3 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [1]),
        .I1(\add_ln213_1_reg_766_reg[7] [1]),
        .I2(\^q1_reg [1]),
        .O(\add_ln213_1_reg_766[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[3]_i_4 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [0]),
        .I1(\add_ln213_1_reg_766_reg[7] [0]),
        .I2(\^q1_reg [0]),
        .O(\add_ln213_1_reg_766[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[3]_i_5 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [3]),
        .I1(\add_ln213_1_reg_766_reg[7] [3]),
        .I2(\^q1_reg [3]),
        .I3(\add_ln213_1_reg_766[3]_i_2_n_3 ),
        .O(\add_ln213_1_reg_766[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[3]_i_6 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [2]),
        .I1(\add_ln213_1_reg_766_reg[7] [2]),
        .I2(\^q1_reg [2]),
        .I3(\add_ln213_1_reg_766[3]_i_3_n_3 ),
        .O(\add_ln213_1_reg_766[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[3]_i_7 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [1]),
        .I1(\add_ln213_1_reg_766_reg[7] [1]),
        .I2(\^q1_reg [1]),
        .I3(\add_ln213_1_reg_766[3]_i_4_n_3 ),
        .O(\add_ln213_1_reg_766[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln213_1_reg_766[3]_i_8 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [0]),
        .I1(\add_ln213_1_reg_766_reg[7] [0]),
        .I2(\^q1_reg [0]),
        .O(\add_ln213_1_reg_766[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[7]_i_3 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [5]),
        .I1(\add_ln213_1_reg_766_reg[7] [5]),
        .I2(\^q1_reg [5]),
        .O(\add_ln213_1_reg_766[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[7]_i_4 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [4]),
        .I1(\add_ln213_1_reg_766_reg[7] [4]),
        .I2(\^q1_reg [4]),
        .O(\add_ln213_1_reg_766[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln213_1_reg_766[7]_i_5 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [3]),
        .I1(\add_ln213_1_reg_766_reg[7] [3]),
        .I2(\^q1_reg [3]),
        .O(\add_ln213_1_reg_766[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln213_1_reg_766[7]_i_6 
       (.I0(\^q1_reg [6]),
        .I1(\add_ln213_1_reg_766_reg[7] [6]),
        .I2(\add_ln213_1_reg_766_reg[7]_0 [6]),
        .I3(\add_ln213_1_reg_766_reg[7] [7]),
        .I4(\add_ln213_1_reg_766_reg[7]_0 [7]),
        .I5(\^q1_reg [7]),
        .O(\add_ln213_1_reg_766[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[7]_i_7 
       (.I0(\add_ln213_1_reg_766[7]_i_3_n_3 ),
        .I1(\add_ln213_1_reg_766_reg[7] [6]),
        .I2(\add_ln213_1_reg_766_reg[7]_0 [6]),
        .I3(\^q1_reg [6]),
        .O(\add_ln213_1_reg_766[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[7]_i_8 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [5]),
        .I1(\add_ln213_1_reg_766_reg[7] [5]),
        .I2(\^q1_reg [5]),
        .I3(\add_ln213_1_reg_766[7]_i_4_n_3 ),
        .O(\add_ln213_1_reg_766[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln213_1_reg_766[7]_i_9 
       (.I0(\add_ln213_1_reg_766_reg[7]_0 [4]),
        .I1(\add_ln213_1_reg_766_reg[7] [4]),
        .I2(\^q1_reg [4]),
        .I3(\add_ln213_1_reg_766[7]_i_5_n_3 ),
        .O(\add_ln213_1_reg_766[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln213_1_reg_766_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln213_1_reg_766_reg[3]_i_1_n_3 ,\add_ln213_1_reg_766_reg[3]_i_1_n_4 ,\add_ln213_1_reg_766_reg[3]_i_1_n_5 ,\add_ln213_1_reg_766_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\add_ln213_1_reg_766[3]_i_2_n_3 ,\add_ln213_1_reg_766[3]_i_3_n_3 ,\add_ln213_1_reg_766[3]_i_4_n_3 ,1'b0}),
        .O(\b_V_reg_677_pp0_iter4_reg_reg[5] [3:0]),
        .S({\add_ln213_1_reg_766[3]_i_5_n_3 ,\add_ln213_1_reg_766[3]_i_6_n_3 ,\add_ln213_1_reg_766[3]_i_7_n_3 ,\add_ln213_1_reg_766[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln213_1_reg_766_reg[7]_i_2 
       (.CI(\add_ln213_1_reg_766_reg[3]_i_1_n_3 ),
        .CO({\NLW_add_ln213_1_reg_766_reg[7]_i_2_CO_UNCONNECTED [3],\add_ln213_1_reg_766_reg[7]_i_2_n_4 ,\add_ln213_1_reg_766_reg[7]_i_2_n_5 ,\add_ln213_1_reg_766_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln213_1_reg_766[7]_i_3_n_3 ,\add_ln213_1_reg_766[7]_i_4_n_3 ,\add_ln213_1_reg_766[7]_i_5_n_3 }),
        .O(\b_V_reg_677_pp0_iter4_reg_reg[5] [7:4]),
        .S({\add_ln213_1_reg_766[7]_i_6_n_3 ,\add_ln213_1_reg_766[7]_i_7_n_3 ,\add_ln213_1_reg_766[7]_i_8_n_3 ,\add_ln213_1_reg_766[7]_i_9_n_3 }));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_10__0
       (.I0(p_reg_reg[2]),
        .I1(Q[2]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[2]),
        .O(p_reg_reg_i_10__0_n_3));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_11__0
       (.I0(p_reg_reg[1]),
        .I1(Q[1]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[1]),
        .O(p_reg_reg_i_11__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_13__0
       (.I0(p_reg_reg[3]),
        .I1(Q[3]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[3]),
        .I3(p_reg_reg_i_10__0_n_3),
        .O(p_reg_reg_i_13__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_14__0
       (.I0(p_reg_reg[2]),
        .I1(Q[2]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[2]),
        .I3(p_reg_reg_i_11__0_n_3),
        .O(p_reg_reg_i_14__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_15__0
       (.I0(p_reg_reg[1]),
        .I1(Q[1]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[1]),
        .I3(DI),
        .O(p_reg_reg_i_15__0_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    p_reg_reg_i_16__1
       (.I0(Q[0]),
        .I1(p_reg_reg[0]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[0]),
        .O(p_reg_reg_i_16__1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__0
       (.CI(p_reg_reg_i_2__0_n_3),
        .CO({NLW_p_reg_reg_i_1__0_CO_UNCONNECTED[3],p_reg_reg_i_1__0_n_4,p_reg_reg_i_1__0_n_5,p_reg_reg_i_1__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_reg_i_3_n_3,p_reg_reg_i_4__0_n_3,p_reg_reg_i_5__0_n_3}),
        .O(q1_reg_0),
        .S({p_reg_reg_i_6__0_n_3,p_reg_reg_i_7__0_n_3,p_reg_reg_i_8__0_n_3,p_reg_reg_i_9__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_2__0_n_3,p_reg_reg_i_2__0_n_4,p_reg_reg_i_2__0_n_5,p_reg_reg_i_2__0_n_6}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_10__0_n_3,p_reg_reg_i_11__0_n_3,DI,xf_cv_icvSaturate8u_cv_load_3_reg_761[0]}),
        .O(O),
        .S({p_reg_reg_i_13__0_n_3,p_reg_reg_i_14__0_n_3,p_reg_reg_i_15__0_n_3,p_reg_reg_i_16__1_n_3}));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg[5]),
        .I1(Q[5]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[5]),
        .O(p_reg_reg_i_3_n_3));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg[4]),
        .I1(Q[4]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[4]),
        .O(p_reg_reg_i_4__0_n_3));
  LUT3 #(
    .INIT(8'hD4)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg[3]),
        .I1(Q[3]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[3]),
        .O(p_reg_reg_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    p_reg_reg_i_6__0
       (.I0(xf_cv_icvSaturate8u_cv_load_3_reg_761[6]),
        .I1(Q[6]),
        .I2(p_reg_reg[6]),
        .I3(Q[7]),
        .I4(p_reg_reg[7]),
        .I5(xf_cv_icvSaturate8u_cv_load_3_reg_761[7]),
        .O(p_reg_reg_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_i_3_n_3),
        .I1(Q[6]),
        .I2(p_reg_reg[6]),
        .I3(xf_cv_icvSaturate8u_cv_load_3_reg_761[6]),
        .O(p_reg_reg_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg[5]),
        .I1(Q[5]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[5]),
        .I3(p_reg_reg_i_4__0_n_3),
        .O(p_reg_reg_i_8__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg[4]),
        .I1(Q[4]),
        .I2(xf_cv_icvSaturate8u_cv_load_3_reg_761[4]),
        .I3(p_reg_reg_i_5__0_n_3),
        .O(p_reg_reg_i_9__0_n_3));
  LUT6 #(
    .INIT(64'hE994FE7200244280)) 
    \q0[0]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0634DE84666A7000)) 
    \q0[0]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(O[1]),
        .O(\q0[0]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h52B152BD7D51F720)) 
    \q0[0]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h7EF9B3FF85F1AE48)) 
    \q0[0]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[3]),
        .I5(O[2]),
        .O(\q0[0]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h4659C4DFF7DF9A2C)) 
    \q0[0]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hD8E05E779DA30B24)) 
    \q0[0]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[0]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h09F267503AE08F02)) 
    \q0[0]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h497216B1112563C6)) 
    \q0[0]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[0]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hC702961686020276)) 
    \q0[10]_i_2 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h21E64A9000C0BD3E)) 
    \q0[10]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2630347171797169)) 
    \q0[10]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCFF3B3F333)) 
    \q0[10]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[3] [0]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .O(\q0[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[11]_i_10 
       (.I0(\vg_reg_778_reg[0] [5]),
        .I1(\^q1_reg [5]),
        .O(\q0[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[11]_i_11 
       (.I0(\vg_reg_778_reg[0] [4]),
        .I1(\^q1_reg [4]),
        .O(\q0[11]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[11]_i_1__0 
       (.I0(\q0[11]_i_2__0_n_3 ),
        .I1(q1_reg_0[2]),
        .O(p_reg_reg_i_1__0_0));
  LUT6 #(
    .INIT(64'h0F00DFDF0F00D0D0)) 
    \q0[11]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\q0_reg[11] ),
        .I2(\zext_ln123_1_reg_730_reg[7]_0 [3]),
        .I3(\q0[11]_i_6_n_3 ),
        .I4(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .I5(\q0[11]_i_7_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_15 ));
  LUT6 #(
    .INIT(64'h6ABE2AAE2AAEBFBE)) 
    \q0[11]_i_2__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[11]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \q0[11]_i_3 
       (.I0(q1_reg_4),
        .I1(imgInput_data_empty_n),
        .I2(q1_reg_5),
        .I3(rgb2hsv_data_full_n),
        .I4(q1_reg_6),
        .I5(icmp_ln128_reg_673_pp0_iter9_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h4444444553733333)) 
    \q0[11]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [3]),
        .O(\q0[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0A207A026F532DD6)) 
    \q0[11]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[11]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[11]_i_8 
       (.I0(\vg_reg_778_reg[0] [7]),
        .I1(\^q1_reg [7]),
        .O(\q0[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[11]_i_9 
       (.I0(\vg_reg_778_reg[0] [6]),
        .I1(\^q1_reg [6]),
        .O(\q0[11]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFC0CAAAA)) 
    \q0[12]_i_1 
       (.I0(A),
        .I1(\q0[12]_i_2_n_3 ),
        .I2(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .I3(\q0_reg[12]_0 ),
        .I4(void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [3]),
        .O(\q0_reg[12] ));
  LUT6 #(
    .INIT(64'h347F310F245B731E)) 
    \q0[12]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[12]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[13]_i_1 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .I1(\q0[13]_i_2_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_16 ));
  LUT5 #(
    .INIT(32'h00000054)) 
    \q0[13]_i_1__0 
       (.I0(q1_reg_0[1]),
        .I1(\q0[13]_i_2__0_n_3 ),
        .I2(O[3]),
        .I3(q1_reg_0[0]),
        .I4(q1_reg_0[2]),
        .O(q1_reg_1));
  LUT6 #(
    .INIT(64'h0612136717270376)) 
    \q0[13]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[13]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h76)) 
    \q0[13]_i_2__0 
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[0]),
        .O(\q0[13]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[14]_i_1 
       (.I0(\q0[14]_i_2_n_3 ),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .O(\zext_ln123_1_reg_730_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \q0[14]_i_1__0 
       (.I0(q1_reg_0[1]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(\q0[14]_i_2__0_n_3 ),
        .I4(q1_reg_0[0]),
        .I5(q1_reg_0[2]),
        .O(q1_reg_3));
  LUT6 #(
    .INIT(64'hAAAAAFFFABEFEBFE)) 
    \q0[14]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .O(\q0[14]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[14]_i_2__0 
       (.I0(O[1]),
        .I1(O[0]),
        .O(\q0[14]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \q0[15]_i_1__0 
       (.I0(q1_reg_0[1]),
        .I1(O[3]),
        .I2(\q0[15]_i_2_n_3 ),
        .I3(O[2]),
        .I4(q1_reg_0[0]),
        .I5(q1_reg_0[2]),
        .O(q1_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[15]_i_2 
       (.I0(O[1]),
        .I1(O[0]),
        .O(\q0[15]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \q0[16]_i_1 
       (.I0(q1_reg_0[3]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter6),
        .O(ap_enable_reg_pp0_iter6_reg));
  LUT5 #(
    .INIT(32'h00000054)) 
    \q0[16]_i_1__0 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\q0[16]_i_2_n_3 ),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I4(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .O(\zext_ln123_1_reg_730_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h76)) 
    \q0[16]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[3] [2]),
        .I1(\zext_ln123_1_reg_730_reg[3] [1]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[16]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \q0[17]_i_1 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [3]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\q0[17]_i_2_n_3 ),
        .I4(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .O(\zext_ln123_1_reg_730_reg[7]_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[17]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[3] [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \q0[18]_i_1 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [3]),
        .I2(\q0[18]_i_2_n_3 ),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I5(\zext_ln123_1_reg_730_reg[7]_0 [2]),
        .O(\zext_ln123_1_reg_730_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q0[18]_i_2 
       (.I0(\zext_ln123_1_reg_730_reg[3] [1]),
        .I1(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[18]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \q0[19]_i_1 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [3]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter5),
        .O(ap_enable_reg_pp0_iter5_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[19]_i_5 
       (.I0(\vg_reg_778_reg[0] [3]),
        .I1(\^q1_reg [3]),
        .O(\q0[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[19]_i_6 
       (.I0(\vg_reg_778_reg[0] [2]),
        .I1(\^q1_reg [2]),
        .O(\q0[19]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[19]_i_7 
       (.I0(\vg_reg_778_reg[0] [1]),
        .I1(\^q1_reg [1]),
        .O(\q0[19]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q0[19]_i_8 
       (.I0(\vg_reg_778_reg[0] [0]),
        .I1(\^q1_reg [0]),
        .O(\q0[19]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hABA2A862BA0C6880)) 
    \q0[1]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFF6AC40A2EE0880)) 
    \q0[1]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[1]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h655A682CF03EB438)) 
    \q0[1]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h31D1AC3BD1AFAD30)) 
    \q0[1]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[1]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h05288CE67CD74088)) 
    \q0[1]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hBD2BEC7EF86EBD28)) 
    \q0[1]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[1]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h360C19D679AE2436)) 
    \q0[1]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF0AD4600B87A53B4)) 
    \q0[1]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[1]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'h6E029E4AC4986000)) 
    \q0[2]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hD84AE7B2BA824008)) 
    \q0[2]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(O[2]),
        .I2(q1_reg_0[0]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[2]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h17FAD31578BA6048)) 
    \q0[2]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h44F8B54CB6FB8760)) 
    \q0[2]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[2]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h8E2102CAE1AAD08C)) 
    \q0[2]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h6D3C83C2792CD684)) 
    \q0[2]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[2]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h5879255D3A464EF6)) 
    \q0[2]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h46F817EDBF44E896)) 
    \q0[2]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[2]),
        .I5(O[0]),
        .O(\q0[2]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'h6B543C009ACC2080)) 
    \q0[3]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCEFEB028288E2E00)) 
    \q0[3]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[3]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h0A8C112878EC5A78)) 
    \q0[3]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCA2FE194588CC338)) 
    \q0[3]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[3]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'hDB3A4BD898CA29E8)) 
    \q0[3]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h3C68D7974B5F0E48)) 
    \q0[3]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[0]),
        .O(\q0[3]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h46133B0F046C5804)) 
    \q0[3]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h05BA42AD45ADFAC4)) 
    \q0[3]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[3]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'h434658D026886A80)) 
    \q0[4]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hED028674844A0A80)) 
    \q0[4]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[4]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h434A58EE2CE14460)) 
    \q0[4]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h30226F5C99BAF460)) 
    \q0[4]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[4]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'hAF17FA24F5040424)) 
    \q0[4]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h3D820A5B0F5B4A4C)) 
    \q0[4]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[4]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h34368FF863008DA6)) 
    \q0[4]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h1E5B1B491E491B60)) 
    \q0[4]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[4]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'h0CE83468B4426400)) 
    \q0[5]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6832AA68BAE46400)) 
    \q0[5]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[5]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'hD5BFC4B2B3909838)) 
    \q0[5]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0275B9CF126C9A50)) 
    \q0[5]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[2]),
        .I5(O[0]),
        .O(\q0[5]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h45BF06C837DB15F9)) 
    \q0[5]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [3]),
        .O(\q0[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h261B1E1B1E4B1F48)) 
    \q0[5]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[5]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h16FD438B628E74D2)) 
    \q0[5]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCDC9CDDBC9DBC9D2)) 
    \q0[5]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[0]),
        .I5(O[1]),
        .O(\q0[5]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hA5309E1896C00A80)) 
    \q0[6]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h46963C224C98E000)) 
    \q0[6]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[6]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h6DD57EA25E9D7459)) 
    \q0[6]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hA1F6A3C7A1D7B248)) 
    \q0[6]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[6]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'hA5F1A4C2E0C693D5)) 
    \q0[6]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h1232323236263625)) 
    \q0[6]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[6]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h44AF50AC52D823D1)) 
    \q0[6]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h999D999D9D9D9D94)) 
    \q0[6]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[6]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hE336F8A2A84C6082)) 
    \q0[7]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8D52F62A8E0C2080)) 
    \q0[7]_i_4__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[7]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h70DB688640F11F13)) 
    \q0[7]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h878687B687A68631)) 
    \q0[7]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\q0[7]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h5A590C2CF5A4B1F3)) 
    \q0[7]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCFCFCFFB)) 
    \q0[7]_i_6__0 
       (.I0(O[0]),
        .I1(q1_reg_0[1]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(q1_reg_0[0]),
        .O(\q0[7]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h1F4B1B6C1B484B64)) 
    \q0[7]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000001)) 
    \q0[7]_i_7__0 
       (.I0(q1_reg_0[1]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(q1_reg_0[0]),
        .O(\q0[7]_i_7__0_n_3 ));
  LUT6 #(
    .INIT(64'hB833FFFFB8330000)) 
    \q0[8]_i_1 
       (.I0(\q0[8]_i_2_n_3 ),
        .I1(q1_reg_0[2]),
        .I2(\q0_reg[8] ),
        .I3(q1_reg_0[1]),
        .I4(q1_reg_0[3]),
        .I5(\q0_reg[8]_i_4_n_3 ),
        .O(\q0_reg[8]_i_4_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \q0[8]_i_2 
       (.I0(q1_reg_0[0]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .O(\q0[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h44109E42C0FA280E)) 
    \q0[8]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [0]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h16318DE06348D2F5)) 
    \q0[8]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [1]),
        .I3(\zext_ln123_1_reg_730_reg[3] [3]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hE0205FE890620882)) 
    \q0[8]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(O[1]),
        .I2(q1_reg_0[0]),
        .I3(O[3]),
        .I4(O[2]),
        .I5(O[0]),
        .O(\q0[8]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'hEEEB4444B91077BB)) 
    \q0[8]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [0]),
        .I3(\zext_ln123_1_reg_730_reg[3] [1]),
        .I4(\zext_ln123_1_reg_730_reg[3] [3]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCC445454553)) 
    \q0[8]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[2]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\q0[8]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h323636262625252D)) 
    \q0[8]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [2]),
        .O(\q0[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFDFFF0000)) 
    \q0[9]_i_2 
       (.I0(q1_reg_0[1]),
        .I1(\q0_reg[9] ),
        .I2(q1_reg_0[0]),
        .I3(q1_reg_0[2]),
        .I4(q1_reg_0[3]),
        .I5(\q0_reg[9]_i_4_n_3 ),
        .O(\q0_reg[9]_i_4_0 ));
  LUT6 #(
    .INIT(64'h6974A6EA1A840876)) 
    \q0[9]_i_4 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [2]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [0]),
        .O(\q0[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h5E4D3838490837E7)) 
    \q0[9]_i_5 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [3]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [2]),
        .I5(\zext_ln123_1_reg_730_reg[3] [1]),
        .O(\q0[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hE0A4B0203062660E)) 
    \q0[9]_i_5__0 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\q0[9]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h26242C6DDDDDD9D9)) 
    \q0[9]_i_6 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [3]),
        .O(\q0[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8888888155555555)) 
    \q0[9]_i_6__0 
       (.I0(q1_reg_0[1]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(q1_reg_0[0]),
        .O(\q0[9]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h5454544444464646)) 
    \q0[9]_i_7 
       (.I0(\zext_ln123_1_reg_730_reg[7]_0 [1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_0 [0]),
        .I2(\zext_ln123_1_reg_730_reg[3] [2]),
        .I3(\zext_ln123_1_reg_730_reg[3] [0]),
        .I4(\zext_ln123_1_reg_730_reg[3] [1]),
        .I5(\zext_ln123_1_reg_730_reg[3] [3]),
        .O(\q0[9]_i_7_n_3 ));
  MUXF8 \q0_reg[0]_i_1 
       (.I0(\q0_reg[0]_i_2_n_3 ),
        .I1(\q0_reg[0]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_4 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[0]_i_1__0 
       (.I0(\q0_reg[0]_i_2__0_n_3 ),
        .I1(\q0_reg[0]_i_3__0_n_3 ),
        .O(\q0_reg[0]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[0]_i_2 
       (.I0(\q0[0]_i_4_n_3 ),
        .I1(\q0[0]_i_5_n_3 ),
        .O(\q0_reg[0]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[0]_i_2__0 
       (.I0(\q0[0]_i_4__0_n_3 ),
        .I1(\q0[0]_i_5__0_n_3 ),
        .O(\q0_reg[0]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[0]_i_3 
       (.I0(\q0[0]_i_6_n_3 ),
        .I1(\q0[0]_i_7_n_3 ),
        .O(\q0_reg[0]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[0]_i_3__0 
       (.I0(\q0[0]_i_6__0_n_3 ),
        .I1(\q0[0]_i_7__0_n_3 ),
        .O(\q0_reg[0]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[10]_i_1 
       (.I0(\q0_reg[10]_i_2_n_3 ),
        .I1(\q0_reg[10]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_14 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF7 \q0_reg[10]_i_1__0 
       (.I0(\q0[10]_i_2_n_3 ),
        .I1(\q0_reg[10]_0 ),
        .O(\q0[10]_i_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[10]_i_2 
       (.I0(\q0[10]_i_4_n_3 ),
        .I1(\q0[10]_i_5_n_3 ),
        .O(\q0_reg[10]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[10]_i_3 
       (.I0(\q0[10]_i_6_n_3 ),
        .I1(\q0_reg[10] ),
        .O(\q0_reg[10]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  CARRY4 \q0_reg[11]_i_4 
       (.CI(\q0_reg[19]_i_3_n_3 ),
        .CO({\q0_reg[11]_i_4_n_3 ,\q0_reg[11]_i_4_n_4 ,\q0_reg[11]_i_4_n_5 ,\q0_reg[11]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI(\vg_reg_778_reg[0] [7:4]),
        .O(\zext_ln123_1_reg_730_reg[7]_0 ),
        .S({\q0[11]_i_8_n_3 ,\q0[11]_i_9_n_3 ,\q0[11]_i_10_n_3 ,\q0[11]_i_11_n_3 }));
  CARRY4 \q0_reg[19]_i_3 
       (.CI(1'b0),
        .CO({\q0_reg[19]_i_3_n_3 ,\q0_reg[19]_i_3_n_4 ,\q0_reg[19]_i_3_n_5 ,\q0_reg[19]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(\vg_reg_778_reg[0] [3:0]),
        .O(\zext_ln123_1_reg_730_reg[3] ),
        .S({\q0[19]_i_5_n_3 ,\q0[19]_i_6_n_3 ,\q0[19]_i_7_n_3 ,\q0[19]_i_8_n_3 }));
  MUXF8 \q0_reg[1]_i_1 
       (.I0(\q0_reg[1]_i_2_n_3 ),
        .I1(\q0_reg[1]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_5 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[1]_i_1__0 
       (.I0(\q0_reg[1]_i_2__0_n_3 ),
        .I1(\q0_reg[1]_i_3__0_n_3 ),
        .O(\q0_reg[1]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[1]_i_2 
       (.I0(\q0[1]_i_4_n_3 ),
        .I1(\q0[1]_i_5_n_3 ),
        .O(\q0_reg[1]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[1]_i_2__0 
       (.I0(\q0[1]_i_4__0_n_3 ),
        .I1(\q0[1]_i_5__0_n_3 ),
        .O(\q0_reg[1]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[1]_i_3 
       (.I0(\q0[1]_i_6_n_3 ),
        .I1(\q0[1]_i_7_n_3 ),
        .O(\q0_reg[1]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[1]_i_3__0 
       (.I0(\q0[1]_i_6__0_n_3 ),
        .I1(\q0[1]_i_7__0_n_3 ),
        .O(\q0_reg[1]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[2]_i_1 
       (.I0(\q0_reg[2]_i_2_n_3 ),
        .I1(\q0_reg[2]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_6 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[2]_i_1__0 
       (.I0(\q0_reg[2]_i_2__0_n_3 ),
        .I1(\q0_reg[2]_i_3__0_n_3 ),
        .O(\q0_reg[2]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[2]_i_2 
       (.I0(\q0[2]_i_4_n_3 ),
        .I1(\q0[2]_i_5_n_3 ),
        .O(\q0_reg[2]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[2]_i_2__0 
       (.I0(\q0[2]_i_4__0_n_3 ),
        .I1(\q0[2]_i_5__0_n_3 ),
        .O(\q0_reg[2]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[2]_i_3 
       (.I0(\q0[2]_i_6_n_3 ),
        .I1(\q0[2]_i_7_n_3 ),
        .O(\q0_reg[2]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[2]_i_3__0 
       (.I0(\q0[2]_i_6__0_n_3 ),
        .I1(\q0[2]_i_7__0_n_3 ),
        .O(\q0_reg[2]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[3]_i_1 
       (.I0(\q0_reg[3]_i_2_n_3 ),
        .I1(\q0_reg[3]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_7 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[3]_i_1__0 
       (.I0(\q0_reg[3]_i_2__0_n_3 ),
        .I1(\q0_reg[3]_i_3__0_n_3 ),
        .O(\q0_reg[3]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[3]_i_2 
       (.I0(\q0[3]_i_4_n_3 ),
        .I1(\q0[3]_i_5_n_3 ),
        .O(\q0_reg[3]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[3]_i_2__0 
       (.I0(\q0[3]_i_4__0_n_3 ),
        .I1(\q0[3]_i_5__0_n_3 ),
        .O(\q0_reg[3]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[3]_i_3 
       (.I0(\q0[3]_i_6_n_3 ),
        .I1(\q0[3]_i_7_n_3 ),
        .O(\q0_reg[3]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[3]_i_3__0 
       (.I0(\q0[3]_i_6__0_n_3 ),
        .I1(\q0[3]_i_7__0_n_3 ),
        .O(\q0_reg[3]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[4]_i_1 
       (.I0(\q0_reg[4]_i_2_n_3 ),
        .I1(\q0_reg[4]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_8 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[4]_i_1__0 
       (.I0(\q0_reg[4]_i_2__0_n_3 ),
        .I1(\q0_reg[4]_i_3__0_n_3 ),
        .O(\q0_reg[4]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[4]_i_2 
       (.I0(\q0[4]_i_4_n_3 ),
        .I1(\q0[4]_i_5_n_3 ),
        .O(\q0_reg[4]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[4]_i_2__0 
       (.I0(\q0[4]_i_4__0_n_3 ),
        .I1(\q0[4]_i_5__0_n_3 ),
        .O(\q0_reg[4]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[4]_i_3 
       (.I0(\q0[4]_i_6_n_3 ),
        .I1(\q0[4]_i_7_n_3 ),
        .O(\q0_reg[4]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[4]_i_3__0 
       (.I0(\q0[4]_i_6__0_n_3 ),
        .I1(\q0[4]_i_7__0_n_3 ),
        .O(\q0_reg[4]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[5]_i_1 
       (.I0(\q0_reg[5]_i_2_n_3 ),
        .I1(\q0_reg[5]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_9 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[5]_i_1__0 
       (.I0(\q0_reg[5]_i_2__0_n_3 ),
        .I1(\q0_reg[5]_i_3__0_n_3 ),
        .O(\q0_reg[5]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[5]_i_2 
       (.I0(\q0[5]_i_4_n_3 ),
        .I1(\q0[5]_i_5_n_3 ),
        .O(\q0_reg[5]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[5]_i_2__0 
       (.I0(\q0[5]_i_4__0_n_3 ),
        .I1(\q0[5]_i_5__0_n_3 ),
        .O(\q0_reg[5]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[5]_i_3 
       (.I0(\q0[5]_i_6_n_3 ),
        .I1(\q0[5]_i_7_n_3 ),
        .O(\q0_reg[5]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[5]_i_3__0 
       (.I0(\q0[5]_i_6__0_n_3 ),
        .I1(\q0[5]_i_7__0_n_3 ),
        .O(\q0_reg[5]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[6]_i_1 
       (.I0(\q0_reg[6]_i_2_n_3 ),
        .I1(\q0_reg[6]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_10 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[6]_i_1__0 
       (.I0(\q0_reg[6]_i_2__0_n_3 ),
        .I1(\q0_reg[6]_i_3__0_n_3 ),
        .O(\q0_reg[6]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[6]_i_2 
       (.I0(\q0[6]_i_4_n_3 ),
        .I1(\q0[6]_i_5_n_3 ),
        .O(\q0_reg[6]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[6]_i_2__0 
       (.I0(\q0[6]_i_4__0_n_3 ),
        .I1(\q0[6]_i_5__0_n_3 ),
        .O(\q0_reg[6]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[6]_i_3 
       (.I0(\q0[6]_i_6_n_3 ),
        .I1(\q0[6]_i_7_n_3 ),
        .O(\q0_reg[6]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[6]_i_3__0 
       (.I0(\q0[6]_i_6__0_n_3 ),
        .I1(\q0[6]_i_7__0_n_3 ),
        .O(\q0_reg[6]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[7]_i_1 
       (.I0(\q0_reg[7]_i_2_n_3 ),
        .I1(\q0_reg[7]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_11 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF8 \q0_reg[7]_i_1__0 
       (.I0(\q0_reg[7]_i_2__0_n_3 ),
        .I1(\q0_reg[7]_i_3__0_n_3 ),
        .O(\q0_reg[7]_i_3__0_0 ),
        .S(q1_reg_0[3]));
  MUXF7 \q0_reg[7]_i_2 
       (.I0(\q0[7]_i_4_n_3 ),
        .I1(\q0[7]_i_5_n_3 ),
        .O(\q0_reg[7]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[7]_i_2__0 
       (.I0(\q0[7]_i_4__0_n_3 ),
        .I1(\q0[7]_i_5__0_n_3 ),
        .O(\q0_reg[7]_i_2__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF7 \q0_reg[7]_i_3 
       (.I0(\q0[7]_i_6_n_3 ),
        .I1(\q0[7]_i_7_n_3 ),
        .O(\q0_reg[7]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[7]_i_3__0 
       (.I0(\q0[7]_i_6__0_n_3 ),
        .I1(\q0[7]_i_7__0_n_3 ),
        .O(\q0_reg[7]_i_3__0_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[8]_i_1 
       (.I0(\q0_reg[8]_i_2_n_3 ),
        .I1(\q0_reg[8]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_12 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF7 \q0_reg[8]_i_2 
       (.I0(\q0[8]_i_4_n_3 ),
        .I1(\q0[8]_i_5_n_3 ),
        .O(\q0_reg[8]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[8]_i_3 
       (.I0(\q0[8]_i_6_n_3 ),
        .I1(\q0[8]_i_7_n_3 ),
        .O(\q0_reg[8]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[8]_i_4 
       (.I0(\q0[8]_i_5__0_n_3 ),
        .I1(\q0[8]_i_6__0_n_3 ),
        .O(\q0_reg[8]_i_4_n_3 ),
        .S(q1_reg_0[2]));
  MUXF8 \q0_reg[9]_i_1 
       (.I0(\q0_reg[9]_i_2_n_3 ),
        .I1(\q0_reg[9]_i_3_n_3 ),
        .O(\zext_ln123_1_reg_730_reg[7]_13 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [3]));
  MUXF7 \q0_reg[9]_i_2 
       (.I0(\q0[9]_i_4_n_3 ),
        .I1(\q0[9]_i_5_n_3 ),
        .O(\q0_reg[9]_i_2_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[9]_i_3 
       (.I0(\q0[9]_i_6_n_3 ),
        .I1(\q0[9]_i_7_n_3 ),
        .O(\q0_reg[9]_i_3_n_3 ),
        .S(\zext_ln123_1_reg_730_reg[7]_0 [2]));
  MUXF7 \q0_reg[9]_i_4 
       (.I0(\q0[9]_i_5__0_n_3 ),
        .I1(\q0[9]_i_6__0_n_3 ),
        .O(\q0_reg[9]_i_4_n_3 ),
        .S(q1_reg_0[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "xf_cv_icvSaturate8u_cv_U/colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U/q1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h000F000E000D000C000B000A0009000800070006000500040003000200010000),
    .INIT_11(256'h001F001E001D001C001B001A0019001800170016001500140013001200110010),
    .INIT_12(256'h002F002E002D002C002B002A0029002800270026002500240023002200210020),
    .INIT_13(256'h003F003E003D003C003B003A0039003800370036003500340033003200310030),
    .INIT_14(256'h004F004E004D004C004B004A0049004800470046004500440043004200410040),
    .INIT_15(256'h005F005E005D005C005B005A0059005800570056005500540053005200510050),
    .INIT_16(256'h006F006E006D006C006B006A0069006800670066006500640063006200610060),
    .INIT_17(256'h007F007E007D007C007B007A0079007800770076007500740073007200710070),
    .INIT_18(256'h008F008E008D008C008B008A0089008800870086008500840083008200810080),
    .INIT_19(256'h009F009E009D009C009B009A0099009800970096009500940093009200910090),
    .INIT_1A(256'h00AF00AE00AD00AC00AB00AA00A900A800A700A600A500A400A300A200A100A0),
    .INIT_1B(256'h00BF00BE00BD00BC00BB00BA00B900B800B700B600B500B400B300B200B100B0),
    .INIT_1C(256'h00CF00CE00CD00CC00CB00CA00C900C800C700C600C500C400C300C200C100C0),
    .INIT_1D(256'h00DF00DE00DD00DC00DB00DA00D900D800D700D600D500D400D300D200D100D0),
    .INIT_1E(256'h00EF00EE00ED00EC00EB00EA00E900E800E700E600E500E400E300E200E100E0),
    .INIT_1F(256'h00FF00FE00FD00FC00FB00FA00F900F800F700F600F500F400F300F200F100F0),
    .INIT_20(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_21(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_22(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_23(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_24(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_25(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_26(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_27(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_28(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_29(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2A(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2B(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2C(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2D(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2E(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2F(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_30(256'h00000000000000000000000000000000000000000000000000000000000000FF),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,q1_reg_i_6_n_6,ret_27_fu_359_p2,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],\^q1_reg }),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],xf_cv_icvSaturate8u_cv_load_3_reg_761}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(xf_cv_icvSaturate8u_cv_ce0),
        .ENBWREN(xf_cv_icvSaturate8u_cv_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(xf_cv_icvSaturate8u_cv_load_3_reg_7610),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    q1_reg_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(xf_cv_icvSaturate8u_cv_ce0));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_10
       (.I0(q1_reg_7[7]),
        .I1(O289[7]),
        .O(q1_reg_i_10_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_11
       (.I0(q1_reg_7[6]),
        .I1(O289[6]),
        .O(q1_reg_i_11_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_12
       (.I0(q1_reg_7[5]),
        .I1(O289[5]),
        .O(q1_reg_i_12_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_13
       (.I0(q1_reg_7[4]),
        .I1(O289[4]),
        .O(q1_reg_i_13_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_14
       (.I0(q1_reg_7[3]),
        .I1(O289[3]),
        .O(q1_reg_i_14_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_15
       (.I0(q1_reg_7[2]),
        .I1(O289[2]),
        .O(q1_reg_i_15_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_16
       (.I0(q1_reg_7[1]),
        .I1(O289[1]),
        .O(q1_reg_i_16_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_17
       (.I0(q1_reg_7[0]),
        .I1(O289[0]),
        .O(q1_reg_i_17_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_18
       (.I0(D[7]),
        .I1(q1_reg_7[7]),
        .O(q1_reg_i_18_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_19
       (.I0(D[6]),
        .I1(q1_reg_7[6]),
        .O(q1_reg_i_19_n_3));
  LUT3 #(
    .INIT(8'h04)) 
    q1_reg_i_2
       (.I0(icmp_ln128_reg_673_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(xf_cv_icvSaturate8u_cv_load_3_reg_7610));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_20
       (.I0(D[5]),
        .I1(q1_reg_7[5]),
        .O(q1_reg_i_20_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_21
       (.I0(D[4]),
        .I1(q1_reg_7[4]),
        .O(q1_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_22
       (.I0(D[3]),
        .I1(q1_reg_7[3]),
        .O(q1_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_23
       (.I0(D[2]),
        .I1(q1_reg_7[2]),
        .O(q1_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_24
       (.I0(D[1]),
        .I1(q1_reg_7[1]),
        .O(q1_reg_i_24_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_25
       (.I0(D[0]),
        .I1(q1_reg_7[0]),
        .O(q1_reg_i_25_n_3));
  CARRY4 q1_reg_i_3
       (.CI(q1_reg_i_4_n_3),
        .CO({NLW_q1_reg_i_3_CO_UNCONNECTED[3:1],q1_reg_i_3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q1_reg_i_9_n_3}),
        .O({NLW_q1_reg_i_3_O_UNCONNECTED[3:2],sel[9:8]}),
        .S({1'b0,1'b0,1'b1,O289[8]}));
  CARRY4 q1_reg_i_4
       (.CI(q1_reg_i_5_n_3),
        .CO({q1_reg_i_4_n_3,q1_reg_i_4_n_4,q1_reg_i_4_n_5,q1_reg_i_4_n_6}),
        .CYINIT(1'b0),
        .DI(q1_reg_7[7:4]),
        .O(sel[7:4]),
        .S({q1_reg_i_10_n_3,q1_reg_i_11_n_3,q1_reg_i_12_n_3,q1_reg_i_13_n_3}));
  CARRY4 q1_reg_i_5
       (.CI(1'b0),
        .CO({q1_reg_i_5_n_3,q1_reg_i_5_n_4,q1_reg_i_5_n_5,q1_reg_i_5_n_6}),
        .CYINIT(1'b1),
        .DI(q1_reg_7[3:0]),
        .O(sel[3:0]),
        .S({q1_reg_i_14_n_3,q1_reg_i_15_n_3,q1_reg_i_16_n_3,q1_reg_i_17_n_3}));
  CARRY4 q1_reg_i_6
       (.CI(q1_reg_i_7_n_3),
        .CO({NLW_q1_reg_i_6_CO_UNCONNECTED[3:1],q1_reg_i_6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_q1_reg_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 q1_reg_i_7
       (.CI(q1_reg_i_8_n_3),
        .CO({q1_reg_i_7_n_3,q1_reg_i_7_n_4,q1_reg_i_7_n_5,q1_reg_i_7_n_6}),
        .CYINIT(1'b0),
        .DI(D[7:4]),
        .O(ret_27_fu_359_p2[7:4]),
        .S({q1_reg_i_18_n_3,q1_reg_i_19_n_3,q1_reg_i_20_n_3,q1_reg_i_21_n_3}));
  CARRY4 q1_reg_i_8
       (.CI(1'b0),
        .CO({q1_reg_i_8_n_3,q1_reg_i_8_n_4,q1_reg_i_8_n_5,q1_reg_i_8_n_6}),
        .CYINIT(1'b1),
        .DI(D[3:0]),
        .O(ret_27_fu_359_p2[3:0]),
        .S({q1_reg_i_22_n_3,q1_reg_i_23_n_3,q1_reg_i_24_n_3,q1_reg_i_25_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    q1_reg_i_9
       (.I0(O289[8]),
        .O(q1_reg_i_9_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "xf_cv_icvSaturate8u_cv_U/colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U/q2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h000F000E000D000C000B000A0009000800070006000500040003000200010000),
    .INIT_11(256'h001F001E001D001C001B001A0019001800170016001500140013001200110010),
    .INIT_12(256'h002F002E002D002C002B002A0029002800270026002500240023002200210020),
    .INIT_13(256'h003F003E003D003C003B003A0039003800370036003500340033003200310030),
    .INIT_14(256'h004F004E004D004C004B004A0049004800470046004500440043004200410040),
    .INIT_15(256'h005F005E005D005C005B005A0059005800570056005500540053005200510050),
    .INIT_16(256'h006F006E006D006C006B006A0069006800670066006500640063006200610060),
    .INIT_17(256'h007F007E007D007C007B007A0079007800770076007500740073007200710070),
    .INIT_18(256'h008F008E008D008C008B008A0089008800870086008500840083008200810080),
    .INIT_19(256'h009F009E009D009C009B009A0099009800970096009500940093009200910090),
    .INIT_1A(256'h00AF00AE00AD00AC00AB00AA00A900A800A700A600A500A400A300A200A100A0),
    .INIT_1B(256'h00BF00BE00BD00BC00BB00BA00B900B800B700B600B500B400B300B200B100B0),
    .INIT_1C(256'h00CF00CE00CD00CC00CB00CA00C900C800C700C600C500C400C300C200C100C0),
    .INIT_1D(256'h00DF00DE00DD00DC00DB00DA00D900D800D700D600D500D400D300D200D100D0),
    .INIT_1E(256'h00EF00EE00ED00EC00EB00EA00E900E800E700E600E500E400E300E200E100E0),
    .INIT_1F(256'h00FF00FE00FD00FC00FB00FA00F900F800F700F600F500F400F300F200F100F0),
    .INIT_20(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_21(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_22(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_23(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_24(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_25(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_26(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_27(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_28(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_29(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2A(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2B(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2C(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2D(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2E(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_2F(256'h00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF),
    .INIT_30(256'h00000000000000000000000000000000000000000000000000000000000000FF),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,q2_reg_i_3_n_6,ret_26_fu_299_p2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,q2_reg_i_6_n_6,q2_reg_i_7_n_7,q2_reg_i_7_n_8,q2_reg_i_7_n_9,q2_reg_i_7_n_10,q2_reg_i_8_n_7,q2_reg_i_8_n_8,q2_reg_i_8_n_9,q2_reg_i_8_n_10,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:8],xf_cv_icvSaturate8u_cv_load_2_reg_725}),
        .DOBDO({NLW_q2_reg_DOBDO_UNCONNECTED[15:8],I616}),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(xf_cv_icvSaturate8u_cv_ce2),
        .ENBWREN(xf_cv_icvSaturate8u_cv_ce2),
        .REGCEAREGCE(xf_cv_icvSaturate8u_cv_load_2_reg_7250),
        .REGCEB(xf_cv_icvSaturate8u_cv_load_2_reg_7250),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    q2_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(xf_cv_icvSaturate8u_cv_ce2));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_10
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_1[6]),
        .O(q2_reg_i_10_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_11
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_1[5]),
        .O(q2_reg_i_11_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_12
       (.I0(q2_reg_0[4]),
        .I1(q2_reg_1[4]),
        .O(q2_reg_i_12_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_13
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_1[3]),
        .O(q2_reg_i_13_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_14
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_1[2]),
        .O(q2_reg_i_14_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_15
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_1[1]),
        .O(q2_reg_i_15_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_16
       (.I0(q2_reg_0[0]),
        .I1(q2_reg_1[0]),
        .O(q2_reg_i_16_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_17
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_1[7]),
        .O(q2_reg_i_17_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_18
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_1[6]),
        .O(q2_reg_i_18_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_19
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_1[5]),
        .O(q2_reg_i_19_n_3));
  LUT3 #(
    .INIT(8'h04)) 
    q2_reg_i_2
       (.I0(icmp_ln128_reg_673_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(xf_cv_icvSaturate8u_cv_load_2_reg_7250));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_20
       (.I0(q2_reg_0[4]),
        .I1(q2_reg_1[4]),
        .O(q2_reg_i_20_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_21
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_1[3]),
        .O(q2_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_22
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_1[2]),
        .O(q2_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_23
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_1[1]),
        .O(q2_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_24
       (.I0(q2_reg_0[0]),
        .I1(q2_reg_1[0]),
        .O(q2_reg_i_24_n_3));
  CARRY4 q2_reg_i_3
       (.CI(q2_reg_i_4_n_3),
        .CO({NLW_q2_reg_i_3_CO_UNCONNECTED[3:1],q2_reg_i_3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_q2_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 q2_reg_i_4
       (.CI(q2_reg_i_5_n_3),
        .CO({q2_reg_i_4_n_3,q2_reg_i_4_n_4,q2_reg_i_4_n_5,q2_reg_i_4_n_6}),
        .CYINIT(1'b0),
        .DI(q2_reg_0[7:4]),
        .O(ret_26_fu_299_p2[7:4]),
        .S({q2_reg_i_9_n_3,q2_reg_i_10_n_3,q2_reg_i_11_n_3,q2_reg_i_12_n_3}));
  CARRY4 q2_reg_i_5
       (.CI(1'b0),
        .CO({q2_reg_i_5_n_3,q2_reg_i_5_n_4,q2_reg_i_5_n_5,q2_reg_i_5_n_6}),
        .CYINIT(1'b1),
        .DI(q2_reg_0[3:0]),
        .O(ret_26_fu_299_p2[3:0]),
        .S({q2_reg_i_13_n_3,q2_reg_i_14_n_3,q2_reg_i_15_n_3,q2_reg_i_16_n_3}));
  CARRY4 q2_reg_i_6
       (.CI(q2_reg_i_7_n_3),
        .CO({NLW_q2_reg_i_6_CO_UNCONNECTED[3:1],q2_reg_i_6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_q2_reg_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 q2_reg_i_7
       (.CI(q2_reg_i_8_n_3),
        .CO({q2_reg_i_7_n_3,q2_reg_i_7_n_4,q2_reg_i_7_n_5,q2_reg_i_7_n_6}),
        .CYINIT(1'b0),
        .DI(q2_reg_1[7:4]),
        .O({q2_reg_i_7_n_7,q2_reg_i_7_n_8,q2_reg_i_7_n_9,q2_reg_i_7_n_10}),
        .S({q2_reg_i_17_n_3,q2_reg_i_18_n_3,q2_reg_i_19_n_3,q2_reg_i_20_n_3}));
  CARRY4 q2_reg_i_8
       (.CI(1'b0),
        .CO({q2_reg_i_8_n_3,q2_reg_i_8_n_4,q2_reg_i_8_n_5,q2_reg_i_8_n_6}),
        .CYINIT(1'b1),
        .DI(q2_reg_1[3:0]),
        .O({q2_reg_i_8_n_7,q2_reg_i_8_n_8,q2_reg_i_8_n_9,q2_reg_i_8_n_10}),
        .S({q2_reg_i_21_n_3,q2_reg_i_22_n_3,q2_reg_i_23_n_3,q2_reg_i_24_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    q2_reg_i_9
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_1[7]),
        .O(q2_reg_i_9_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[3]_i_2 
       (.I0(\vmin_V_reg_745_reg[7] [3]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[3]),
        .O(\vmin_V_reg_745[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[3]_i_3 
       (.I0(\vmin_V_reg_745_reg[7] [2]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[2]),
        .O(\vmin_V_reg_745[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[3]_i_4 
       (.I0(\vmin_V_reg_745_reg[7] [1]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[1]),
        .O(\vmin_V_reg_745[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[3]_i_5 
       (.I0(\vmin_V_reg_745_reg[7] [0]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[0]),
        .O(\vmin_V_reg_745[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[7]_i_3 
       (.I0(\vmin_V_reg_745_reg[7] [7]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[7]),
        .O(\vmin_V_reg_745[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[7]_i_4 
       (.I0(\vmin_V_reg_745_reg[7] [6]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[6]),
        .O(\vmin_V_reg_745[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[7]_i_5 
       (.I0(\vmin_V_reg_745_reg[7] [5]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[5]),
        .O(\vmin_V_reg_745[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vmin_V_reg_745[7]_i_6 
       (.I0(\vmin_V_reg_745_reg[7] [4]),
        .I1(xf_cv_icvSaturate8u_cv_load_2_reg_725[4]),
        .O(\vmin_V_reg_745[7]_i_6_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vmin_V_reg_745_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\vmin_V_reg_745_reg[3]_i_1_n_3 ,\vmin_V_reg_745_reg[3]_i_1_n_4 ,\vmin_V_reg_745_reg[3]_i_1_n_5 ,\vmin_V_reg_745_reg[3]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI(\vmin_V_reg_745_reg[7] [3:0]),
        .O(D[3:0]),
        .S({\vmin_V_reg_745[3]_i_2_n_3 ,\vmin_V_reg_745[3]_i_3_n_3 ,\vmin_V_reg_745[3]_i_4_n_3 ,\vmin_V_reg_745[3]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vmin_V_reg_745_reg[7]_i_2 
       (.CI(\vmin_V_reg_745_reg[3]_i_1_n_3 ),
        .CO({\NLW_vmin_V_reg_745_reg[7]_i_2_CO_UNCONNECTED [3],\vmin_V_reg_745_reg[7]_i_2_n_4 ,\vmin_V_reg_745_reg[7]_i_2_n_5 ,\vmin_V_reg_745_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vmin_V_reg_745_reg[7] [6:4]}),
        .O(D[7:4]),
        .S({\vmin_V_reg_745[7]_i_3_n_3 ,\vmin_V_reg_745[7]_i_4_n_3 ,\vmin_V_reg_745[7]_i_5_n_3 ,\vmin_V_reg_745[7]_i_6_n_3 }));
  CARRY4 \vr_reg_772_reg[0]_i_2 
       (.CI(\q0_reg[11]_i_4_n_3 ),
        .CO({\NLW_vr_reg_772_reg[0]_i_2_CO_UNCONNECTED [3:1],void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vr_reg_772_reg[0]_i_2_O_UNCONNECTED [3:2],\zext_ln123_1_reg_730_reg[8] }),
        .S({1'b0,1'b0,1'b1,\vg_reg_778_reg[0] [8]}));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[3]_i_2 
       (.I0(I616[3]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [3]),
        .O(\zext_ln123_1_reg_730[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[3]_i_3 
       (.I0(I616[2]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [2]),
        .O(\zext_ln123_1_reg_730[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[3]_i_4 
       (.I0(I616[1]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [1]),
        .O(\zext_ln123_1_reg_730[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[3]_i_5 
       (.I0(I616[0]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [0]),
        .O(\zext_ln123_1_reg_730[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[7]_i_2 
       (.I0(I616[7]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [7]),
        .O(\zext_ln123_1_reg_730[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[7]_i_3 
       (.I0(I616[6]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [6]),
        .O(\zext_ln123_1_reg_730[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[7]_i_4 
       (.I0(I616[5]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [5]),
        .O(\zext_ln123_1_reg_730[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln123_1_reg_730[7]_i_5 
       (.I0(I616[4]),
        .I1(\zext_ln123_1_reg_730_reg[7]_17 [4]),
        .O(\zext_ln123_1_reg_730[7]_i_5_n_3 ));
  CARRY4 \zext_ln123_1_reg_730_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln123_1_reg_730_reg[3]_i_1_n_3 ,\zext_ln123_1_reg_730_reg[3]_i_1_n_4 ,\zext_ln123_1_reg_730_reg[3]_i_1_n_5 ,\zext_ln123_1_reg_730_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(I616[3:0]),
        .O(O289[3:0]),
        .S({\zext_ln123_1_reg_730[3]_i_2_n_3 ,\zext_ln123_1_reg_730[3]_i_3_n_3 ,\zext_ln123_1_reg_730[3]_i_4_n_3 ,\zext_ln123_1_reg_730[3]_i_5_n_3 }));
  CARRY4 \zext_ln123_1_reg_730_reg[7]_i_1 
       (.CI(\zext_ln123_1_reg_730_reg[3]_i_1_n_3 ),
        .CO({\zext_ln123_1_reg_730_reg[7]_i_1_n_3 ,\zext_ln123_1_reg_730_reg[7]_i_1_n_4 ,\zext_ln123_1_reg_730_reg[7]_i_1_n_5 ,\zext_ln123_1_reg_730_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(I616[7:4]),
        .O(O289[7:4]),
        .S({\zext_ln123_1_reg_730[7]_i_2_n_3 ,\zext_ln123_1_reg_730[7]_i_3_n_3 ,\zext_ln123_1_reg_730[7]_i_4_n_3 ,\zext_ln123_1_reg_730[7]_i_5_n_3 }));
  CARRY4 \zext_ln123_1_reg_730_reg[8]_i_1 
       (.CI(\zext_ln123_1_reg_730_reg[7]_i_1_n_3 ),
        .CO({\NLW_zext_ln123_1_reg_730_reg[8]_i_1_CO_UNCONNECTED [3:1],O289[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zext_ln123_1_reg_730_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc
   (ap_done_reg,
    ap_rst_n_0,
    ap_done_reg_reg_0,
    ap_return_0_preg,
    ap_return_1_preg,
    ap_done_reg_reg_1,
    ap_clk,
    ap_rst_n,
    p_src_mat_cols_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_rows_c_i_empty_n,
    \ap_return_0_preg_reg[15]_0 ,
    \ap_return_0_preg_reg[14]_0 ,
    \ap_return_0_preg_reg[13]_0 ,
    \ap_return_0_preg_reg[12]_0 ,
    \ap_return_0_preg_reg[11]_0 ,
    \ap_return_0_preg_reg[10]_0 ,
    \ap_return_0_preg_reg[9]_0 ,
    \ap_return_0_preg_reg[8]_0 ,
    \ap_return_0_preg_reg[7]_0 ,
    \ap_return_0_preg_reg[6]_0 ,
    \ap_return_0_preg_reg[5]_0 ,
    \ap_return_0_preg_reg[4]_0 ,
    \ap_return_0_preg_reg[3]_0 ,
    \ap_return_0_preg_reg[2]_0 ,
    \ap_return_0_preg_reg[1]_0 ,
    \ap_return_0_preg_reg[0]_0 ,
    \ap_return_1_preg_reg[15]_0 ,
    \ap_return_1_preg_reg[14]_0 ,
    \ap_return_1_preg_reg[13]_0 ,
    \ap_return_1_preg_reg[12]_0 ,
    \ap_return_1_preg_reg[11]_0 ,
    \ap_return_1_preg_reg[10]_0 ,
    \ap_return_1_preg_reg[9]_0 ,
    \ap_return_1_preg_reg[8]_0 ,
    \ap_return_1_preg_reg[7]_0 ,
    \ap_return_1_preg_reg[6]_0 ,
    \ap_return_1_preg_reg[5]_0 ,
    \ap_return_1_preg_reg[4]_0 ,
    \ap_return_1_preg_reg[3]_0 ,
    \ap_return_1_preg_reg[2]_0 ,
    \ap_return_1_preg_reg[1]_0 ,
    \ap_return_1_preg_reg[0]_0 );
  output ap_done_reg;
  output ap_rst_n_0;
  output ap_done_reg_reg_0;
  output [15:0]ap_return_0_preg;
  output [15:0]ap_return_1_preg;
  input ap_done_reg_reg_1;
  input ap_clk;
  input ap_rst_n;
  input p_src_mat_cols_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_rows_c_i_empty_n;
  input \ap_return_0_preg_reg[15]_0 ;
  input \ap_return_0_preg_reg[14]_0 ;
  input \ap_return_0_preg_reg[13]_0 ;
  input \ap_return_0_preg_reg[12]_0 ;
  input \ap_return_0_preg_reg[11]_0 ;
  input \ap_return_0_preg_reg[10]_0 ;
  input \ap_return_0_preg_reg[9]_0 ;
  input \ap_return_0_preg_reg[8]_0 ;
  input \ap_return_0_preg_reg[7]_0 ;
  input \ap_return_0_preg_reg[6]_0 ;
  input \ap_return_0_preg_reg[5]_0 ;
  input \ap_return_0_preg_reg[4]_0 ;
  input \ap_return_0_preg_reg[3]_0 ;
  input \ap_return_0_preg_reg[2]_0 ;
  input \ap_return_0_preg_reg[1]_0 ;
  input \ap_return_0_preg_reg[0]_0 ;
  input \ap_return_1_preg_reg[15]_0 ;
  input \ap_return_1_preg_reg[14]_0 ;
  input \ap_return_1_preg_reg[13]_0 ;
  input \ap_return_1_preg_reg[12]_0 ;
  input \ap_return_1_preg_reg[11]_0 ;
  input \ap_return_1_preg_reg[10]_0 ;
  input \ap_return_1_preg_reg[9]_0 ;
  input \ap_return_1_preg_reg[8]_0 ;
  input \ap_return_1_preg_reg[7]_0 ;
  input \ap_return_1_preg_reg[6]_0 ;
  input \ap_return_1_preg_reg[5]_0 ;
  input \ap_return_1_preg_reg[4]_0 ;
  input \ap_return_1_preg_reg[3]_0 ;
  input \ap_return_1_preg_reg[2]_0 ;
  input \ap_return_1_preg_reg[1]_0 ;
  input \ap_return_1_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire [15:0]ap_return_0_preg;
  wire \ap_return_0_preg_reg[0]_0 ;
  wire \ap_return_0_preg_reg[10]_0 ;
  wire \ap_return_0_preg_reg[11]_0 ;
  wire \ap_return_0_preg_reg[12]_0 ;
  wire \ap_return_0_preg_reg[13]_0 ;
  wire \ap_return_0_preg_reg[14]_0 ;
  wire \ap_return_0_preg_reg[15]_0 ;
  wire \ap_return_0_preg_reg[1]_0 ;
  wire \ap_return_0_preg_reg[2]_0 ;
  wire \ap_return_0_preg_reg[3]_0 ;
  wire \ap_return_0_preg_reg[4]_0 ;
  wire \ap_return_0_preg_reg[5]_0 ;
  wire \ap_return_0_preg_reg[6]_0 ;
  wire \ap_return_0_preg_reg[7]_0 ;
  wire \ap_return_0_preg_reg[8]_0 ;
  wire \ap_return_0_preg_reg[9]_0 ;
  wire [15:0]ap_return_1_preg;
  wire \ap_return_1_preg_reg[0]_0 ;
  wire \ap_return_1_preg_reg[10]_0 ;
  wire \ap_return_1_preg_reg[11]_0 ;
  wire \ap_return_1_preg_reg[12]_0 ;
  wire \ap_return_1_preg_reg[13]_0 ;
  wire \ap_return_1_preg_reg[14]_0 ;
  wire \ap_return_1_preg_reg[15]_0 ;
  wire \ap_return_1_preg_reg[1]_0 ;
  wire \ap_return_1_preg_reg[2]_0 ;
  wire \ap_return_1_preg_reg[3]_0 ;
  wire \ap_return_1_preg_reg[4]_0 ;
  wire \ap_return_1_preg_reg[5]_0 ;
  wire \ap_return_1_preg_reg[6]_0 ;
  wire \ap_return_1_preg_reg[7]_0 ;
  wire \ap_return_1_preg_reg[8]_0 ;
  wire \ap_return_1_preg_reg[9]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(p_src_mat_cols_c_i_empty_n),
        .I2(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I3(p_src_mat_rows_c_i_empty_n),
        .O(ap_done_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[0]_0 ),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[10]_0 ),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[11]_0 ),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[12]_0 ),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[13]_0 ),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[14]_0 ),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[15]_0 ),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[1]_0 ),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[2]_0 ),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[3]_0 ),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[4]_0 ),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[5]_0 ),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[6]_0 ),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[7]_0 ),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[8]_0 ),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_0_preg_reg[9]_0 ),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[0]_0 ),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[10]_0 ),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[11]_0 ),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[12]_0 ),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[13]_0 ),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[14]_0 ),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[15]_0 ),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[1]_0 ),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[2]_0 ),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[3]_0 ),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[4]_0 ),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[5]_0 ),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[6]_0 ),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[7]_0 ),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[8]_0 ),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg_reg_0),
        .D(\ap_return_1_preg_reg[9]_0 ),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc
   (ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm_reg[3]_0 ,
    colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_sync_ready,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg,
    Q,
    address0,
    ap_sync_channel_write_low_th_0_0,
    ap_sync_reg_channel_write_low_th_2_2,
    ap_done_reg_reg_0,
    shiftReg_ce,
    ap_sync_channel_write_high_th_2_2,
    shiftReg_ce_0,
    ap_sync_channel_write_high_th_2_1,
    shiftReg_ce_1,
    ap_sync_channel_write_high_th_2_0,
    shiftReg_ce_2,
    ap_sync_channel_write_low_th_2_2,
    shiftReg_ce_3,
    ap_sync_channel_write_low_th_2_1,
    shiftReg_ce_4,
    ap_sync_channel_write_low_th_2_0,
    shiftReg_ce_5,
    ap_sync_channel_write_high_th_1_2,
    shiftReg_ce_6,
    ap_sync_channel_write_high_th_1_1,
    shiftReg_ce_7,
    ap_sync_channel_write_high_th_1_0,
    shiftReg_ce_8,
    ap_sync_channel_write_low_th_1_2,
    shiftReg_ce_9,
    ap_sync_channel_write_low_th_1_1,
    shiftReg_ce_10,
    ap_sync_channel_write_low_th_1_0,
    shiftReg_ce_11,
    ap_sync_channel_write_high_th_0_2,
    shiftReg_ce_12,
    ap_sync_channel_write_high_th_0_1,
    shiftReg_ce_13,
    ap_sync_channel_write_high_th_0_0,
    shiftReg_ce_14,
    ap_sync_channel_write_low_th_0_2,
    shiftReg_ce_15,
    ap_sync_channel_write_low_th_0_1,
    shiftReg_ce_16,
    \low_th_2_0_fu_58_reg[7]_0 ,
    \low_th_2_1_fu_70_reg[7]_0 ,
    \low_th_2_2_1_fu_82_reg[7]_0 ,
    \high_th_2_0_1_fu_94_reg[7]_0 ,
    \high_th_2_1_2_fu_106_reg[7]_0 ,
    \high_th_2_2_2_fu_118_reg[7]_0 ,
    \low_th_2_0_2_fu_114_reg[7]_0 ,
    \low_th_2_1_2_fu_110_reg[7]_0 ,
    \low_th_2_2_2_fu_102_reg[7]_0 ,
    \high_th_2_0_2_fu_98_reg[7]_0 ,
    \high_th_2_1_1_fu_90_reg[7]_0 ,
    \high_th_2_2_1_fu_86_reg[7]_0 ,
    \low_th_2_0_1_fu_78_reg[7]_0 ,
    \low_th_2_1_1_fu_74_reg[7]_0 ,
    \low_th_2_2_fu_66_reg[7]_0 ,
    \high_th_2_0_fu_62_reg[7]_0 ,
    \high_th_2_1_fu_54_reg[7]_0 ,
    \high_th_2_2_fu_50_reg[7]_0 ,
    ap_clk,
    low_thresh_q00,
    ap_rst_n,
    colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg,
    E,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    ap_start,
    low_th_0_0_full_n,
    ap_sync_reg_channel_write_low_th_0_0,
    ap_sync_reg_channel_write_low_th_0_1,
    low_th_0_1_full_n,
    ap_sync_reg_channel_write_low_th_0_2,
    low_th_0_2_full_n,
    low_th_1_0_full_n,
    ap_sync_reg_channel_write_low_th_1_0,
    high_th_2_2_full_n,
    ap_sync_reg_channel_write_high_th_2_2,
    ap_sync_reg_channel_write_high_th_2_1,
    high_th_2_1_full_n,
    high_th_2_0_full_n,
    ap_sync_reg_channel_write_high_th_2_0,
    high_th_1_2_full_n,
    ap_sync_reg_channel_write_high_th_1_2,
    ap_sync_reg_channel_write_high_th_0_2,
    high_th_0_2_full_n,
    ap_sync_reg_channel_write_low_th_1_1,
    low_th_1_1_full_n,
    low_th_2_2_full_n,
    ap_sync_reg_channel_write_low_th_2_2_reg,
    high_th_0_1_full_n,
    ap_sync_reg_channel_write_high_th_0_1,
    ap_sync_reg_channel_write_low_th_2_1,
    low_th_2_1_full_n,
    high_th_1_1_full_n,
    ap_sync_reg_channel_write_high_th_1_1,
    high_th_1_0_full_n,
    ap_sync_reg_channel_write_high_th_1_0,
    ap_sync_reg_channel_write_low_th_1_2,
    low_th_1_2_full_n,
    low_th_2_0_full_n,
    ap_sync_reg_channel_write_low_th_2_0,
    ap_sync_reg_channel_write_high_th_0_0,
    high_th_0_0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    \high_th_2_2_fu_50_reg[7]_1 );
  output ap_enable_reg_pp0_iter0_reg_0;
  output \ap_CS_fsm_reg[3]_0 ;
  output colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_sync_ready;
  output ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  output [0:0]Q;
  output [1:0]address0;
  output ap_sync_channel_write_low_th_0_0;
  output ap_sync_reg_channel_write_low_th_2_2;
  output ap_done_reg_reg_0;
  output shiftReg_ce;
  output ap_sync_channel_write_high_th_2_2;
  output shiftReg_ce_0;
  output ap_sync_channel_write_high_th_2_1;
  output shiftReg_ce_1;
  output ap_sync_channel_write_high_th_2_0;
  output shiftReg_ce_2;
  output ap_sync_channel_write_low_th_2_2;
  output shiftReg_ce_3;
  output ap_sync_channel_write_low_th_2_1;
  output shiftReg_ce_4;
  output ap_sync_channel_write_low_th_2_0;
  output shiftReg_ce_5;
  output ap_sync_channel_write_high_th_1_2;
  output shiftReg_ce_6;
  output ap_sync_channel_write_high_th_1_1;
  output shiftReg_ce_7;
  output ap_sync_channel_write_high_th_1_0;
  output shiftReg_ce_8;
  output ap_sync_channel_write_low_th_1_2;
  output shiftReg_ce_9;
  output ap_sync_channel_write_low_th_1_1;
  output shiftReg_ce_10;
  output ap_sync_channel_write_low_th_1_0;
  output shiftReg_ce_11;
  output ap_sync_channel_write_high_th_0_2;
  output shiftReg_ce_12;
  output ap_sync_channel_write_high_th_0_1;
  output shiftReg_ce_13;
  output ap_sync_channel_write_high_th_0_0;
  output shiftReg_ce_14;
  output ap_sync_channel_write_low_th_0_2;
  output shiftReg_ce_15;
  output ap_sync_channel_write_low_th_0_1;
  output shiftReg_ce_16;
  output [7:0]\low_th_2_0_fu_58_reg[7]_0 ;
  output [7:0]\low_th_2_1_fu_70_reg[7]_0 ;
  output [7:0]\low_th_2_2_1_fu_82_reg[7]_0 ;
  output [7:0]\high_th_2_0_1_fu_94_reg[7]_0 ;
  output [7:0]\high_th_2_1_2_fu_106_reg[7]_0 ;
  output [7:0]\high_th_2_2_2_fu_118_reg[7]_0 ;
  output [7:0]\low_th_2_0_2_fu_114_reg[7]_0 ;
  output [7:0]\low_th_2_1_2_fu_110_reg[7]_0 ;
  output [7:0]\low_th_2_2_2_fu_102_reg[7]_0 ;
  output [7:0]\high_th_2_0_2_fu_98_reg[7]_0 ;
  output [7:0]\high_th_2_1_1_fu_90_reg[7]_0 ;
  output [7:0]\high_th_2_2_1_fu_86_reg[7]_0 ;
  output [7:0]\low_th_2_0_1_fu_78_reg[7]_0 ;
  output [7:0]\low_th_2_1_1_fu_74_reg[7]_0 ;
  output [7:0]\low_th_2_2_fu_66_reg[7]_0 ;
  output [7:0]\high_th_2_0_fu_62_reg[7]_0 ;
  output [7:0]\high_th_2_1_fu_54_reg[7]_0 ;
  output [7:0]\high_th_2_2_fu_50_reg[7]_0 ;
  input ap_clk;
  input [1:0]low_thresh_q00;
  input ap_rst_n;
  input colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg;
  input [0:0]E;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_start;
  input low_th_0_0_full_n;
  input ap_sync_reg_channel_write_low_th_0_0;
  input ap_sync_reg_channel_write_low_th_0_1;
  input low_th_0_1_full_n;
  input ap_sync_reg_channel_write_low_th_0_2;
  input low_th_0_2_full_n;
  input low_th_1_0_full_n;
  input ap_sync_reg_channel_write_low_th_1_0;
  input high_th_2_2_full_n;
  input ap_sync_reg_channel_write_high_th_2_2;
  input ap_sync_reg_channel_write_high_th_2_1;
  input high_th_2_1_full_n;
  input high_th_2_0_full_n;
  input ap_sync_reg_channel_write_high_th_2_0;
  input high_th_1_2_full_n;
  input ap_sync_reg_channel_write_high_th_1_2;
  input ap_sync_reg_channel_write_high_th_0_2;
  input high_th_0_2_full_n;
  input ap_sync_reg_channel_write_low_th_1_1;
  input low_th_1_1_full_n;
  input low_th_2_2_full_n;
  input ap_sync_reg_channel_write_low_th_2_2_reg;
  input high_th_0_1_full_n;
  input ap_sync_reg_channel_write_high_th_0_1;
  input ap_sync_reg_channel_write_low_th_2_1;
  input low_th_2_1_full_n;
  input high_th_1_1_full_n;
  input ap_sync_reg_channel_write_high_th_1_1;
  input high_th_1_0_full_n;
  input ap_sync_reg_channel_write_high_th_1_0;
  input ap_sync_reg_channel_write_low_th_1_2;
  input low_th_1_2_full_n;
  input low_th_2_0_full_n;
  input ap_sync_reg_channel_write_low_th_2_0;
  input ap_sync_reg_channel_write_high_th_0_0;
  input high_th_0_0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [7:0]D;
  input [7:0]\high_th_2_2_fu_50_reg[7]_1 ;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]add_ln138_reg_617;
  wire add_ln138_reg_6170;
  wire \add_ln138_reg_617[0]_i_1_n_3 ;
  wire \add_ln138_reg_617[1]_i_1_n_3 ;
  wire [3:0]add_ln149_fu_225_p2;
  wire add_ln149_reg_6420;
  wire \add_ln149_reg_642[1]_i_1_n_3 ;
  wire \add_ln149_reg_642[3]_i_3_n_3 ;
  wire [3:0]add_ln149_reg_642_reg;
  wire [1:0]address0;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm115_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_3;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_phi_mux_i_phi_fu_184_p41;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_start;
  wire ap_sync_channel_write_high_th_0_0;
  wire ap_sync_channel_write_high_th_0_1;
  wire ap_sync_channel_write_high_th_0_2;
  wire ap_sync_channel_write_high_th_1_0;
  wire ap_sync_channel_write_high_th_1_1;
  wire ap_sync_channel_write_high_th_1_2;
  wire ap_sync_channel_write_high_th_2_0;
  wire ap_sync_channel_write_high_th_2_1;
  wire ap_sync_channel_write_high_th_2_2;
  wire ap_sync_channel_write_low_th_0_0;
  wire ap_sync_channel_write_low_th_0_1;
  wire ap_sync_channel_write_low_th_0_2;
  wire ap_sync_channel_write_low_th_1_0;
  wire ap_sync_channel_write_low_th_1_1;
  wire ap_sync_channel_write_low_th_1_2;
  wire ap_sync_channel_write_low_th_2_0;
  wire ap_sync_channel_write_low_th_2_1;
  wire ap_sync_channel_write_low_th_2_2;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_high_th_0_0;
  wire ap_sync_reg_channel_write_high_th_0_1;
  wire ap_sync_reg_channel_write_high_th_0_2;
  wire ap_sync_reg_channel_write_high_th_1_0;
  wire ap_sync_reg_channel_write_high_th_1_1;
  wire ap_sync_reg_channel_write_high_th_1_2;
  wire ap_sync_reg_channel_write_high_th_2_0;
  wire ap_sync_reg_channel_write_high_th_2_1;
  wire ap_sync_reg_channel_write_high_th_2_2;
  wire ap_sync_reg_channel_write_low_th_0_0;
  wire ap_sync_reg_channel_write_low_th_0_1;
  wire ap_sync_reg_channel_write_low_th_0_2;
  wire ap_sync_reg_channel_write_low_th_1_0;
  wire ap_sync_reg_channel_write_low_th_1_1;
  wire ap_sync_reg_channel_write_low_th_1_2;
  wire ap_sync_reg_channel_write_low_th_2_0;
  wire ap_sync_reg_channel_write_low_th_2_1;
  wire ap_sync_reg_channel_write_low_th_2_1_i_10_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_11_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_12_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_3_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_4_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_5_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_6_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_7_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_8_n_3;
  wire ap_sync_reg_channel_write_low_th_2_1_i_9_n_3;
  wire ap_sync_reg_channel_write_low_th_2_2;
  wire ap_sync_reg_channel_write_low_th_2_2_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  wire [1:1]colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_address0;
  wire colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0;
  wire \gen_write[1].mem_reg_i_10_n_3 ;
  wire \gen_write[1].mem_reg_i_9_n_3 ;
  wire high_th_0_0_full_n;
  wire high_th_0_1_full_n;
  wire high_th_0_2_full_n;
  wire high_th_1_0_full_n;
  wire high_th_1_1_full_n;
  wire high_th_1_2_full_n;
  wire high_th_2_0_1_fu_940;
  wire [7:0]\high_th_2_0_1_fu_94_reg[7]_0 ;
  wire high_th_2_0_2_fu_980;
  wire [7:0]\high_th_2_0_2_fu_98_reg[7]_0 ;
  wire high_th_2_0_fu_620;
  wire [7:0]\high_th_2_0_fu_62_reg[7]_0 ;
  wire high_th_2_0_full_n;
  wire high_th_2_1_1_fu_900;
  wire [7:0]\high_th_2_1_1_fu_90_reg[7]_0 ;
  wire high_th_2_1_2_fu_1060;
  wire [7:0]\high_th_2_1_2_fu_106_reg[7]_0 ;
  wire high_th_2_1_fu_540;
  wire [7:0]\high_th_2_1_fu_54_reg[7]_0 ;
  wire high_th_2_1_full_n;
  wire high_th_2_2_1_fu_860;
  wire [7:0]\high_th_2_2_1_fu_86_reg[7]_0 ;
  wire high_th_2_2_2_fu_1180;
  wire [7:0]\high_th_2_2_2_fu_118_reg[7]_0 ;
  wire high_th_2_2_fu_500;
  wire [7:0]\high_th_2_2_fu_50_reg[7]_0 ;
  wire [7:0]\high_th_2_2_fu_50_reg[7]_1 ;
  wire high_th_2_2_full_n;
  wire i_reg_180;
  wire \i_reg_180_reg_n_3_[0] ;
  wire \i_reg_180_reg_n_3_[1] ;
  wire \icmp_ln138_reg_622[0]_i_1_n_3 ;
  wire \icmp_ln138_reg_622_reg_n_3_[0] ;
  wire \int_low_thresh_shift[0]_i_2_n_3 ;
  wire \int_low_thresh_shift[1]_i_3_n_3 ;
  wire [3:0]j_reg_192;
  wire low_th_0_0_full_n;
  wire low_th_0_1_full_n;
  wire low_th_0_2_full_n;
  wire low_th_1_0_full_n;
  wire low_th_1_1_full_n;
  wire low_th_1_2_full_n;
  wire [7:0]\low_th_2_0_1_fu_78_reg[7]_0 ;
  wire [7:0]\low_th_2_0_2_fu_114_reg[7]_0 ;
  wire [7:0]\low_th_2_0_fu_58_reg[7]_0 ;
  wire low_th_2_0_full_n;
  wire [7:0]\low_th_2_1_1_fu_74_reg[7]_0 ;
  wire [7:0]\low_th_2_1_2_fu_110_reg[7]_0 ;
  wire [7:0]\low_th_2_1_fu_70_reg[7]_0 ;
  wire low_th_2_1_full_n;
  wire [7:0]\low_th_2_2_1_fu_82_reg[7]_0 ;
  wire [7:0]\low_th_2_2_2_fu_102_reg[7]_0 ;
  wire [7:0]\low_th_2_2_fu_66_reg[7]_0 ;
  wire low_th_2_2_full_n;
  wire [1:0]low_thresh_q00;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_11;
  wire shiftReg_ce_12;
  wire shiftReg_ce_13;
  wire shiftReg_ce_14;
  wire shiftReg_ce_15;
  wire shiftReg_ce_16;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_6;
  wire shiftReg_ce_7;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire [2:0]trunc_ln144_reg_631;
  wire \trunc_ln144_reg_631[0]_i_1_n_3 ;
  wire \trunc_ln144_reg_631[1]_i_1_n_3 ;
  wire \trunc_ln144_reg_631[2]_i_1_n_3 ;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(low_th_0_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(high_th_2_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_2),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(high_th_2_1_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_1),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__10 
       (.I0(ap_done_reg),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(low_th_1_1_full_n),
        .I3(ap_sync_reg_channel_write_low_th_1_1),
        .O(shiftReg_ce_10));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__11 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(low_th_1_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_1_0),
        .O(shiftReg_ce_11));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__12 
       (.I0(ap_done_reg),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(high_th_0_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_0_2),
        .O(shiftReg_ce_12));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__13 
       (.I0(ap_done_reg),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(high_th_0_1_full_n),
        .I3(ap_sync_reg_channel_write_high_th_0_1),
        .O(shiftReg_ce_13));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__14 
       (.I0(ap_sync_reg_channel_write_high_th_0_0),
        .I1(high_th_0_0_full_n),
        .I2(ap_done_reg),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(shiftReg_ce_14));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__15 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(low_th_0_2_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_2),
        .O(shiftReg_ce_15));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__16 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(low_th_0_1_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_1),
        .O(shiftReg_ce_16));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(high_th_2_0_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_0),
        .O(shiftReg_ce_2));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(ap_done_reg),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(low_th_2_2_full_n),
        .I3(ap_sync_reg_channel_write_low_th_2_2_reg),
        .O(shiftReg_ce_3));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(ap_sync_reg_channel_write_low_th_2_1),
        .I1(low_th_2_1_full_n),
        .I2(ap_done_reg),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(shiftReg_ce_4));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(ap_sync_reg_channel_write_low_th_2_0),
        .I1(low_th_2_0_full_n),
        .I2(ap_done_reg),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(shiftReg_ce_5));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__6 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(high_th_1_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_1_2),
        .O(shiftReg_ce_6));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__7 
       (.I0(ap_sync_reg_channel_write_high_th_1_1),
        .I1(high_th_1_1_full_n),
        .I2(ap_done_reg),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(shiftReg_ce_7));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__8 
       (.I0(ap_sync_reg_channel_write_high_th_1_0),
        .I1(high_th_1_0_full_n),
        .I2(ap_done_reg),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(shiftReg_ce_8));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__9 
       (.I0(ap_sync_reg_channel_write_low_th_1_2),
        .I1(low_th_1_2_full_n),
        .I2(ap_done_reg),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(shiftReg_ce_9));
  LUT6 #(
    .INIT(64'h0BFFFFFF4F000000)) 
    \add_ln138_reg_617[0]_i_1 
       (.I0(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\i_reg_180_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln138_reg_617[0]),
        .O(\add_ln138_reg_617[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h06F6FFFFF6060000)) 
    \add_ln138_reg_617[1]_i_1 
       (.I0(\i_reg_180_reg_n_3_[1] ),
        .I1(\i_reg_180_reg_n_3_[0] ),
        .I2(ap_phi_mux_i_phi_fu_184_p41),
        .I3(add_ln138_reg_617[0]),
        .I4(add_ln138_reg_6170),
        .I5(add_ln138_reg_617[1]),
        .O(\add_ln138_reg_617[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln138_reg_617[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln138_reg_6170));
  FDRE \add_ln138_reg_617_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln138_reg_617[0]_i_1_n_3 ),
        .Q(add_ln138_reg_617[0]),
        .R(1'b0));
  FDRE \add_ln138_reg_617_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln138_reg_617[1]_i_1_n_3 ),
        .Q(add_ln138_reg_617[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \add_ln149_reg_642[0]_i_1 
       (.I0(j_reg_192[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I3(add_ln149_reg_642_reg[0]),
        .O(add_ln149_fu_225_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \add_ln149_reg_642[1]_i_1 
       (.I0(j_reg_192[1]),
        .I1(add_ln149_reg_642_reg[1]),
        .I2(j_reg_192[0]),
        .I3(ap_phi_mux_i_phi_fu_184_p41),
        .I4(add_ln149_reg_642_reg[0]),
        .O(\add_ln149_reg_642[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h4747474747748BB8)) 
    \add_ln149_reg_642[2]_i_1 
       (.I0(add_ln149_reg_642_reg[2]),
        .I1(ap_phi_mux_i_phi_fu_184_p41),
        .I2(j_reg_192[2]),
        .I3(j_reg_192[1]),
        .I4(add_ln149_reg_642_reg[1]),
        .I5(\int_low_thresh_shift[0]_i_2_n_3 ),
        .O(add_ln149_fu_225_p2[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln149_reg_642[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .O(add_ln149_reg_6420));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \add_ln149_reg_642[3]_i_2 
       (.I0(\add_ln149_reg_642[3]_i_3_n_3 ),
        .I1(add_ln149_reg_642_reg[2]),
        .I2(j_reg_192[2]),
        .I3(j_reg_192[3]),
        .I4(ap_phi_mux_i_phi_fu_184_p41),
        .I5(add_ln149_reg_642_reg[3]),
        .O(add_ln149_fu_225_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \add_ln149_reg_642[3]_i_3 
       (.I0(j_reg_192[1]),
        .I1(add_ln149_reg_642_reg[1]),
        .I2(j_reg_192[0]),
        .I3(ap_phi_mux_i_phi_fu_184_p41),
        .I4(add_ln149_reg_642_reg[0]),
        .O(\add_ln149_reg_642[3]_i_3_n_3 ));
  FDRE \add_ln149_reg_642_reg[0] 
       (.C(ap_clk),
        .CE(add_ln149_reg_6420),
        .D(add_ln149_fu_225_p2[0]),
        .Q(add_ln149_reg_642_reg[0]),
        .R(1'b0));
  FDRE \add_ln149_reg_642_reg[1] 
       (.C(ap_clk),
        .CE(add_ln149_reg_6420),
        .D(\add_ln149_reg_642[1]_i_1_n_3 ),
        .Q(add_ln149_reg_642_reg[1]),
        .R(1'b0));
  FDRE \add_ln149_reg_642_reg[2] 
       (.C(ap_clk),
        .CE(add_ln149_reg_6420),
        .D(add_ln149_fu_225_p2[2]),
        .Q(add_ln149_reg_642_reg[2]),
        .R(1'b0));
  FDRE \add_ln149_reg_642_reg[3] 
       (.C(ap_clk),
        .CE(add_ln149_reg_6420),
        .D(add_ln149_fu_225_p2[3]),
        .Q(add_ln149_reg_642_reg[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFEFAAAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(Q),
        .I5(ap_done_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_done_reg),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(ap_start),
        .I5(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hAAC000C0)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(add_ln138_reg_617[1]),
        .I1(\i_reg_180_reg_n_3_[1] ),
        .I2(\i_reg_180_reg_n_3_[0] ),
        .I3(ap_phi_mux_i_phi_fu_184_p41),
        .I4(add_ln138_reg_617[0]),
        .O(ap_condition_pp0_exit_iter0_state2));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ap_done_reg_i_1__0
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_low_th_2_1_i_3_n_3),
        .O(ap_done_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_NS_fsm115_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_3));
  LUT5 #(
    .INIT(32'h00000400)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q),
        .I4(ap_done_reg),
        .O(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D1C0C000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_NS_fsm115_out),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_0_0_i_1
       (.I0(ap_sync_reg_channel_write_high_th_0_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(high_th_0_0_full_n),
        .O(ap_sync_channel_write_high_th_0_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_high_th_0_1_i_1
       (.I0(high_th_0_1_full_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_high_th_0_1),
        .O(ap_sync_channel_write_high_th_0_1));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_high_th_0_2_i_1
       (.I0(high_th_0_2_full_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_high_th_0_2),
        .O(ap_sync_channel_write_high_th_0_2));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_1_0_i_1
       (.I0(ap_sync_reg_channel_write_high_th_1_0),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(high_th_1_0_full_n),
        .O(ap_sync_channel_write_high_th_1_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_high_th_1_1_i_1
       (.I0(ap_sync_reg_channel_write_high_th_1_1),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(high_th_1_1_full_n),
        .O(ap_sync_channel_write_high_th_1_1));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_high_th_1_2_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(high_th_1_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_1_2),
        .O(ap_sync_channel_write_high_th_1_2));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_high_th_2_0_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(high_th_2_0_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_0),
        .O(ap_sync_channel_write_high_th_2_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_high_th_2_1_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(high_th_2_1_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_1),
        .O(ap_sync_channel_write_high_th_2_1));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_high_th_2_2_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(high_th_2_2_full_n),
        .I3(ap_sync_reg_channel_write_high_th_2_2),
        .O(ap_sync_channel_write_high_th_2_2));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_low_th_0_0_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(low_th_0_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_0),
        .O(ap_sync_channel_write_low_th_0_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_low_th_0_1_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(low_th_0_1_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_1),
        .O(ap_sync_channel_write_low_th_0_1));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_low_th_0_2_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(low_th_0_2_full_n),
        .I3(ap_sync_reg_channel_write_low_th_0_2),
        .O(ap_sync_channel_write_low_th_0_2));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_low_th_1_0_i_1
       (.I0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(low_th_1_0_full_n),
        .I3(ap_sync_reg_channel_write_low_th_1_0),
        .O(ap_sync_channel_write_low_th_1_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_low_th_1_1_i_1
       (.I0(low_th_1_1_full_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_low_th_1_1),
        .O(ap_sync_channel_write_low_th_1_1));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_1_2_i_1
       (.I0(ap_sync_reg_channel_write_low_th_1_2),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(low_th_1_2_full_n),
        .O(ap_sync_channel_write_low_th_1_2));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_low_th_2_0_i_1
       (.I0(ap_sync_reg_channel_write_low_th_2_0),
        .I1(low_th_2_0_full_n),
        .I2(ap_done_reg),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(ap_sync_channel_write_low_th_2_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    ap_sync_reg_channel_write_low_th_2_1_i_1
       (.I0(ap_sync_reg_channel_write_low_th_2_1_i_3_n_3),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(ap_sync_reg_channel_write_low_th_2_2));
  LUT6 #(
    .INIT(64'h111111331F1F1FFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_10
       (.I0(low_th_2_2_full_n),
        .I1(ap_sync_reg_channel_write_low_th_2_2_reg),
        .I2(high_th_0_1_full_n),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(ap_sync_reg_channel_write_high_th_0_1),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_10_n_3));
  LUT6 #(
    .INIT(64'h11131113111FFFFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_11
       (.I0(low_th_1_0_full_n),
        .I1(ap_sync_reg_channel_write_low_th_1_0),
        .I2(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(low_th_0_0_full_n),
        .I5(ap_sync_reg_channel_write_low_th_0_0),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_11_n_3));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_sync_reg_channel_write_low_th_2_1_i_12
       (.I0(ap_sync_reg_channel_write_low_th_2_1),
        .I1(low_th_2_1_full_n),
        .I2(ap_sync_reg_channel_write_low_th_1_2),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(low_th_1_2_full_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_low_th_2_1_i_2
       (.I0(ap_sync_reg_channel_write_low_th_2_1),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(low_th_2_1_full_n),
        .O(ap_sync_channel_write_low_th_2_1));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_3
       (.I0(ap_sync_reg_channel_write_low_th_2_1_i_4_n_3),
        .I1(ap_sync_reg_channel_write_low_th_2_1_i_5_n_3),
        .I2(ap_sync_reg_channel_write_low_th_2_1_i_6_n_3),
        .I3(ap_sync_reg_channel_write_low_th_2_1_i_7_n_3),
        .I4(ap_sync_reg_channel_write_low_th_2_1_i_8_n_3),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF51F151FF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_4
       (.I0(ap_sync_reg_channel_write_high_th_2_2),
        .I1(high_th_2_2_full_n),
        .I2(ap_done_reg_reg_0),
        .I3(ap_sync_reg_channel_write_high_th_2_1),
        .I4(high_th_2_1_full_n),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_9_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_4_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF45CD45FF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_5
       (.I0(ap_sync_reg_channel_write_high_th_0_2),
        .I1(ap_done_reg_reg_0),
        .I2(high_th_0_2_full_n),
        .I3(ap_sync_reg_channel_write_low_th_1_1),
        .I4(low_th_1_1_full_n),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_10_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_5_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF51F151FF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_6
       (.I0(ap_sync_reg_channel_write_low_th_0_1),
        .I1(low_th_0_1_full_n),
        .I2(ap_done_reg_reg_0),
        .I3(ap_sync_reg_channel_write_low_th_0_2),
        .I4(low_th_0_2_full_n),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_11_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_6_n_3));
  LUT6 #(
    .INIT(64'hEEEEEEC0E0E0E0C0)) 
    ap_sync_reg_channel_write_low_th_2_1_i_7
       (.I0(low_th_2_0_full_n),
        .I1(ap_sync_reg_channel_write_low_th_2_0),
        .I2(ap_sync_reg_channel_write_high_th_0_0),
        .I3(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(high_th_0_0_full_n),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_7_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0DCDFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_8
       (.I0(high_th_1_1_full_n),
        .I1(ap_done_reg_reg_0),
        .I2(ap_sync_reg_channel_write_high_th_1_1),
        .I3(high_th_1_0_full_n),
        .I4(ap_sync_reg_channel_write_high_th_1_0),
        .I5(ap_sync_reg_channel_write_low_th_2_1_i_12_n_3),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_8_n_3));
  LUT6 #(
    .INIT(64'h11131113111FFFFF)) 
    ap_sync_reg_channel_write_low_th_2_1_i_9
       (.I0(high_th_2_0_full_n),
        .I1(ap_sync_reg_channel_write_high_th_2_0),
        .I2(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(high_th_1_2_full_n),
        .I5(ap_sync_reg_channel_write_high_th_1_2),
        .O(ap_sync_reg_channel_write_low_th_2_1_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_low_th_2_2_i_1
       (.I0(low_th_2_2_full_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_low_th_2_2_reg),
        .O(ap_sync_channel_write_low_th_2_2));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .I2(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I3(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I4(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg),
        .I5(E),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .I2(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I3(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I4(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg),
        .I5(E),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(add_ln149_reg_642_reg[2]),
        .I1(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_192[2]),
        .O(\gen_write[1].mem_reg_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hF0004444)) 
    \gen_write[1].mem_reg_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\gen_write[1].mem_reg_i_9_n_3 ),
        .I2(trunc_ln144_reg_631[1]),
        .I3(trunc_ln144_reg_631[2]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(address0[1]));
  LUT6 #(
    .INIT(64'h02FE0EF2FE02FE02)) 
    \gen_write[1].mem_reg_i_4__0 
       (.I0(\gen_write[1].mem_reg_i_10_n_3 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(trunc_ln144_reg_631[2]),
        .I4(trunc_ln144_reg_631[0]),
        .I5(trunc_ln144_reg_631[1]),
        .O(address0[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(add_ln149_reg_642_reg[3]),
        .I1(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_192[3]),
        .O(\gen_write[1].mem_reg_i_9_n_3 ));
  FDRE \high_th_2_0_1_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_0_1_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_0_1_fu_94_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_0_2_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_0_2_fu_98_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_0_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_0_fu_62_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_1_1_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_1_1_fu_90_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_1_2_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_1_2_fu_106_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_1_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_1_fu_54_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_2_1_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_2_1_fu_86_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_2_2_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_2_2_fu_118_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [0]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [1]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [2]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [3]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [4]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [5]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [6]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \high_th_2_2_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(\high_th_2_2_fu_50_reg[7]_1 [7]),
        .Q(\high_th_2_2_fu_50_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \i_reg_180[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(ap_start),
        .I4(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I5(ap_phi_mux_i_phi_fu_184_p41),
        .O(i_reg_180));
  LUT3 #(
    .INIT(8'h40)) 
    \i_reg_180[1]_i_2 
       (.I0(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_phi_mux_i_phi_fu_184_p41));
  FDRE \i_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln138_reg_617[0]),
        .Q(\i_reg_180_reg_n_3_[0] ),
        .R(i_reg_180));
  FDRE \i_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln138_reg_617[1]),
        .Q(\i_reg_180_reg_n_3_[1] ),
        .R(i_reg_180));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln138_reg_622[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .O(\icmp_ln138_reg_622[0]_i_1_n_3 ));
  FDRE \icmp_ln138_reg_622_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln138_reg_622[0]_i_1_n_3 ),
        .Q(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    int_ap_ready_i_1
       (.I0(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I2(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(ap_sync_ready));
  LUT5 #(
    .INIT(32'hFEFEFEAA)) 
    int_ap_ready_i_2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I2(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I3(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg),
        .I4(E),
        .O(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hA5E4FFFFA5E40000)) 
    \int_low_thresh_shift[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\int_low_thresh_shift[0]_i_2_n_3 ),
        .I2(trunc_ln144_reg_631[0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0),
        .I5(low_thresh_q00[0]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_low_thresh_shift[0]_i_2 
       (.I0(add_ln149_reg_642_reg[0]),
        .I1(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_192[0]),
        .O(\int_low_thresh_shift[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \int_low_thresh_shift[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    \int_low_thresh_shift[1]_i_1 
       (.I0(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_address0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(low_thresh_q00[1]),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT5 #(
    .INIT(32'h0F3C0FAA)) 
    \int_low_thresh_shift[1]_i_2 
       (.I0(\int_low_thresh_shift[1]_i_3_n_3 ),
        .I1(trunc_ln144_reg_631[0]),
        .I2(trunc_ln144_reg_631[1]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_address0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_low_thresh_shift[1]_i_3 
       (.I0(add_ln149_reg_642_reg[1]),
        .I1(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_192[1]),
        .O(\int_low_thresh_shift[1]_i_3_n_3 ));
  FDRE \j_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln149_reg_642_reg[0]),
        .Q(j_reg_192[0]),
        .R(i_reg_180));
  FDRE \j_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln149_reg_642_reg[1]),
        .Q(j_reg_192[1]),
        .R(i_reg_180));
  FDRE \j_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln149_reg_642_reg[2]),
        .Q(j_reg_192[2]),
        .R(i_reg_180));
  FDRE \j_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_184_p41),
        .D(add_ln149_reg_642_reg[3]),
        .Q(j_reg_192[3]),
        .R(i_reg_180));
  LUT4 #(
    .INIT(16'h0800)) 
    \low_th_2_0_1_fu_78[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\i_reg_180_reg_n_3_[1] ),
        .I2(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(high_th_2_0_fu_620));
  FDRE \low_th_2_0_1_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[0]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[1]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[2]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[3]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[4]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[5]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[6]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_0_1_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_fu_620),
        .D(D[7]),
        .Q(\low_th_2_0_1_fu_78_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \low_th_2_0_2_fu_114[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\i_reg_180_reg_n_3_[1] ),
        .I2(\i_reg_180_reg_n_3_[0] ),
        .I3(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(high_th_2_0_2_fu_980));
  FDRE \low_th_2_0_2_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[0]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[1]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[2]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[3]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[4]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[5]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[6]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_0_2_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_2_fu_980),
        .D(D[7]),
        .Q(\low_th_2_0_2_fu_114_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \low_th_2_0_fu_58[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_180_reg_n_3_[0] ),
        .I4(\i_reg_180_reg_n_3_[1] ),
        .O(high_th_2_0_1_fu_940));
  FDRE \low_th_2_0_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(D[0]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(D[1]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(D[2]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(D[3]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(D[4]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(D[5]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(D[6]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_0_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_0_1_fu_940),
        .D(D[7]),
        .Q(\low_th_2_0_fu_58_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \low_th_2_1_1_fu_74[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\i_reg_180_reg_n_3_[1] ),
        .I2(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(high_th_2_1_fu_540));
  FDRE \low_th_2_1_1_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[0]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[1]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[2]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[3]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[4]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[5]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[6]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_1_1_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_fu_540),
        .D(D[7]),
        .Q(\low_th_2_1_1_fu_74_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \low_th_2_1_2_fu_110[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\i_reg_180_reg_n_3_[1] ),
        .I2(\i_reg_180_reg_n_3_[0] ),
        .I3(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(high_th_2_1_1_fu_900));
  FDRE \low_th_2_1_2_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[0]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[1]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[2]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[3]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[4]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[5]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[6]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_1_2_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_1_fu_900),
        .D(D[7]),
        .Q(\low_th_2_1_2_fu_110_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \low_th_2_1_fu_70[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln138_reg_622_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_180_reg_n_3_[0] ),
        .I4(\i_reg_180_reg_n_3_[1] ),
        .O(high_th_2_1_2_fu_1060));
  FDRE \low_th_2_1_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(D[0]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(D[1]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(D[2]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(D[3]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(D[4]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(D[5]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(D[6]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_1_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_1_2_fu_1060),
        .D(D[7]),
        .Q(\low_th_2_1_fu_70_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \low_th_2_2_1_fu_82[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\i_reg_180_reg_n_3_[1] ),
        .I3(\i_reg_180_reg_n_3_[0] ),
        .O(high_th_2_2_2_fu_1180));
  FDRE \low_th_2_2_1_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[0]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[1]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[2]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[3]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[4]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[5]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[6]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_2_1_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_2_fu_1180),
        .D(D[7]),
        .Q(\low_th_2_2_1_fu_82_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \low_th_2_2_2_fu_102[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\i_reg_180_reg_n_3_[0] ),
        .I3(\i_reg_180_reg_n_3_[1] ),
        .O(high_th_2_2_1_fu_860));
  FDRE \low_th_2_2_2_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[0]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[1]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[2]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[3]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[4]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[5]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[6]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_2_2_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_1_fu_860),
        .D(D[7]),
        .Q(\low_th_2_2_2_fu_102_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \low_th_2_2_fu_66[7]_i_1 
       (.I0(\i_reg_180_reg_n_3_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(high_th_2_2_fu_500));
  FDRE \low_th_2_2_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[0]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[1]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[2]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[3]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[4]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[5]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[6]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \low_th_2_2_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(high_th_2_2_fu_500),
        .D(D[7]),
        .Q(\low_th_2_2_fu_66_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[0]_i_2__0 
       (.I0(ap_done_reg),
        .I1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .O(ap_done_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \trunc_ln144_reg_631[0]_i_1 
       (.I0(add_ln149_reg_642_reg[0]),
        .I1(ap_phi_mux_i_phi_fu_184_p41),
        .I2(j_reg_192[0]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(trunc_ln144_reg_631[0]),
        .O(\trunc_ln144_reg_631[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \trunc_ln144_reg_631[1]_i_1 
       (.I0(add_ln149_reg_642_reg[1]),
        .I1(ap_phi_mux_i_phi_fu_184_p41),
        .I2(j_reg_192[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(trunc_ln144_reg_631[1]),
        .O(\trunc_ln144_reg_631[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \trunc_ln144_reg_631[2]_i_1 
       (.I0(add_ln149_reg_642_reg[2]),
        .I1(ap_phi_mux_i_phi_fu_184_p41),
        .I2(j_reg_192[2]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(trunc_ln144_reg_631[2]),
        .O(\trunc_ln144_reg_631[2]_i_1_n_3 ));
  FDRE \trunc_ln144_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln144_reg_631[0]_i_1_n_3 ),
        .Q(trunc_ln144_reg_631[0]),
        .R(1'b0));
  FDRE \trunc_ln144_reg_631_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln144_reg_631[1]_i_1_n_3 ),
        .Q(trunc_ln144_reg_631[1]),
        .R(1'b0));
  FDRE \trunc_ln144_reg_631_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln144_reg_631[2]_i_1_n_3 ),
        .Q(trunc_ln144_reg_631[2]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_entry29
   (start_once_reg,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    ap_clk);
  output start_once_reg;
  input start_once_reg_reg_0;
  input start_once_reg_reg_1;
  input ap_clk;

  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg),
        .R(start_once_reg_reg_0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_s
   (CO,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][22]_1 ,
    \SRL_SIG_reg[0][22]_2 ,
    \SRL_SIG_reg[0][6]_1 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][6]_2 ,
    \SRL_SIG_reg[0][14]_1 ,
    \SRL_SIG_reg[0][14]_2 ,
    \SRL_SIG_reg[0][6]_3 ,
    \SRL_SIG_reg[0][22]_3 ,
    \SRL_SIG_reg[0][22]_4 ,
    \SRL_SIG_reg[0][14]_3 ,
    \SRL_SIG_reg[0][6]_4 ,
    ap_rst_n_inv,
    icmp_ln92_reg_705_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[3] ,
    colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0,
    shiftReg_ce,
    \icmp_ln92_reg_705_reg[0] ,
    internal_empty_n_reg,
    mOutPtr110_out,
    \icmp_ln92_reg_705_reg[0]_0 ,
    \and_ln1348_5_reg_719_reg[0] ,
    internal_empty_n_reg_0,
    ap_sync_ready,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg,
    internal_empty_n_reg_1,
    out,
    \low_th_2_1_fu_70_reg[7] ,
    \low_th_2_2_1_fu_82_reg[7] ,
    \high_th_2_0_1_fu_94_reg[7] ,
    \high_th_2_1_2_fu_106_reg[7] ,
    \high_th_2_2_2_fu_118_reg[7] ,
    \low_th_2_0_2_fu_114_reg[7] ,
    \low_th_2_1_2_fu_110_reg[7] ,
    \low_th_2_2_2_fu_102_reg[7] ,
    \high_th_2_0_2_fu_98_reg[7] ,
    \high_th_2_1_1_fu_90_reg[7] ,
    \high_th_2_2_1_fu_86_reg[7] ,
    \low_th_2_0_1_fu_78_reg[7] ,
    \low_th_2_1_1_fu_74_reg[7] ,
    \low_th_2_2_fu_66_reg[7] ,
    \high_th_2_0_fu_62_reg[7] ,
    \high_th_2_1_fu_54_reg[7] ,
    \high_th_2_2_fu_50_reg[7] ,
    address0,
    ap_clk,
    DI,
    S,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 ,
    low_thresh_q00,
    rgb2hsv_rows_c_empty_n,
    rgb2hsv_cols_c_empty_n,
    ap_rst_n,
    colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
    and_ln1348_5_fu_565_p2,
    and_ln1348_3_fu_469_p2,
    and_ln1348_1_fu_373_p2,
    rgb2hsv_data_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    imgHelper1_data_full_n,
    \SRL_SIG_reg[0]_0 ,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    Q,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    \ap_CS_fsm_reg[0] ,
    D,
    \high_th_2_2_fu_50_reg[7]_0 ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 ,
    ap_start);
  output [0:0]CO;
  output [0:0]\SRL_SIG_reg[0][6] ;
  output [0:0]\SRL_SIG_reg[0][22] ;
  output [0:0]\SRL_SIG_reg[0][22]_0 ;
  output [0:0]\SRL_SIG_reg[0][14] ;
  output [0:0]\SRL_SIG_reg[0][6]_0 ;
  output [0:0]\SRL_SIG_reg[0][22]_1 ;
  output [0:0]\SRL_SIG_reg[0][22]_2 ;
  output [0:0]\SRL_SIG_reg[0][6]_1 ;
  output [0:0]\SRL_SIG_reg[0][14]_0 ;
  output [0:0]\SRL_SIG_reg[0][6]_2 ;
  output [0:0]\SRL_SIG_reg[0][14]_1 ;
  output [0:0]\SRL_SIG_reg[0][14]_2 ;
  output [0:0]\SRL_SIG_reg[0][6]_3 ;
  output [0:0]\SRL_SIG_reg[0][22]_3 ;
  output [0:0]\SRL_SIG_reg[0][22]_4 ;
  output [0:0]\SRL_SIG_reg[0][14]_3 ;
  output [0:0]\SRL_SIG_reg[0][6]_4 ;
  output ap_rst_n_inv;
  output icmp_ln92_reg_705_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output \ap_CS_fsm_reg[3] ;
  output colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0;
  output shiftReg_ce;
  output \icmp_ln92_reg_705_reg[0] ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output \icmp_ln92_reg_705_reg[0]_0 ;
  output \and_ln1348_5_reg_719_reg[0] ;
  output internal_empty_n_reg_0;
  output ap_sync_ready;
  output ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  output internal_empty_n_reg_1;
  output [7:0]out;
  output [7:0]\low_th_2_1_fu_70_reg[7] ;
  output [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  output [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  output [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  output [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  output [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  output [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  output [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  output [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  output [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  output [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  output [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  output [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  output [7:0]\low_th_2_2_fu_66_reg[7] ;
  output [7:0]\high_th_2_0_fu_62_reg[7] ;
  output [7:0]\high_th_2_1_fu_54_reg[7] ;
  output [7:0]\high_th_2_2_fu_50_reg[7] ;
  output [1:0]address0;
  input ap_clk;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 ;
  input [1:0]low_thresh_q00;
  input rgb2hsv_rows_c_empty_n;
  input rgb2hsv_cols_c_empty_n;
  input ap_rst_n;
  input colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  input and_ln1348_5_fu_565_p2;
  input and_ln1348_3_fu_469_p2;
  input and_ln1348_1_fu_373_p2;
  input rgb2hsv_data_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input imgHelper1_data_full_n;
  input [0:0]\SRL_SIG_reg[0]_0 ;
  input bgr2hsv_9_2160_3840_1_U0_ap_start;
  input [0:0]Q;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input \ap_CS_fsm_reg[0] ;
  input [7:0]D;
  input [7:0]\high_th_2_2_fu_50_reg[7]_0 ;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_start;

  wire [15:0]A;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]\SRL_SIG_reg[0][14] ;
  wire [0:0]\SRL_SIG_reg[0][14]_0 ;
  wire [0:0]\SRL_SIG_reg[0][14]_1 ;
  wire [0:0]\SRL_SIG_reg[0][14]_2 ;
  wire [0:0]\SRL_SIG_reg[0][14]_3 ;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [0:0]\SRL_SIG_reg[0][22] ;
  wire [0:0]\SRL_SIG_reg[0][22]_0 ;
  wire [0:0]\SRL_SIG_reg[0][22]_1 ;
  wire [0:0]\SRL_SIG_reg[0][22]_2 ;
  wire [0:0]\SRL_SIG_reg[0][22]_3 ;
  wire [0:0]\SRL_SIG_reg[0][22]_4 ;
  wire [0:0]\SRL_SIG_reg[0][6] ;
  wire [0:0]\SRL_SIG_reg[0][6]_0 ;
  wire [0:0]\SRL_SIG_reg[0][6]_1 ;
  wire [0:0]\SRL_SIG_reg[0][6]_2 ;
  wire [0:0]\SRL_SIG_reg[0][6]_3 ;
  wire [0:0]\SRL_SIG_reg[0][6]_4 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [1:0]address0;
  wire and_ln1348_1_fu_373_p2;
  wire and_ln1348_3_fu_469_p2;
  wire and_ln1348_5_fu_565_p2;
  wire \and_ln1348_5_reg_719_reg[0] ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire [15:0]ap_return_0_preg;
  wire [15:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_high_th_0_0;
  wire ap_sync_channel_write_high_th_0_1;
  wire ap_sync_channel_write_high_th_0_2;
  wire ap_sync_channel_write_high_th_1_0;
  wire ap_sync_channel_write_high_th_1_1;
  wire ap_sync_channel_write_high_th_1_2;
  wire ap_sync_channel_write_high_th_2_0;
  wire ap_sync_channel_write_high_th_2_1;
  wire ap_sync_channel_write_high_th_2_2;
  wire ap_sync_channel_write_low_th_0_0;
  wire ap_sync_channel_write_low_th_0_1;
  wire ap_sync_channel_write_low_th_0_2;
  wire ap_sync_channel_write_low_th_1_0;
  wire ap_sync_channel_write_low_th_1_1;
  wire ap_sync_channel_write_low_th_1_2;
  wire ap_sync_channel_write_low_th_2_0;
  wire ap_sync_channel_write_low_th_2_1;
  wire ap_sync_channel_write_low_th_2_2;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_high_th_0_0;
  wire ap_sync_reg_channel_write_high_th_0_1;
  wire ap_sync_reg_channel_write_high_th_0_2;
  wire ap_sync_reg_channel_write_high_th_1_0;
  wire ap_sync_reg_channel_write_high_th_1_1;
  wire ap_sync_reg_channel_write_high_th_1_2;
  wire ap_sync_reg_channel_write_high_th_2_0;
  wire ap_sync_reg_channel_write_high_th_2_1;
  wire ap_sync_reg_channel_write_high_th_2_2;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3;
  wire ap_sync_reg_channel_write_low_th_0_0;
  wire ap_sync_reg_channel_write_low_th_0_1;
  wire ap_sync_reg_channel_write_low_th_0_2;
  wire ap_sync_reg_channel_write_low_th_1_0;
  wire ap_sync_reg_channel_write_low_th_1_1;
  wire ap_sync_reg_channel_write_low_th_1_2;
  wire ap_sync_reg_channel_write_low_th_2_0;
  wire ap_sync_reg_channel_write_low_th_2_1;
  wire ap_sync_reg_channel_write_low_th_2_2;
  wire ap_sync_reg_channel_write_low_th_2_2_reg_n_3;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg_n_3;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_5;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8;
  wire [7:0]colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_10;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_6;
  wire colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_7;
  wire colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0;
  wire [15:0]data;
  wire high_th_0_0_empty_n;
  wire high_th_0_0_full_n;
  wire high_th_0_1_empty_n;
  wire high_th_0_1_full_n;
  wire high_th_0_2_U_n_5;
  wire high_th_0_2_empty_n;
  wire high_th_0_2_full_n;
  wire high_th_1_0_U_n_5;
  wire high_th_1_0_empty_n;
  wire high_th_1_0_full_n;
  wire high_th_1_1_U_n_5;
  wire high_th_1_1_empty_n;
  wire high_th_1_1_full_n;
  wire high_th_1_2_U_n_5;
  wire high_th_1_2_empty_n;
  wire high_th_1_2_full_n;
  wire [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  wire [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  wire high_th_2_0_empty_n;
  wire [7:0]\high_th_2_0_fu_62_reg[7] ;
  wire high_th_2_0_full_n;
  wire [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  wire [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  wire high_th_2_1_U_n_5;
  wire high_th_2_1_empty_n;
  wire [7:0]\high_th_2_1_fu_54_reg[7] ;
  wire high_th_2_1_full_n;
  wire [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  wire [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  wire high_th_2_2_U_n_5;
  wire high_th_2_2_empty_n;
  wire [7:0]\high_th_2_2_fu_50_reg[7] ;
  wire [7:0]\high_th_2_2_fu_50_reg[7]_0 ;
  wire high_th_2_2_full_n;
  wire icmp_ln92_reg_705_pp0_iter1_reg;
  wire \icmp_ln92_reg_705_reg[0] ;
  wire \icmp_ln92_reg_705_reg[0]_0 ;
  wire imgHelper1_data_full_n;
  wire img_height_loc_i_channel_U_n_5;
  wire img_height_loc_i_channel_empty_n;
  wire img_height_loc_i_channel_full_n;
  wire img_width_loc_i_channel_U_n_5;
  wire img_width_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_full_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire low_th_0_0_empty_n;
  wire low_th_0_0_full_n;
  wire low_th_0_1_empty_n;
  wire low_th_0_1_full_n;
  wire low_th_0_2_empty_n;
  wire low_th_0_2_full_n;
  wire low_th_1_0_empty_n;
  wire low_th_1_0_full_n;
  wire low_th_1_1_empty_n;
  wire low_th_1_1_full_n;
  wire low_th_1_2_empty_n;
  wire low_th_1_2_full_n;
  wire [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  wire [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  wire low_th_2_0_U_n_5;
  wire low_th_2_0_empty_n;
  wire low_th_2_0_full_n;
  wire [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  wire [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  wire low_th_2_1_empty_n;
  wire [7:0]\low_th_2_1_fu_70_reg[7] ;
  wire low_th_2_1_full_n;
  wire [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  wire [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  wire low_th_2_2_empty_n;
  wire [7:0]\low_th_2_2_fu_66_reg[7] ;
  wire low_th_2_2_full_n;
  wire [1:0]low_thresh_q00;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]out;
  wire p_src_mat_cols_c_i_U_n_10;
  wire p_src_mat_cols_c_i_U_n_11;
  wire p_src_mat_cols_c_i_U_n_12;
  wire p_src_mat_cols_c_i_U_n_13;
  wire p_src_mat_cols_c_i_U_n_14;
  wire p_src_mat_cols_c_i_U_n_15;
  wire p_src_mat_cols_c_i_U_n_16;
  wire p_src_mat_cols_c_i_U_n_17;
  wire p_src_mat_cols_c_i_U_n_18;
  wire p_src_mat_cols_c_i_U_n_19;
  wire p_src_mat_cols_c_i_U_n_20;
  wire p_src_mat_cols_c_i_U_n_21;
  wire p_src_mat_cols_c_i_U_n_22;
  wire p_src_mat_cols_c_i_U_n_23;
  wire p_src_mat_cols_c_i_U_n_24;
  wire p_src_mat_cols_c_i_U_n_25;
  wire p_src_mat_cols_c_i_U_n_26;
  wire p_src_mat_cols_c_i_U_n_27;
  wire p_src_mat_cols_c_i_U_n_28;
  wire p_src_mat_cols_c_i_U_n_29;
  wire p_src_mat_cols_c_i_U_n_30;
  wire p_src_mat_cols_c_i_U_n_31;
  wire p_src_mat_cols_c_i_U_n_32;
  wire p_src_mat_cols_c_i_U_n_33;
  wire p_src_mat_cols_c_i_U_n_34;
  wire p_src_mat_cols_c_i_U_n_35;
  wire p_src_mat_cols_c_i_U_n_36;
  wire p_src_mat_cols_c_i_U_n_37;
  wire p_src_mat_cols_c_i_U_n_5;
  wire p_src_mat_cols_c_i_U_n_6;
  wire p_src_mat_cols_c_i_U_n_7;
  wire p_src_mat_cols_c_i_U_n_8;
  wire p_src_mat_cols_c_i_U_n_9;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_cols_c_i_full_n;
  wire p_src_mat_rows_c_i_U_n_24;
  wire p_src_mat_rows_c_i_U_n_25;
  wire p_src_mat_rows_c_i_U_n_26;
  wire p_src_mat_rows_c_i_U_n_27;
  wire p_src_mat_rows_c_i_U_n_28;
  wire p_src_mat_rows_c_i_U_n_29;
  wire p_src_mat_rows_c_i_U_n_30;
  wire p_src_mat_rows_c_i_U_n_31;
  wire p_src_mat_rows_c_i_U_n_32;
  wire p_src_mat_rows_c_i_U_n_33;
  wire p_src_mat_rows_c_i_U_n_34;
  wire p_src_mat_rows_c_i_U_n_35;
  wire p_src_mat_rows_c_i_U_n_36;
  wire p_src_mat_rows_c_i_U_n_37;
  wire p_src_mat_rows_c_i_U_n_38;
  wire p_src_mat_rows_c_i_U_n_39;
  wire p_src_mat_rows_c_i_U_n_5;
  wire p_src_mat_rows_c_i_U_n_6;
  wire p_src_mat_rows_c_i_U_n_7;
  wire p_src_mat_rows_c_i_empty_n;
  wire p_src_mat_rows_c_i_full_n;
  wire [15:0]q;
  wire rgb2hsv_cols_c_empty_n;
  wire rgb2hsv_data_empty_n;
  wire rgb2hsv_rows_c_empty_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_11;
  wire shiftReg_ce_12;
  wire shiftReg_ce_13;
  wire shiftReg_ce_14;
  wire shiftReg_ce_15;
  wire shiftReg_ce_16;
  wire shiftReg_ce_17;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_6;
  wire shiftReg_ce_7;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U_n_5;
  wire start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U_n_7;
  wire start_once_reg;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 ;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_30;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_31;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_32;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_33;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_34;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_35;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_36;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_37;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_38;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_39;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_40;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_41;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_42;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_43;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_44;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_45;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_46;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_47;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_48;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_49;
  wire xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_50;

  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_0_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_0_0),
        .Q(ap_sync_reg_channel_write_high_th_0_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_0_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_0_1),
        .Q(ap_sync_reg_channel_write_high_th_0_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_0_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_0_2),
        .Q(ap_sync_reg_channel_write_high_th_0_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_1_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_1_0),
        .Q(ap_sync_reg_channel_write_high_th_1_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_1_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_1_1),
        .Q(ap_sync_reg_channel_write_high_th_1_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_1_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_1_2),
        .Q(ap_sync_reg_channel_write_high_th_1_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_2_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_2_0),
        .Q(ap_sync_reg_channel_write_high_th_2_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_2_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_2_1),
        .Q(ap_sync_reg_channel_write_high_th_2_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_high_th_2_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_high_th_2_2),
        .Q(ap_sync_reg_channel_write_high_th_2_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_img_height_loc_i_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_src_mat_rows_c_i_U_n_7),
        .Q(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_img_width_loc_i_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_src_mat_rows_c_i_U_n_5),
        .Q(ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_0_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_0_0),
        .Q(ap_sync_reg_channel_write_low_th_0_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_0_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_0_1),
        .Q(ap_sync_reg_channel_write_low_th_0_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_0_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_0_2),
        .Q(ap_sync_reg_channel_write_low_th_0_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_1_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_1_0),
        .Q(ap_sync_reg_channel_write_low_th_1_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_1_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_1_1),
        .Q(ap_sync_reg_channel_write_low_th_1_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_1_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_1_2),
        .Q(ap_sync_reg_channel_write_low_th_1_2),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_2_0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_2_0),
        .Q(ap_sync_reg_channel_write_low_th_2_0),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_2_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_2_1),
        .Q(ap_sync_reg_channel_write_low_th_2_1),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_low_th_2_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_low_th_2_2),
        .Q(ap_sync_reg_channel_write_low_th_2_2_reg_n_3),
        .R(ap_sync_reg_channel_write_low_th_2_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_7),
        .Q(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_6),
        .Q(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg_n_3),
        .R(1'b0));
  colordetect_colordetect_accel_0_0_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_5),
        .ap_done_reg_reg_1(img_height_loc_i_channel_U_n_5),
        .ap_return_0_preg(ap_return_0_preg),
        .\ap_return_0_preg_reg[0]_0 (p_src_mat_rows_c_i_U_n_24),
        .\ap_return_0_preg_reg[10]_0 (p_src_mat_rows_c_i_U_n_34),
        .\ap_return_0_preg_reg[11]_0 (p_src_mat_rows_c_i_U_n_35),
        .\ap_return_0_preg_reg[12]_0 (p_src_mat_rows_c_i_U_n_36),
        .\ap_return_0_preg_reg[13]_0 (p_src_mat_rows_c_i_U_n_37),
        .\ap_return_0_preg_reg[14]_0 (p_src_mat_rows_c_i_U_n_38),
        .\ap_return_0_preg_reg[15]_0 (p_src_mat_rows_c_i_U_n_39),
        .\ap_return_0_preg_reg[1]_0 (p_src_mat_rows_c_i_U_n_25),
        .\ap_return_0_preg_reg[2]_0 (p_src_mat_rows_c_i_U_n_26),
        .\ap_return_0_preg_reg[3]_0 (p_src_mat_rows_c_i_U_n_27),
        .\ap_return_0_preg_reg[4]_0 (p_src_mat_rows_c_i_U_n_28),
        .\ap_return_0_preg_reg[5]_0 (p_src_mat_rows_c_i_U_n_29),
        .\ap_return_0_preg_reg[6]_0 (p_src_mat_rows_c_i_U_n_30),
        .\ap_return_0_preg_reg[7]_0 (p_src_mat_rows_c_i_U_n_31),
        .\ap_return_0_preg_reg[8]_0 (p_src_mat_rows_c_i_U_n_32),
        .\ap_return_0_preg_reg[9]_0 (p_src_mat_rows_c_i_U_n_33),
        .ap_return_1_preg(ap_return_1_preg),
        .\ap_return_1_preg_reg[0]_0 (p_src_mat_cols_c_i_U_n_22),
        .\ap_return_1_preg_reg[10]_0 (p_src_mat_cols_c_i_U_n_32),
        .\ap_return_1_preg_reg[11]_0 (p_src_mat_cols_c_i_U_n_33),
        .\ap_return_1_preg_reg[12]_0 (p_src_mat_cols_c_i_U_n_34),
        .\ap_return_1_preg_reg[13]_0 (p_src_mat_cols_c_i_U_n_35),
        .\ap_return_1_preg_reg[14]_0 (p_src_mat_cols_c_i_U_n_36),
        .\ap_return_1_preg_reg[15]_0 (p_src_mat_cols_c_i_U_n_37),
        .\ap_return_1_preg_reg[1]_0 (p_src_mat_cols_c_i_U_n_23),
        .\ap_return_1_preg_reg[2]_0 (p_src_mat_cols_c_i_U_n_24),
        .\ap_return_1_preg_reg[3]_0 (p_src_mat_cols_c_i_U_n_25),
        .\ap_return_1_preg_reg[4]_0 (p_src_mat_cols_c_i_U_n_26),
        .\ap_return_1_preg_reg[5]_0 (p_src_mat_cols_c_i_U_n_27),
        .\ap_return_1_preg_reg[6]_0 (p_src_mat_cols_c_i_U_n_28),
        .\ap_return_1_preg_reg[7]_0 (p_src_mat_cols_c_i_U_n_29),
        .\ap_return_1_preg_reg[8]_0 (p_src_mat_cols_c_i_U_n_30),
        .\ap_return_1_preg_reg[9]_0 (p_src_mat_cols_c_i_U_n_31),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .D(D),
        .E(shiftReg_ce),
        .Q(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_10),
        .address0(address0),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (ap_rst_n_inv),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_6),
        .ap_rst_n_1(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_7),
        .ap_start(ap_start),
        .ap_sync_channel_write_high_th_0_0(ap_sync_channel_write_high_th_0_0),
        .ap_sync_channel_write_high_th_0_1(ap_sync_channel_write_high_th_0_1),
        .ap_sync_channel_write_high_th_0_2(ap_sync_channel_write_high_th_0_2),
        .ap_sync_channel_write_high_th_1_0(ap_sync_channel_write_high_th_1_0),
        .ap_sync_channel_write_high_th_1_1(ap_sync_channel_write_high_th_1_1),
        .ap_sync_channel_write_high_th_1_2(ap_sync_channel_write_high_th_1_2),
        .ap_sync_channel_write_high_th_2_0(ap_sync_channel_write_high_th_2_0),
        .ap_sync_channel_write_high_th_2_1(ap_sync_channel_write_high_th_2_1),
        .ap_sync_channel_write_high_th_2_2(ap_sync_channel_write_high_th_2_2),
        .ap_sync_channel_write_low_th_0_0(ap_sync_channel_write_low_th_0_0),
        .ap_sync_channel_write_low_th_0_1(ap_sync_channel_write_low_th_0_1),
        .ap_sync_channel_write_low_th_0_2(ap_sync_channel_write_low_th_0_2),
        .ap_sync_channel_write_low_th_1_0(ap_sync_channel_write_low_th_1_0),
        .ap_sync_channel_write_low_th_1_1(ap_sync_channel_write_low_th_1_1),
        .ap_sync_channel_write_low_th_1_2(ap_sync_channel_write_low_th_1_2),
        .ap_sync_channel_write_low_th_2_0(ap_sync_channel_write_low_th_2_0),
        .ap_sync_channel_write_low_th_2_1(ap_sync_channel_write_low_th_2_1),
        .ap_sync_channel_write_low_th_2_2(ap_sync_channel_write_low_th_2_2),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_high_th_0_0(ap_sync_reg_channel_write_high_th_0_0),
        .ap_sync_reg_channel_write_high_th_0_1(ap_sync_reg_channel_write_high_th_0_1),
        .ap_sync_reg_channel_write_high_th_0_2(ap_sync_reg_channel_write_high_th_0_2),
        .ap_sync_reg_channel_write_high_th_1_0(ap_sync_reg_channel_write_high_th_1_0),
        .ap_sync_reg_channel_write_high_th_1_1(ap_sync_reg_channel_write_high_th_1_1),
        .ap_sync_reg_channel_write_high_th_1_2(ap_sync_reg_channel_write_high_th_1_2),
        .ap_sync_reg_channel_write_high_th_2_0(ap_sync_reg_channel_write_high_th_2_0),
        .ap_sync_reg_channel_write_high_th_2_1(ap_sync_reg_channel_write_high_th_2_1),
        .ap_sync_reg_channel_write_high_th_2_2(ap_sync_reg_channel_write_high_th_2_2),
        .ap_sync_reg_channel_write_low_th_0_0(ap_sync_reg_channel_write_low_th_0_0),
        .ap_sync_reg_channel_write_low_th_0_1(ap_sync_reg_channel_write_low_th_0_1),
        .ap_sync_reg_channel_write_low_th_0_2(ap_sync_reg_channel_write_low_th_0_2),
        .ap_sync_reg_channel_write_low_th_1_0(ap_sync_reg_channel_write_low_th_1_0),
        .ap_sync_reg_channel_write_low_th_1_1(ap_sync_reg_channel_write_low_th_1_1),
        .ap_sync_reg_channel_write_low_th_1_2(ap_sync_reg_channel_write_low_th_1_2),
        .ap_sync_reg_channel_write_low_th_2_0(ap_sync_reg_channel_write_low_th_2_0),
        .ap_sync_reg_channel_write_low_th_2_1(ap_sync_reg_channel_write_low_th_2_1),
        .ap_sync_reg_channel_write_low_th_2_2(ap_sync_reg_channel_write_low_th_2_2),
        .ap_sync_reg_channel_write_low_th_2_2_reg(ap_sync_reg_channel_write_low_th_2_2_reg_n_3),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg_n_3),
        .colorthresholding_9_0_3_2160_3840_1_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
        .colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0),
        .high_th_0_0_full_n(high_th_0_0_full_n),
        .high_th_0_1_full_n(high_th_0_1_full_n),
        .high_th_0_2_full_n(high_th_0_2_full_n),
        .high_th_1_0_full_n(high_th_1_0_full_n),
        .high_th_1_1_full_n(high_th_1_1_full_n),
        .high_th_1_2_full_n(high_th_1_2_full_n),
        .\high_th_2_0_1_fu_94_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3),
        .\high_th_2_0_2_fu_98_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9),
        .\high_th_2_0_fu_62_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15),
        .high_th_2_0_full_n(high_th_2_0_full_n),
        .\high_th_2_1_1_fu_90_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10),
        .\high_th_2_1_2_fu_106_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4),
        .\high_th_2_1_fu_54_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16),
        .high_th_2_1_full_n(high_th_2_1_full_n),
        .\high_th_2_2_1_fu_86_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11),
        .\high_th_2_2_2_fu_118_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5),
        .\high_th_2_2_fu_50_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17),
        .\high_th_2_2_fu_50_reg[7]_1 (\high_th_2_2_fu_50_reg[7]_0 ),
        .high_th_2_2_full_n(high_th_2_2_full_n),
        .low_th_0_0_full_n(low_th_0_0_full_n),
        .low_th_0_1_full_n(low_th_0_1_full_n),
        .low_th_0_2_full_n(low_th_0_2_full_n),
        .low_th_1_0_full_n(low_th_1_0_full_n),
        .low_th_1_1_full_n(low_th_1_1_full_n),
        .low_th_1_2_full_n(low_th_1_2_full_n),
        .\low_th_2_0_1_fu_78_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12),
        .\low_th_2_0_2_fu_114_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6),
        .\low_th_2_0_fu_58_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0),
        .low_th_2_0_full_n(low_th_2_0_full_n),
        .\low_th_2_1_1_fu_74_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13),
        .\low_th_2_1_2_fu_110_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7),
        .\low_th_2_1_fu_70_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1),
        .low_th_2_1_full_n(low_th_2_1_full_n),
        .\low_th_2_2_1_fu_82_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2),
        .\low_th_2_2_2_fu_102_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8),
        .\low_th_2_2_fu_66_reg[7]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14),
        .low_th_2_2_full_n(low_th_2_2_full_n),
        .low_thresh_q00(low_thresh_q00),
        .shiftReg_ce(shiftReg_ce_17),
        .shiftReg_ce_0(shiftReg_ce_16),
        .shiftReg_ce_1(shiftReg_ce_15),
        .shiftReg_ce_10(shiftReg_ce_6),
        .shiftReg_ce_11(shiftReg_ce_5),
        .shiftReg_ce_12(shiftReg_ce_4),
        .shiftReg_ce_13(shiftReg_ce_3),
        .shiftReg_ce_14(shiftReg_ce_2),
        .shiftReg_ce_15(shiftReg_ce_1),
        .shiftReg_ce_16(shiftReg_ce_0),
        .shiftReg_ce_2(shiftReg_ce_14),
        .shiftReg_ce_3(shiftReg_ce_13),
        .shiftReg_ce_4(shiftReg_ce_12),
        .shiftReg_ce_5(shiftReg_ce_11),
        .shiftReg_ce_6(shiftReg_ce_10),
        .shiftReg_ce_7(shiftReg_ce_9),
        .shiftReg_ce_8(shiftReg_ce_8),
        .shiftReg_ce_9(shiftReg_ce_7));
  colordetect_colordetect_accel_0_0_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_entry29 colorthresholding_9_0_3_2160_3840_1_entry29_U0
       (.ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(ap_rst_n_inv),
        .start_once_reg_reg_1(p_src_mat_cols_c_i_U_n_5));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S high_th_0_0_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_0_0(ap_sync_reg_channel_write_high_th_0_0),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_0_full_n(high_th_0_0_full_n),
        .\high_th_2_0_1_fu_94_reg[7] (\high_th_2_0_1_fu_94_reg[7] ),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_34),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[2]_0 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_2));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_53 high_th_0_1_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_0_1(ap_sync_reg_channel_write_high_th_0_1),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .high_th_0_1_full_n(high_th_0_1_full_n),
        .\high_th_2_1_2_fu_106_reg[7] (\high_th_2_1_2_fu_106_reg[7] ),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_35),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_3));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_54 high_th_0_2_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_0_2(ap_sync_reg_channel_write_high_th_0_2),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .high_th_0_2_full_n(high_th_0_2_full_n),
        .\high_th_2_2_2_fu_118_reg[7] (\high_th_2_2_2_fu_118_reg[7] ),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5),
        .internal_empty_n_reg_0(high_th_0_2_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_36),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[2]_0 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_4));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_55 high_th_1_0_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_1_0(ap_sync_reg_channel_write_high_th_1_0),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .high_th_1_0_full_n(high_th_1_0_full_n),
        .\high_th_2_0_2_fu_98_reg[7] (\high_th_2_0_2_fu_98_reg[7] ),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9),
        .internal_empty_n_reg_0(high_th_1_0_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_40),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[2]_0 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_8));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_56 high_th_1_1_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_1_1(ap_sync_reg_channel_write_high_th_1_1),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .high_th_1_1_full_n(high_th_1_1_full_n),
        .\high_th_2_1_1_fu_90_reg[7] (\high_th_2_1_1_fu_90_reg[7] ),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10),
        .int_ap_idle_i_7(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_10),
        .int_ap_idle_i_7_0(high_th_0_2_U_n_5),
        .internal_empty_n_reg_0(high_th_1_1_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_41),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_9));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_57 high_th_1_2_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_channel_write_high_th_1_2(ap_sync_reg_channel_write_high_th_1_2),
        .ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_1_2_full_n(high_th_1_2_full_n),
        .high_th_2_0_empty_n(high_th_2_0_empty_n),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .\high_th_2_2_1_fu_86_reg[7] (\high_th_2_2_1_fu_86_reg[7] ),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11),
        .int_ap_idle_i_4(high_th_1_1_U_n_5),
        .int_ap_idle_i_7_0(\ap_CS_fsm_reg[0] ),
        .internal_empty_n_reg_0(high_th_1_2_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_42),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[2]_0 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_10));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_58 high_th_2_0_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_2_0(ap_sync_reg_channel_write_high_th_2_0),
        .high_th_2_0_empty_n(high_th_2_0_empty_n),
        .\high_th_2_0_fu_62_reg[7] (\high_th_2_0_fu_62_reg[7] ),
        .high_th_2_0_full_n(high_th_2_0_full_n),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_46),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[2]_0 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_14));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_59 high_th_2_1_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .\ap_CS_fsm[1]_i_2__0 (low_th_2_0_U_n_5),
        .\ap_CS_fsm[1]_i_2__0_0 (high_th_1_0_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_2_1(ap_sync_reg_channel_write_high_th_2_1),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_2_0_empty_n(high_th_2_0_empty_n),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .\high_th_2_1_fu_54_reg[7] (\high_th_2_1_fu_54_reg[7] ),
        .high_th_2_1_full_n(high_th_2_1_full_n),
        .high_th_2_2_empty_n(high_th_2_2_empty_n),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16),
        .internal_empty_n_reg_0(high_th_2_1_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_47),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_15));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_60 high_th_2_2_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_high_th_2_2(ap_sync_reg_channel_write_high_th_2_2),
        .high_th_2_2_empty_n(high_th_2_2_empty_n),
        .\high_th_2_2_fu_50_reg[7] (\high_th_2_2_fu_50_reg[7] ),
        .high_th_2_2_full_n(high_th_2_2_full_n),
        .img_width_loc_i_channel_empty_n(img_width_loc_i_channel_empty_n),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17),
        .internal_empty_n_reg_0(high_th_2_2_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_48),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[2]_0 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_16));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S img_height_loc_i_channel_U
       (.A(A),
        .D(data),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .ap_done_reg_reg_0(p_src_mat_rows_c_i_U_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(img_height_loc_i_channel_U_n_5),
        .ap_sync_reg_channel_write_img_height_loc_i_channel(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .img_height_loc_i_channel_full_n(img_height_loc_i_channel_full_n),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_49),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_61 img_width_loc_i_channel_U
       (.B(q),
        .D({p_src_mat_cols_c_i_U_n_6,p_src_mat_cols_c_i_U_n_7,p_src_mat_cols_c_i_U_n_8,p_src_mat_cols_c_i_U_n_9,p_src_mat_cols_c_i_U_n_10,p_src_mat_cols_c_i_U_n_11,p_src_mat_cols_c_i_U_n_12,p_src_mat_cols_c_i_U_n_13,p_src_mat_cols_c_i_U_n_14,p_src_mat_cols_c_i_U_n_15,p_src_mat_cols_c_i_U_n_16,p_src_mat_cols_c_i_U_n_17,p_src_mat_cols_c_i_U_n_18,p_src_mat_cols_c_i_U_n_19,p_src_mat_cols_c_i_U_n_20,p_src_mat_cols_c_i_U_n_21}),
        .Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .\SRL_SIG_reg[0][15] (ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .img_width_loc_i_channel_empty_n(img_width_loc_i_channel_empty_n),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .internal_empty_n_reg_0(img_width_loc_i_channel_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_50),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .\mOutPtr_reg[1]_0 (ap_rst_n_inv),
        .p_reg_reg(high_th_2_1_U_n_5),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_62 low_th_0_0_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_0_0(ap_sync_reg_channel_write_low_th_0_0),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_31),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_0_0_full_n(low_th_0_0_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (ap_rst_n_inv),
        .out(out),
        .shiftReg_ce(shiftReg_ce_17));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_63 low_th_0_1_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_0_1(ap_sync_reg_channel_write_low_th_0_1),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_32),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_0_1_full_n(low_th_0_1_full_n),
        .\low_th_2_1_fu_70_reg[7] (\low_th_2_1_fu_70_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[2]_0 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_0));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_64 low_th_0_2_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_0_2(ap_sync_reg_channel_write_low_th_0_2),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_33),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_0_2_full_n(low_th_0_2_full_n),
        .\low_th_2_2_1_fu_82_reg[7] (\low_th_2_2_1_fu_82_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_1));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_65 low_th_1_0_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_1_0(ap_sync_reg_channel_write_low_th_1_0),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_37),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_0_full_n(low_th_1_0_full_n),
        .\low_th_2_0_2_fu_114_reg[7] (\low_th_2_0_2_fu_114_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_5));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_66 low_th_1_1_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_1_1(ap_sync_reg_channel_write_low_th_1_1),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_38),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_1_1_full_n(low_th_1_1_full_n),
        .\low_th_2_1_2_fu_110_reg[7] (\low_th_2_1_2_fu_110_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[2]_0 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_6));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_67 low_th_1_2_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_1_2(ap_sync_reg_channel_write_low_th_1_2),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_39),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_1_2_full_n(low_th_1_2_full_n),
        .\low_th_2_2_2_fu_102_reg[7] (\low_th_2_2_2_fu_102_reg[7] ),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_7));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_68 low_th_2_0_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_2_0(ap_sync_reg_channel_write_low_th_2_0),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12),
        .internal_empty_n_reg_0(low_th_2_0_U_n_5),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_43),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .\low_th_2_0_1_fu_78_reg[7] (\low_th_2_0_1_fu_78_reg[7] ),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .low_th_2_0_full_n(low_th_2_0_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_11));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_69 low_th_2_1_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_low_th_2_1(ap_sync_reg_channel_write_low_th_2_1),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_44),
        .\low_th_2_1_1_fu_74_reg[7] (\low_th_2_1_1_fu_74_reg[7] ),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .low_th_2_1_full_n(low_th_2_1_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[2]_0 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_12));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_70 low_th_2_2_U
       (.Q(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14),
        .internal_full_n_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_45),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .\low_th_2_2_fu_66_reg[7] (\low_th_2_2_fu_66_reg[7] ),
        .low_th_2_2_full_n(low_th_2_2_full_n),
        .\mOutPtr_reg[0]_0 (colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (ap_sync_reg_channel_write_low_th_2_2_reg_n_3),
        .\mOutPtr_reg[0]_2 (ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_13));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_71 p_src_mat_cols_c_i_U
       (.D({p_src_mat_cols_c_i_U_n_6,p_src_mat_cols_c_i_U_n_7,p_src_mat_cols_c_i_U_n_8,p_src_mat_cols_c_i_U_n_9,p_src_mat_cols_c_i_U_n_10,p_src_mat_cols_c_i_U_n_11,p_src_mat_cols_c_i_U_n_12,p_src_mat_cols_c_i_U_n_13,p_src_mat_cols_c_i_U_n_14,p_src_mat_cols_c_i_U_n_15,p_src_mat_cols_c_i_U_n_16,p_src_mat_cols_c_i_U_n_17,p_src_mat_cols_c_i_U_n_18,p_src_mat_cols_c_i_U_n_19,p_src_mat_cols_c_i_U_n_20,p_src_mat_cols_c_i_U_n_21}),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][0] (p_src_mat_cols_c_i_U_n_22),
        .\SRL_SIG_reg[0][10] (p_src_mat_cols_c_i_U_n_32),
        .\SRL_SIG_reg[0][11] (p_src_mat_cols_c_i_U_n_33),
        .\SRL_SIG_reg[0][12] (p_src_mat_cols_c_i_U_n_34),
        .\SRL_SIG_reg[0][13] (p_src_mat_cols_c_i_U_n_35),
        .\SRL_SIG_reg[0][14] (p_src_mat_cols_c_i_U_n_36),
        .\SRL_SIG_reg[0][15] (p_src_mat_cols_c_i_U_n_37),
        .\SRL_SIG_reg[0][15]_0 (colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_5),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][1] (p_src_mat_cols_c_i_U_n_23),
        .\SRL_SIG_reg[0][2] (p_src_mat_cols_c_i_U_n_24),
        .\SRL_SIG_reg[0][3] (p_src_mat_cols_c_i_U_n_25),
        .\SRL_SIG_reg[0][4] (p_src_mat_cols_c_i_U_n_26),
        .\SRL_SIG_reg[0][5] (p_src_mat_cols_c_i_U_n_27),
        .\SRL_SIG_reg[0][6] (p_src_mat_cols_c_i_U_n_28),
        .\SRL_SIG_reg[0][7] (p_src_mat_cols_c_i_U_n_29),
        .\SRL_SIG_reg[0][8] (p_src_mat_cols_c_i_U_n_30),
        .\SRL_SIG_reg[0][9] (p_src_mat_cols_c_i_U_n_31),
        .ap_clk(ap_clk),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(p_src_mat_cols_c_i_U_n_5),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U_n_5),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_cols_c_i_full_n(p_src_mat_cols_c_i_full_n),
        .p_src_mat_rows_c_i_full_n(p_src_mat_rows_c_i_full_n),
        .rgb2hsv_cols_c_empty_n(rgb2hsv_cols_c_empty_n),
        .rgb2hsv_rows_c_empty_n(rgb2hsv_rows_c_empty_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U_n_7));
  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_72 p_src_mat_rows_c_i_U
       (.D(data),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][0] (p_src_mat_rows_c_i_U_n_24),
        .\SRL_SIG_reg[0][10] (p_src_mat_rows_c_i_U_n_34),
        .\SRL_SIG_reg[0][11] (p_src_mat_rows_c_i_U_n_35),
        .\SRL_SIG_reg[0][12] (p_src_mat_rows_c_i_U_n_36),
        .\SRL_SIG_reg[0][13] (p_src_mat_rows_c_i_U_n_37),
        .\SRL_SIG_reg[0][14] (p_src_mat_rows_c_i_U_n_38),
        .\SRL_SIG_reg[0][15] (p_src_mat_rows_c_i_U_n_39),
        .\SRL_SIG_reg[0][15]_0 (colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_5),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][1] (p_src_mat_rows_c_i_U_n_25),
        .\SRL_SIG_reg[0][2] (p_src_mat_rows_c_i_U_n_26),
        .\SRL_SIG_reg[0][3] (p_src_mat_rows_c_i_U_n_27),
        .\SRL_SIG_reg[0][4] (p_src_mat_rows_c_i_U_n_28),
        .\SRL_SIG_reg[0][5] (p_src_mat_rows_c_i_U_n_29),
        .\SRL_SIG_reg[0][6] (p_src_mat_rows_c_i_U_n_30),
        .\SRL_SIG_reg[0][7] (p_src_mat_rows_c_i_U_n_31),
        .\SRL_SIG_reg[0][8] (p_src_mat_rows_c_i_U_n_32),
        .\SRL_SIG_reg[0][9] (p_src_mat_rows_c_i_U_n_33),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(p_src_mat_rows_c_i_U_n_5),
        .ap_rst_n_1(p_src_mat_rows_c_i_U_n_7),
        .ap_sync_reg_channel_write_img_height_loc_i_channel(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .ap_sync_reg_channel_write_img_width_loc_i_channel_reg(ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .img_height_loc_i_channel_full_n(img_height_loc_i_channel_full_n),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .internal_empty_n_reg_0(p_src_mat_rows_c_i_U_n_6),
        .\mOutPtr_reg[0]_0 (start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U_n_5),
        .\mOutPtr_reg[1]_0 (ap_rst_n_inv),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .p_src_mat_rows_c_i_full_n(p_src_mat_rows_c_i_full_n));
  colordetect_colordetect_accel_0_0_colordetect_accel_start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U
       (.E(shiftReg_ce),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .bgr2hsv_9_2160_3840_1_U0_ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .int_ap_idle_i_4_0(high_th_2_2_U_n_5),
        .int_ap_idle_reg(high_th_1_2_U_n_5),
        .int_ap_idle_reg_0(xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_30),
        .int_ap_idle_reg_1(img_width_loc_i_channel_U_n_5),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U_n_5),
        .internal_empty_n_reg_2(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry29_U0_ap_ready_reg_n_3),
        .internal_full_n_reg_0(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U_n_7),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_5),
        .\mOutPtr_reg[1]_1 (\ap_CS_fsm_reg[0] ),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_cols_c_i_full_n(p_src_mat_cols_c_i_full_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .p_src_mat_rows_c_i_full_n(p_src_mat_rows_c_i_full_n),
        .rgb2hsv_cols_c_empty_n(rgb2hsv_cols_c_empty_n),
        .rgb2hsv_rows_c_empty_n(rgb2hsv_rows_c_empty_n),
        .start_once_reg(start_once_reg));
  colordetect_colordetect_accel_0_0_colordetect_accel_xFInRange_9_0_2160_3840_15_0_1_9_1_3_s xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0
       (.A(A),
        .B(q),
        .CO(CO),
        .DI(DI),
        .Q({xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_30}),
        .S(S),
        .\SRL_SIG_reg[0][14] (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14]_0 ),
        .\SRL_SIG_reg[0][14]_1 (\SRL_SIG_reg[0][14]_1 ),
        .\SRL_SIG_reg[0][14]_2 (\SRL_SIG_reg[0][14]_2 ),
        .\SRL_SIG_reg[0][14]_3 (\SRL_SIG_reg[0][14]_3 ),
        .\SRL_SIG_reg[0][22] (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22]_0 ),
        .\SRL_SIG_reg[0][22]_1 (\SRL_SIG_reg[0][22]_1 ),
        .\SRL_SIG_reg[0][22]_2 (\SRL_SIG_reg[0][22]_2 ),
        .\SRL_SIG_reg[0][22]_3 (\SRL_SIG_reg[0][22]_3 ),
        .\SRL_SIG_reg[0][22]_4 (\SRL_SIG_reg[0][22]_4 ),
        .\SRL_SIG_reg[0][6] (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6]_0 ),
        .\SRL_SIG_reg[0][6]_1 (\SRL_SIG_reg[0][6]_1 ),
        .\SRL_SIG_reg[0][6]_2 (\SRL_SIG_reg[0][6]_2 ),
        .\SRL_SIG_reg[0][6]_3 (\SRL_SIG_reg[0][6]_3 ),
        .\SRL_SIG_reg[0][6]_4 (\SRL_SIG_reg[0][6]_4 ),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .and_ln1348_1_fu_373_p2(and_ln1348_1_fu_373_p2),
        .and_ln1348_3_fu_469_p2(and_ln1348_3_fu_469_p2),
        .and_ln1348_5_fu_565_p2(and_ln1348_5_fu_565_p2),
        .\and_ln1348_5_reg_719_reg[0]_0 (\and_ln1348_5_reg_719_reg[0] ),
        .\ap_CS_fsm_reg[0]_0 (ap_rst_n_inv),
        .\ap_CS_fsm_reg[5]_0 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_31),
        .\ap_CS_fsm_reg[5]_1 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_32),
        .\ap_CS_fsm_reg[5]_10 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_41),
        .\ap_CS_fsm_reg[5]_11 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_42),
        .\ap_CS_fsm_reg[5]_12 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_43),
        .\ap_CS_fsm_reg[5]_13 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_44),
        .\ap_CS_fsm_reg[5]_14 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_45),
        .\ap_CS_fsm_reg[5]_15 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_46),
        .\ap_CS_fsm_reg[5]_16 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_47),
        .\ap_CS_fsm_reg[5]_17 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_48),
        .\ap_CS_fsm_reg[5]_18 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_49),
        .\ap_CS_fsm_reg[5]_19 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_50),
        .\ap_CS_fsm_reg[5]_2 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_33),
        .\ap_CS_fsm_reg[5]_3 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_34),
        .\ap_CS_fsm_reg[5]_4 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_35),
        .\ap_CS_fsm_reg[5]_5 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_36),
        .\ap_CS_fsm_reg[5]_6 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_37),
        .\ap_CS_fsm_reg[5]_7 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_38),
        .\ap_CS_fsm_reg[5]_8 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_39),
        .\ap_CS_fsm_reg[5]_9 (xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_40),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .high_th_0_0_empty_n(high_th_0_0_empty_n),
        .high_th_0_1_empty_n(high_th_0_1_empty_n),
        .high_th_0_2_empty_n(high_th_0_2_empty_n),
        .high_th_1_0_empty_n(high_th_1_0_empty_n),
        .high_th_1_1_empty_n(high_th_1_1_empty_n),
        .high_th_1_2_empty_n(high_th_1_2_empty_n),
        .high_th_2_0_empty_n(high_th_2_0_empty_n),
        .high_th_2_1_empty_n(high_th_2_1_empty_n),
        .high_th_2_2_empty_n(high_th_2_2_empty_n),
        .\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 (icmp_ln92_reg_705_pp0_iter1_reg),
        .\icmp_ln92_reg_705_reg[0]_0 (\icmp_ln92_reg_705_reg[0] ),
        .\icmp_ln92_reg_705_reg[0]_1 (\icmp_ln92_reg_705_reg[0]_0 ),
        .imgHelper1_data_full_n(imgHelper1_data_full_n),
        .img_height_loc_i_channel_empty_n(img_height_loc_i_channel_empty_n),
        .img_width_loc_i_channel_empty_n(img_width_loc_i_channel_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_1),
        .low_th_0_0_empty_n(low_th_0_0_empty_n),
        .low_th_0_1_empty_n(low_th_0_1_empty_n),
        .low_th_0_2_empty_n(low_th_0_2_empty_n),
        .low_th_1_0_empty_n(low_th_1_0_empty_n),
        .low_th_1_1_empty_n(low_th_1_1_empty_n),
        .low_th_1_2_empty_n(low_th_1_2_empty_n),
        .low_th_2_0_empty_n(low_th_2_0_empty_n),
        .low_th_2_1_empty_n(low_th_2_1_empty_n),
        .low_th_2_2_empty_n(low_th_2_2_empty_n),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .p_reg_reg(img_width_loc_i_channel_U_n_5),
        .rgb2hsv_data_empty_n(rgb2hsv_data_empty_n),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 ),
        .\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 (\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 ));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_control_s_axi
   (DOADO,
    DOBDO,
    \gen_write[1].mem_reg ,
    \gen_write[1].mem_reg_0 ,
    low_thresh_q00,
    colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
    ap_start,
    Q,
    \int_cols_reg[31]_0 ,
    s_axi_control_RDATA,
    s_axi_control_RVALID,
    s_axi_control_ARREADY,
    int_high_thresh_ce1,
    int_low_thresh_ce1,
    s_axi_control_WREADY,
    s_axi_control_AWREADY,
    interrupt,
    s_axi_control_BVALID,
    D,
    \int_low_thresh_shift_reg[0]_0 ,
    ap_clk,
    address0,
    s_axi_control_WDATA,
    ap_rst_n_inv,
    ap_idle,
    ap_sync_ready,
    \int_low_thresh_shift_reg[1]_0 ,
    \int_low_thresh_shift_reg[0]_1 ,
    s_axi_control_AWADDR,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR,
    xfMat2axis_24_0_2160_3840_1_U0_ap_done,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
    \rdata_reg[0]_0 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[31]_1 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[4]_1 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[7]_2 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9]_1 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[17]_1 ,
    \rdata_reg[18]_1 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[20]_1 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[30]_1 ,
    \rdata_reg[31]_2 ,
    s_axi_control_RREADY,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    \low_th_2_2_fu_66_reg[0] ,
    \low_th_2_2_fu_66_reg[7] ,
    \low_th_2_2_fu_66_reg[0]_0 ,
    \low_th_2_2_fu_66_reg[1] ,
    \low_th_2_2_fu_66_reg[1]_0 ,
    \low_th_2_2_fu_66_reg[2] ,
    \low_th_2_2_fu_66_reg[2]_0 ,
    \low_th_2_2_fu_66_reg[3] ,
    \low_th_2_2_fu_66_reg[3]_0 ,
    \low_th_2_2_fu_66_reg[4] ,
    \low_th_2_2_fu_66_reg[4]_0 ,
    \low_th_2_2_fu_66_reg[5] ,
    \low_th_2_2_fu_66_reg[5]_0 ,
    \low_th_2_2_fu_66_reg[6] ,
    \low_th_2_2_fu_66_reg[6]_0 ,
    \low_th_2_2_fu_66_reg[7]_0 ,
    \low_th_2_2_fu_66_reg[7]_1 ,
    \low_th_2_2_fu_66_reg[0]_1 ,
    \low_th_2_2_fu_66_reg[0]_2 ,
    \low_th_2_2_fu_66_reg[1]_1 ,
    \low_th_2_2_fu_66_reg[1]_2 ,
    \low_th_2_2_fu_66_reg[2]_1 ,
    \low_th_2_2_fu_66_reg[2]_2 ,
    \low_th_2_2_fu_66_reg[3]_1 ,
    \low_th_2_2_fu_66_reg[3]_2 ,
    \low_th_2_2_fu_66_reg[4]_1 ,
    \low_th_2_2_fu_66_reg[4]_2 ,
    \low_th_2_2_fu_66_reg[5]_1 ,
    \low_th_2_2_fu_66_reg[5]_2 ,
    \low_th_2_2_fu_66_reg[6]_1 ,
    \low_th_2_2_fu_66_reg[6]_2 ,
    \low_th_2_2_fu_66_reg[7]_2 ,
    \low_th_2_2_fu_66_reg[7]_3 ,
    \high_th_2_2_fu_50_reg[0] ,
    \high_th_2_2_fu_50_reg[0]_0 ,
    \high_th_2_2_fu_50_reg[1] ,
    \high_th_2_2_fu_50_reg[1]_0 ,
    \high_th_2_2_fu_50_reg[2] ,
    \high_th_2_2_fu_50_reg[2]_0 ,
    \high_th_2_2_fu_50_reg[3] ,
    \high_th_2_2_fu_50_reg[3]_0 ,
    \high_th_2_2_fu_50_reg[4] ,
    \high_th_2_2_fu_50_reg[4]_0 ,
    \high_th_2_2_fu_50_reg[5] ,
    \high_th_2_2_fu_50_reg[5]_0 ,
    \high_th_2_2_fu_50_reg[6] ,
    \high_th_2_2_fu_50_reg[6]_0 ,
    \high_th_2_2_fu_50_reg[7] ,
    \high_th_2_2_fu_50_reg[7]_0 ,
    \high_th_2_2_fu_50_reg[0]_1 ,
    \high_th_2_2_fu_50_reg[0]_2 ,
    \high_th_2_2_fu_50_reg[1]_1 ,
    \high_th_2_2_fu_50_reg[1]_2 ,
    \high_th_2_2_fu_50_reg[2]_1 ,
    \high_th_2_2_fu_50_reg[2]_2 ,
    \high_th_2_2_fu_50_reg[3]_1 ,
    \high_th_2_2_fu_50_reg[3]_2 ,
    \high_th_2_2_fu_50_reg[4]_1 ,
    \high_th_2_2_fu_50_reg[4]_2 ,
    \high_th_2_2_fu_50_reg[5]_1 ,
    \high_th_2_2_fu_50_reg[5]_2 ,
    \high_th_2_2_fu_50_reg[6]_1 ,
    \high_th_2_2_fu_50_reg[6]_2 ,
    \high_th_2_2_fu_50_reg[7]_1 ,
    \high_th_2_2_fu_50_reg[7]_2 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]\gen_write[1].mem_reg ;
  output [31:0]\gen_write[1].mem_reg_0 ;
  output [1:0]low_thresh_q00;
  output colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  output ap_start;
  output [31:0]Q;
  output [31:0]\int_cols_reg[31]_0 ;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_RVALID;
  output s_axi_control_ARREADY;
  output int_high_thresh_ce1;
  output int_low_thresh_ce1;
  output s_axi_control_WREADY;
  output s_axi_control_AWREADY;
  output interrupt;
  output s_axi_control_BVALID;
  output [7:0]D;
  output [7:0]\int_low_thresh_shift_reg[0]_0 ;
  input ap_clk;
  input [1:0]address0;
  input [31:0]s_axi_control_WDATA;
  input ap_rst_n_inv;
  input ap_idle;
  input ap_sync_ready;
  input \int_low_thresh_shift_reg[1]_0 ;
  input \int_low_thresh_shift_reg[0]_1 ;
  input [5:0]s_axi_control_AWADDR;
  input [3:0]s_axi_control_WSTRB;
  input [5:0]s_axi_control_ARADDR;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[31]_1 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[7]_2 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9]_1 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[17]_1 ;
  input \rdata_reg[18]_1 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[20]_1 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[30]_1 ;
  input \rdata_reg[31]_2 ;
  input s_axi_control_RREADY;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input \low_th_2_2_fu_66_reg[0] ;
  input \low_th_2_2_fu_66_reg[7] ;
  input \low_th_2_2_fu_66_reg[0]_0 ;
  input \low_th_2_2_fu_66_reg[1] ;
  input \low_th_2_2_fu_66_reg[1]_0 ;
  input \low_th_2_2_fu_66_reg[2] ;
  input \low_th_2_2_fu_66_reg[2]_0 ;
  input \low_th_2_2_fu_66_reg[3] ;
  input \low_th_2_2_fu_66_reg[3]_0 ;
  input \low_th_2_2_fu_66_reg[4] ;
  input \low_th_2_2_fu_66_reg[4]_0 ;
  input \low_th_2_2_fu_66_reg[5] ;
  input \low_th_2_2_fu_66_reg[5]_0 ;
  input \low_th_2_2_fu_66_reg[6] ;
  input \low_th_2_2_fu_66_reg[6]_0 ;
  input \low_th_2_2_fu_66_reg[7]_0 ;
  input \low_th_2_2_fu_66_reg[7]_1 ;
  input \low_th_2_2_fu_66_reg[0]_1 ;
  input \low_th_2_2_fu_66_reg[0]_2 ;
  input \low_th_2_2_fu_66_reg[1]_1 ;
  input \low_th_2_2_fu_66_reg[1]_2 ;
  input \low_th_2_2_fu_66_reg[2]_1 ;
  input \low_th_2_2_fu_66_reg[2]_2 ;
  input \low_th_2_2_fu_66_reg[3]_1 ;
  input \low_th_2_2_fu_66_reg[3]_2 ;
  input \low_th_2_2_fu_66_reg[4]_1 ;
  input \low_th_2_2_fu_66_reg[4]_2 ;
  input \low_th_2_2_fu_66_reg[5]_1 ;
  input \low_th_2_2_fu_66_reg[5]_2 ;
  input \low_th_2_2_fu_66_reg[6]_1 ;
  input \low_th_2_2_fu_66_reg[6]_2 ;
  input \low_th_2_2_fu_66_reg[7]_2 ;
  input \low_th_2_2_fu_66_reg[7]_3 ;
  input \high_th_2_2_fu_50_reg[0] ;
  input \high_th_2_2_fu_50_reg[0]_0 ;
  input \high_th_2_2_fu_50_reg[1] ;
  input \high_th_2_2_fu_50_reg[1]_0 ;
  input \high_th_2_2_fu_50_reg[2] ;
  input \high_th_2_2_fu_50_reg[2]_0 ;
  input \high_th_2_2_fu_50_reg[3] ;
  input \high_th_2_2_fu_50_reg[3]_0 ;
  input \high_th_2_2_fu_50_reg[4] ;
  input \high_th_2_2_fu_50_reg[4]_0 ;
  input \high_th_2_2_fu_50_reg[5] ;
  input \high_th_2_2_fu_50_reg[5]_0 ;
  input \high_th_2_2_fu_50_reg[6] ;
  input \high_th_2_2_fu_50_reg[6]_0 ;
  input \high_th_2_2_fu_50_reg[7] ;
  input \high_th_2_2_fu_50_reg[7]_0 ;
  input \high_th_2_2_fu_50_reg[0]_1 ;
  input \high_th_2_2_fu_50_reg[0]_2 ;
  input \high_th_2_2_fu_50_reg[1]_1 ;
  input \high_th_2_2_fu_50_reg[1]_2 ;
  input \high_th_2_2_fu_50_reg[2]_1 ;
  input \high_th_2_2_fu_50_reg[2]_2 ;
  input \high_th_2_2_fu_50_reg[3]_1 ;
  input \high_th_2_2_fu_50_reg[3]_2 ;
  input \high_th_2_2_fu_50_reg[4]_1 ;
  input \high_th_2_2_fu_50_reg[4]_2 ;
  input \high_th_2_2_fu_50_reg[5]_1 ;
  input \high_th_2_2_fu_50_reg[5]_2 ;
  input \high_th_2_2_fu_50_reg[6]_1 ;
  input \high_th_2_2_fu_50_reg[6]_2 ;
  input \high_th_2_2_fu_50_reg[7]_1 ;
  input \high_th_2_2_fu_50_reg[7]_2 ;

  wire [7:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [31:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire aw_hs;
  wire colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
  wire [7:1]data0;
  wire [31:0]\gen_write[1].mem_reg ;
  wire [31:0]\gen_write[1].mem_reg_0 ;
  wire \high_th_2_2_fu_50_reg[0] ;
  wire \high_th_2_2_fu_50_reg[0]_0 ;
  wire \high_th_2_2_fu_50_reg[0]_1 ;
  wire \high_th_2_2_fu_50_reg[0]_2 ;
  wire \high_th_2_2_fu_50_reg[1] ;
  wire \high_th_2_2_fu_50_reg[1]_0 ;
  wire \high_th_2_2_fu_50_reg[1]_1 ;
  wire \high_th_2_2_fu_50_reg[1]_2 ;
  wire \high_th_2_2_fu_50_reg[2] ;
  wire \high_th_2_2_fu_50_reg[2]_0 ;
  wire \high_th_2_2_fu_50_reg[2]_1 ;
  wire \high_th_2_2_fu_50_reg[2]_2 ;
  wire \high_th_2_2_fu_50_reg[3] ;
  wire \high_th_2_2_fu_50_reg[3]_0 ;
  wire \high_th_2_2_fu_50_reg[3]_1 ;
  wire \high_th_2_2_fu_50_reg[3]_2 ;
  wire \high_th_2_2_fu_50_reg[4] ;
  wire \high_th_2_2_fu_50_reg[4]_0 ;
  wire \high_th_2_2_fu_50_reg[4]_1 ;
  wire \high_th_2_2_fu_50_reg[4]_2 ;
  wire \high_th_2_2_fu_50_reg[5] ;
  wire \high_th_2_2_fu_50_reg[5]_0 ;
  wire \high_th_2_2_fu_50_reg[5]_1 ;
  wire \high_th_2_2_fu_50_reg[5]_2 ;
  wire \high_th_2_2_fu_50_reg[6] ;
  wire \high_th_2_2_fu_50_reg[6]_0 ;
  wire \high_th_2_2_fu_50_reg[6]_1 ;
  wire \high_th_2_2_fu_50_reg[6]_2 ;
  wire \high_th_2_2_fu_50_reg[7] ;
  wire \high_th_2_2_fu_50_reg[7]_0 ;
  wire \high_th_2_2_fu_50_reg[7]_1 ;
  wire \high_th_2_2_fu_50_reg[7]_2 ;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_3 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire int_high_thresh_ce1;
  wire int_high_thresh_n_100;
  wire int_high_thresh_n_69;
  wire int_high_thresh_n_70;
  wire int_high_thresh_n_71;
  wire int_high_thresh_n_72;
  wire int_high_thresh_n_73;
  wire int_high_thresh_n_74;
  wire int_high_thresh_n_75;
  wire int_high_thresh_n_76;
  wire int_high_thresh_n_77;
  wire int_high_thresh_n_78;
  wire int_high_thresh_n_79;
  wire int_high_thresh_n_80;
  wire int_high_thresh_n_81;
  wire int_high_thresh_n_82;
  wire int_high_thresh_n_83;
  wire int_high_thresh_n_84;
  wire int_high_thresh_n_85;
  wire int_high_thresh_n_86;
  wire int_high_thresh_n_87;
  wire int_high_thresh_n_88;
  wire int_high_thresh_n_89;
  wire int_high_thresh_n_90;
  wire int_high_thresh_n_91;
  wire int_high_thresh_n_92;
  wire int_high_thresh_n_93;
  wire int_high_thresh_n_94;
  wire int_high_thresh_n_95;
  wire int_high_thresh_n_96;
  wire int_high_thresh_n_97;
  wire int_high_thresh_n_98;
  wire int_high_thresh_n_99;
  wire int_high_thresh_read;
  wire int_high_thresh_read0;
  wire int_high_thresh_write_i_1_n_3;
  wire int_high_thresh_write_reg_n_3;
  wire [1:0]int_ier;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire [1:0]int_low_thresh_address1;
  wire int_low_thresh_ce1;
  wire int_low_thresh_n_67;
  wire int_low_thresh_n_68;
  wire int_low_thresh_n_69;
  wire int_low_thresh_n_70;
  wire int_low_thresh_n_71;
  wire int_low_thresh_n_72;
  wire int_low_thresh_n_73;
  wire int_low_thresh_n_74;
  wire int_low_thresh_n_75;
  wire int_low_thresh_n_76;
  wire int_low_thresh_n_77;
  wire int_low_thresh_n_78;
  wire int_low_thresh_n_79;
  wire int_low_thresh_n_80;
  wire int_low_thresh_n_81;
  wire int_low_thresh_n_82;
  wire int_low_thresh_n_83;
  wire int_low_thresh_n_84;
  wire int_low_thresh_n_85;
  wire int_low_thresh_n_86;
  wire int_low_thresh_n_87;
  wire int_low_thresh_n_88;
  wire int_low_thresh_n_89;
  wire int_low_thresh_n_90;
  wire int_low_thresh_n_91;
  wire int_low_thresh_n_92;
  wire int_low_thresh_n_93;
  wire int_low_thresh_read;
  wire int_low_thresh_read0;
  wire [7:0]\int_low_thresh_shift_reg[0]_0 ;
  wire \int_low_thresh_shift_reg[0]_1 ;
  wire \int_low_thresh_shift_reg[1]_0 ;
  wire int_low_thresh_write_i_1_n_3;
  wire int_low_thresh_write_reg_n_3;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_3 ;
  wire \int_rows[31]_i_3_n_3 ;
  wire interrupt;
  wire \low_th_2_2_fu_66_reg[0] ;
  wire \low_th_2_2_fu_66_reg[0]_0 ;
  wire \low_th_2_2_fu_66_reg[0]_1 ;
  wire \low_th_2_2_fu_66_reg[0]_2 ;
  wire \low_th_2_2_fu_66_reg[1] ;
  wire \low_th_2_2_fu_66_reg[1]_0 ;
  wire \low_th_2_2_fu_66_reg[1]_1 ;
  wire \low_th_2_2_fu_66_reg[1]_2 ;
  wire \low_th_2_2_fu_66_reg[2] ;
  wire \low_th_2_2_fu_66_reg[2]_0 ;
  wire \low_th_2_2_fu_66_reg[2]_1 ;
  wire \low_th_2_2_fu_66_reg[2]_2 ;
  wire \low_th_2_2_fu_66_reg[3] ;
  wire \low_th_2_2_fu_66_reg[3]_0 ;
  wire \low_th_2_2_fu_66_reg[3]_1 ;
  wire \low_th_2_2_fu_66_reg[3]_2 ;
  wire \low_th_2_2_fu_66_reg[4] ;
  wire \low_th_2_2_fu_66_reg[4]_0 ;
  wire \low_th_2_2_fu_66_reg[4]_1 ;
  wire \low_th_2_2_fu_66_reg[4]_2 ;
  wire \low_th_2_2_fu_66_reg[5] ;
  wire \low_th_2_2_fu_66_reg[5]_0 ;
  wire \low_th_2_2_fu_66_reg[5]_1 ;
  wire \low_th_2_2_fu_66_reg[5]_2 ;
  wire \low_th_2_2_fu_66_reg[6] ;
  wire \low_th_2_2_fu_66_reg[6]_0 ;
  wire \low_th_2_2_fu_66_reg[6]_1 ;
  wire \low_th_2_2_fu_66_reg[6]_2 ;
  wire \low_th_2_2_fu_66_reg[7] ;
  wire \low_th_2_2_fu_66_reg[7]_0 ;
  wire \low_th_2_2_fu_66_reg[7]_1 ;
  wire \low_th_2_2_fu_66_reg[7]_2 ;
  wire \low_th_2_2_fu_66_reg[7]_3 ;
  wire [1:0]low_thresh_q00;
  wire [1:0]p_1_in0_in;
  wire p_21_in;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_6_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[1]_i_7_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[2]_i_6_n_3 ;
  wire \rdata[31]_i_10_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_4_n_3 ;
  wire \rdata[31]_i_7_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[3]_i_6_n_3 ;
  wire \rdata[7]_i_10_n_3 ;
  wire \rdata[7]_i_11_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_6_n_3 ;
  wire \rdata[7]_i_9_n_3 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[17]_1 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[18]_1 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[31]_2 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg[9]_1 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_3 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_3 ;
  wire \wstate[1]_i_1_n_3 ;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;

  LUT2 #(
    .INIT(4'h2)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_2
       (.I0(ap_start),
        .I1(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg),
        .O(colorthresholding_9_0_3_2160_3840_1_U0_ap_start));
  LUT5 #(
    .INIT(32'hFFDFFF00)) 
    int_ap_done_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[1]),
        .I2(int_ap_done_i_2_n_3),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(int_ap_done_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start1),
        .I3(s_axi_control_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_rows[31]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_rows[31]_i_3_n_3 ),
        .O(\int_cols[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie_i_2_n_3),
        .I2(p_21_in),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[1] ),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  LUT5 #(
    .INIT(32'h00020000)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  colordetect_colordetect_accel_0_0_colordetect_accel_control_s_axi_ram int_high_thresh
       (.ADDRARDADDR(int_low_thresh_address1),
        .D({int_high_thresh_n_69,int_high_thresh_n_70,int_high_thresh_n_71,int_high_thresh_n_72,int_high_thresh_n_73,int_high_thresh_n_74,int_high_thresh_n_75,int_high_thresh_n_76,int_high_thresh_n_77,int_high_thresh_n_78,int_high_thresh_n_79,int_high_thresh_n_80,int_high_thresh_n_81,int_high_thresh_n_82,int_high_thresh_n_83,int_high_thresh_n_84,int_high_thresh_n_85,int_high_thresh_n_86,int_high_thresh_n_87,int_high_thresh_n_88,int_high_thresh_n_89,int_high_thresh_n_90,int_high_thresh_n_91,int_high_thresh_n_92,int_high_thresh_n_93,int_high_thresh_n_94,int_high_thresh_n_95,int_high_thresh_n_96,int_high_thresh_n_97,int_high_thresh_n_98,int_high_thresh_n_99,int_high_thresh_n_100}),
        .DOADO({DOADO[7],DOADO[3:0]}),
        .Q({Q[31:8],Q[6:4]}),
        .address0(address0),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .\gen_write[1].mem_reg_0 (\gen_write[1].mem_reg ),
        .\gen_write[1].mem_reg_1 (\gen_write[1].mem_reg_0 ),
        .\gen_write[1].mem_reg_2 ({\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] }),
        .\gen_write[1].mem_reg_3 (int_high_thresh_write_reg_n_3),
        .\high_th_2_2_fu_50_reg[0] (\high_th_2_2_fu_50_reg[0] ),
        .\high_th_2_2_fu_50_reg[0]_0 (\high_th_2_2_fu_50_reg[0]_0 ),
        .\high_th_2_2_fu_50_reg[0]_1 (\high_th_2_2_fu_50_reg[0]_1 ),
        .\high_th_2_2_fu_50_reg[0]_2 (\high_th_2_2_fu_50_reg[0]_2 ),
        .\high_th_2_2_fu_50_reg[1] (\high_th_2_2_fu_50_reg[1] ),
        .\high_th_2_2_fu_50_reg[1]_0 (\high_th_2_2_fu_50_reg[1]_0 ),
        .\high_th_2_2_fu_50_reg[1]_1 (\high_th_2_2_fu_50_reg[1]_1 ),
        .\high_th_2_2_fu_50_reg[1]_2 (\high_th_2_2_fu_50_reg[1]_2 ),
        .\high_th_2_2_fu_50_reg[2] (\high_th_2_2_fu_50_reg[2] ),
        .\high_th_2_2_fu_50_reg[2]_0 (\high_th_2_2_fu_50_reg[2]_0 ),
        .\high_th_2_2_fu_50_reg[2]_1 (\high_th_2_2_fu_50_reg[2]_1 ),
        .\high_th_2_2_fu_50_reg[2]_2 (\high_th_2_2_fu_50_reg[2]_2 ),
        .\high_th_2_2_fu_50_reg[3] (\high_th_2_2_fu_50_reg[3] ),
        .\high_th_2_2_fu_50_reg[3]_0 (\high_th_2_2_fu_50_reg[3]_0 ),
        .\high_th_2_2_fu_50_reg[3]_1 (\high_th_2_2_fu_50_reg[3]_1 ),
        .\high_th_2_2_fu_50_reg[3]_2 (\high_th_2_2_fu_50_reg[3]_2 ),
        .\high_th_2_2_fu_50_reg[4] (\high_th_2_2_fu_50_reg[4] ),
        .\high_th_2_2_fu_50_reg[4]_0 (\high_th_2_2_fu_50_reg[4]_0 ),
        .\high_th_2_2_fu_50_reg[4]_1 (\high_th_2_2_fu_50_reg[4]_1 ),
        .\high_th_2_2_fu_50_reg[4]_2 (\high_th_2_2_fu_50_reg[4]_2 ),
        .\high_th_2_2_fu_50_reg[5] (\high_th_2_2_fu_50_reg[5] ),
        .\high_th_2_2_fu_50_reg[5]_0 (\high_th_2_2_fu_50_reg[5]_0 ),
        .\high_th_2_2_fu_50_reg[5]_1 (\high_th_2_2_fu_50_reg[5]_1 ),
        .\high_th_2_2_fu_50_reg[5]_2 (\high_th_2_2_fu_50_reg[5]_2 ),
        .\high_th_2_2_fu_50_reg[6] (\high_th_2_2_fu_50_reg[6] ),
        .\high_th_2_2_fu_50_reg[6]_0 (\high_th_2_2_fu_50_reg[6]_0 ),
        .\high_th_2_2_fu_50_reg[6]_1 (\high_th_2_2_fu_50_reg[6]_1 ),
        .\high_th_2_2_fu_50_reg[6]_2 (\high_th_2_2_fu_50_reg[6]_2 ),
        .\high_th_2_2_fu_50_reg[7] (low_thresh_q00[0]),
        .\high_th_2_2_fu_50_reg[7]_0 (low_thresh_q00[1]),
        .\high_th_2_2_fu_50_reg[7]_1 (\low_th_2_2_fu_66_reg[7] ),
        .\high_th_2_2_fu_50_reg[7]_2 (\high_th_2_2_fu_50_reg[7] ),
        .\high_th_2_2_fu_50_reg[7]_3 (\high_th_2_2_fu_50_reg[7]_0 ),
        .\high_th_2_2_fu_50_reg[7]_4 (\high_th_2_2_fu_50_reg[7]_1 ),
        .\high_th_2_2_fu_50_reg[7]_5 (\high_th_2_2_fu_50_reg[7]_2 ),
        .\int_low_thresh_shift_reg[0] (\int_low_thresh_shift_reg[0]_0 ),
        .\rdata_reg[0] (\rdata[7]_i_3_n_3 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_0 ),
        .\rdata_reg[0]_1 (\rdata[0]_i_4_n_3 ),
        .\rdata_reg[0]_2 (\rdata_reg[0]_1 ),
        .\rdata_reg[0]_3 (\rdata[31]_i_10_n_3 ),
        .\rdata_reg[10] (int_low_thresh_n_72),
        .\rdata_reg[10]_0 (\rdata_reg[10]_1 ),
        .\rdata_reg[11] (int_low_thresh_n_73),
        .\rdata_reg[11]_0 (\rdata_reg[11]_1 ),
        .\rdata_reg[12] (int_low_thresh_n_74),
        .\rdata_reg[12]_0 (\rdata_reg[12]_1 ),
        .\rdata_reg[13] (int_low_thresh_n_75),
        .\rdata_reg[13]_0 (\rdata_reg[13]_1 ),
        .\rdata_reg[14] (int_low_thresh_n_76),
        .\rdata_reg[14]_0 (\rdata_reg[14]_1 ),
        .\rdata_reg[15] (int_low_thresh_n_77),
        .\rdata_reg[15]_0 (\rdata_reg[15]_1 ),
        .\rdata_reg[16] (int_low_thresh_n_78),
        .\rdata_reg[16]_0 (\rdata_reg[16]_1 ),
        .\rdata_reg[17] (int_low_thresh_n_79),
        .\rdata_reg[17]_0 (\rdata_reg[17]_1 ),
        .\rdata_reg[18] (int_low_thresh_n_80),
        .\rdata_reg[18]_0 (\rdata_reg[18]_1 ),
        .\rdata_reg[19] (int_low_thresh_n_81),
        .\rdata_reg[19]_0 (\rdata_reg[19]_1 ),
        .\rdata_reg[1] (\rdata_reg[1]_0 ),
        .\rdata_reg[1]_0 (\rdata[1]_i_4_n_3 ),
        .\rdata_reg[1]_1 (\rdata_reg[1]_1 ),
        .\rdata_reg[20] (int_low_thresh_n_82),
        .\rdata_reg[20]_0 (\rdata_reg[20]_1 ),
        .\rdata_reg[21] (int_low_thresh_n_83),
        .\rdata_reg[21]_0 (\rdata_reg[21]_1 ),
        .\rdata_reg[22] (int_low_thresh_n_84),
        .\rdata_reg[22]_0 (\rdata_reg[22]_1 ),
        .\rdata_reg[23] (int_low_thresh_n_85),
        .\rdata_reg[23]_0 (\rdata_reg[23]_1 ),
        .\rdata_reg[24] (int_low_thresh_n_86),
        .\rdata_reg[24]_0 (\rdata_reg[24]_1 ),
        .\rdata_reg[25] (int_low_thresh_n_87),
        .\rdata_reg[25]_0 (\rdata_reg[25]_1 ),
        .\rdata_reg[26] (int_low_thresh_n_88),
        .\rdata_reg[26]_0 (\rdata_reg[26]_1 ),
        .\rdata_reg[27] (int_low_thresh_n_89),
        .\rdata_reg[27]_0 (\rdata_reg[27]_1 ),
        .\rdata_reg[28] (int_low_thresh_n_90),
        .\rdata_reg[28]_0 (\rdata_reg[28]_1 ),
        .\rdata_reg[29] (int_low_thresh_n_91),
        .\rdata_reg[29]_0 (\rdata_reg[29]_1 ),
        .\rdata_reg[2] (\rdata_reg[2]_0 ),
        .\rdata_reg[2]_0 (\rdata[2]_i_4_n_3 ),
        .\rdata_reg[2]_1 (\rdata_reg[2]_1 ),
        .\rdata_reg[30] (int_low_thresh_n_92),
        .\rdata_reg[30]_0 (\rdata_reg[30]_1 ),
        .\rdata_reg[31] ({\int_cols_reg[31]_0 [31:8],\int_cols_reg[31]_0 [6:4]}),
        .\rdata_reg[31]_0 (int_low_thresh_n_93),
        .\rdata_reg[31]_1 (\rdata_reg[31]_1 ),
        .\rdata_reg[31]_2 (\rdata_reg[31]_2 ),
        .\rdata_reg[3] (\rdata_reg[3]_0 ),
        .\rdata_reg[3]_0 (\rdata[3]_i_4_n_3 ),
        .\rdata_reg[3]_1 (\rdata_reg[3]_1 ),
        .\rdata_reg[4] (\rdata[31]_i_3_n_3 ),
        .\rdata_reg[4]_0 (\rdata[31]_i_4_n_3 ),
        .\rdata_reg[4]_1 (int_low_thresh_n_67),
        .\rdata_reg[4]_2 (\rdata_reg[4]_1 ),
        .\rdata_reg[5] (int_low_thresh_n_68),
        .\rdata_reg[5]_0 (\rdata_reg[5]_1 ),
        .\rdata_reg[6] (int_low_thresh_n_69),
        .\rdata_reg[6]_0 (\rdata_reg[6]_1 ),
        .\rdata_reg[7] (\rdata_reg[7]_0 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_1 ),
        .\rdata_reg[7]_1 (\rdata[7]_i_6_n_3 ),
        .\rdata_reg[7]_2 (\rdata_reg[7]_2 ),
        .\rdata_reg[8] (int_low_thresh_n_70),
        .\rdata_reg[8]_0 (\rdata_reg[8]_1 ),
        .\rdata_reg[9] (int_low_thresh_n_71),
        .\rdata_reg[9]_0 (\rdata_reg[9]_1 ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[3:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_high_thresh_read_i_1
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_high_thresh_read0));
  FDRE int_high_thresh_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_high_thresh_read0),
        .Q(int_high_thresh_read),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h5D550C00)) 
    int_high_thresh_write_i_1
       (.I0(p_21_in),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[4]),
        .I3(s_axi_control_AWADDR[5]),
        .I4(int_high_thresh_write_reg_n_3),
        .O(int_high_thresh_write_i_1_n_3));
  FDRE int_high_thresh_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_high_thresh_write_i_1_n_3),
        .Q(int_high_thresh_write_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(int_ier[0]),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(int_ier[1]),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(p_21_in),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[1] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(int_ier[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(int_ier[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(int_ier[0]),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I4(p_1_in0_in[0]),
        .O(\int_isr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\int_rows[31]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(int_ier[1]),
        .I3(ap_sync_ready),
        .I4(p_1_in0_in[1]),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(p_1_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in0_in[1]),
        .R(ap_rst_n_inv));
  colordetect_colordetect_accel_0_0_colordetect_accel_control_s_axi_ram_52 int_low_thresh
       (.ADDRARDADDR(int_low_thresh_address1),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .address0(address0),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .\gen_write[1].mem_reg_0 (int_low_thresh_write_reg_n_3),
        .\low_th_2_2_fu_66_reg[0] (\low_th_2_2_fu_66_reg[0] ),
        .\low_th_2_2_fu_66_reg[0]_0 (\low_th_2_2_fu_66_reg[0]_0 ),
        .\low_th_2_2_fu_66_reg[0]_1 (\low_th_2_2_fu_66_reg[0]_1 ),
        .\low_th_2_2_fu_66_reg[0]_2 (\low_th_2_2_fu_66_reg[0]_2 ),
        .\low_th_2_2_fu_66_reg[1] (\low_th_2_2_fu_66_reg[1] ),
        .\low_th_2_2_fu_66_reg[1]_0 (\low_th_2_2_fu_66_reg[1]_0 ),
        .\low_th_2_2_fu_66_reg[1]_1 (\low_th_2_2_fu_66_reg[1]_1 ),
        .\low_th_2_2_fu_66_reg[1]_2 (\low_th_2_2_fu_66_reg[1]_2 ),
        .\low_th_2_2_fu_66_reg[2] (\low_th_2_2_fu_66_reg[2] ),
        .\low_th_2_2_fu_66_reg[2]_0 (\low_th_2_2_fu_66_reg[2]_0 ),
        .\low_th_2_2_fu_66_reg[2]_1 (\low_th_2_2_fu_66_reg[2]_1 ),
        .\low_th_2_2_fu_66_reg[2]_2 (\low_th_2_2_fu_66_reg[2]_2 ),
        .\low_th_2_2_fu_66_reg[3] (\low_th_2_2_fu_66_reg[3] ),
        .\low_th_2_2_fu_66_reg[3]_0 (\low_th_2_2_fu_66_reg[3]_0 ),
        .\low_th_2_2_fu_66_reg[3]_1 (\low_th_2_2_fu_66_reg[3]_1 ),
        .\low_th_2_2_fu_66_reg[3]_2 (\low_th_2_2_fu_66_reg[3]_2 ),
        .\low_th_2_2_fu_66_reg[4] (\low_th_2_2_fu_66_reg[4] ),
        .\low_th_2_2_fu_66_reg[4]_0 (\low_th_2_2_fu_66_reg[4]_0 ),
        .\low_th_2_2_fu_66_reg[4]_1 (\low_th_2_2_fu_66_reg[4]_1 ),
        .\low_th_2_2_fu_66_reg[4]_2 (\low_th_2_2_fu_66_reg[4]_2 ),
        .\low_th_2_2_fu_66_reg[5] (\low_th_2_2_fu_66_reg[5] ),
        .\low_th_2_2_fu_66_reg[5]_0 (\low_th_2_2_fu_66_reg[5]_0 ),
        .\low_th_2_2_fu_66_reg[5]_1 (\low_th_2_2_fu_66_reg[5]_1 ),
        .\low_th_2_2_fu_66_reg[5]_2 (\low_th_2_2_fu_66_reg[5]_2 ),
        .\low_th_2_2_fu_66_reg[6] (\low_th_2_2_fu_66_reg[6] ),
        .\low_th_2_2_fu_66_reg[6]_0 (\low_th_2_2_fu_66_reg[6]_0 ),
        .\low_th_2_2_fu_66_reg[6]_1 (\low_th_2_2_fu_66_reg[6]_1 ),
        .\low_th_2_2_fu_66_reg[6]_2 (\low_th_2_2_fu_66_reg[6]_2 ),
        .\low_th_2_2_fu_66_reg[7] (low_thresh_q00[0]),
        .\low_th_2_2_fu_66_reg[7]_0 (low_thresh_q00[1]),
        .\low_th_2_2_fu_66_reg[7]_1 (\low_th_2_2_fu_66_reg[7] ),
        .\low_th_2_2_fu_66_reg[7]_2 (\low_th_2_2_fu_66_reg[7]_0 ),
        .\low_th_2_2_fu_66_reg[7]_3 (\low_th_2_2_fu_66_reg[7]_1 ),
        .\low_th_2_2_fu_66_reg[7]_4 (\low_th_2_2_fu_66_reg[7]_2 ),
        .\low_th_2_2_fu_66_reg[7]_5 (\low_th_2_2_fu_66_reg[7]_3 ),
        .\rdata_reg[10] (\rdata_reg[10]_0 ),
        .\rdata_reg[10]_i_5 (int_low_thresh_n_72),
        .\rdata_reg[11] (\rdata_reg[11]_0 ),
        .\rdata_reg[11]_i_5 (int_low_thresh_n_73),
        .\rdata_reg[12] (\rdata_reg[12]_0 ),
        .\rdata_reg[12]_i_5 (int_low_thresh_n_74),
        .\rdata_reg[13] (\rdata_reg[13]_0 ),
        .\rdata_reg[13]_i_5 (int_low_thresh_n_75),
        .\rdata_reg[14] (\rdata_reg[14]_0 ),
        .\rdata_reg[14]_i_5 (int_low_thresh_n_76),
        .\rdata_reg[15] (\rdata_reg[15]_0 ),
        .\rdata_reg[15]_i_5 (int_low_thresh_n_77),
        .\rdata_reg[16] (\rdata_reg[16]_0 ),
        .\rdata_reg[16]_i_5 (int_low_thresh_n_78),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[17]_i_5 (int_low_thresh_n_79),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[18]_i_5 (int_low_thresh_n_80),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[19]_i_5 (int_low_thresh_n_81),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[20]_i_5 (int_low_thresh_n_82),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[21]_i_5 (int_low_thresh_n_83),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[22]_i_5 (int_low_thresh_n_84),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[23]_i_5 (int_low_thresh_n_85),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[24]_i_5 (int_low_thresh_n_86),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[25]_i_5 (int_low_thresh_n_87),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[26]_i_5 (int_low_thresh_n_88),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[27]_i_5 (int_low_thresh_n_89),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[28]_i_5 (int_low_thresh_n_90),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[29]_i_5 (int_low_thresh_n_91),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[30]_i_5 (int_low_thresh_n_92),
        .\rdata_reg[31] (\rdata_reg[7]_0 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_0 ),
        .\rdata_reg[31]_i_11 (int_low_thresh_n_93),
        .\rdata_reg[4] (\rdata[7]_i_3_n_3 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_0 ),
        .\rdata_reg[4]_i_5 (int_low_thresh_n_67),
        .\rdata_reg[5] (\rdata_reg[5]_0 ),
        .\rdata_reg[5]_i_5 (int_low_thresh_n_68),
        .\rdata_reg[6] (\rdata_reg[6]_0 ),
        .\rdata_reg[6]_i_5 (int_low_thresh_n_69),
        .\rdata_reg[8] (\rdata_reg[8]_0 ),
        .\rdata_reg[8]_i_5 (int_low_thresh_n_70),
        .\rdata_reg[9] (\rdata_reg[9]_0 ),
        .\rdata_reg[9]_i_5 (int_low_thresh_n_71),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    int_low_thresh_read_i_1
       (.I0(rstate[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(int_low_thresh_read0));
  FDRE int_low_thresh_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_low_thresh_read0),
        .Q(int_low_thresh_read),
        .R(ap_rst_n_inv));
  FDRE \int_low_thresh_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_low_thresh_shift_reg[0]_1 ),
        .Q(low_thresh_q00[0]),
        .R(1'b0));
  FDRE \int_low_thresh_shift_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_low_thresh_shift_reg[1]_0 ),
        .Q(low_thresh_q00[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55D500C0)) 
    int_low_thresh_write_i_1
       (.I0(p_21_in),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[4]),
        .I3(s_axi_control_AWADDR[5]),
        .I4(int_low_thresh_write_reg_n_3),
        .O(int_low_thresh_write_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    int_low_thresh_write_i_2
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_21_in));
  FDRE int_low_thresh_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_low_thresh_write_i_1_n_3),
        .Q(int_low_thresh_write_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_rows[31]_i_3_n_3 ),
        .O(\int_rows[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[31]),
        .O(int_rows0[31]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(s_axi_control_WVALID),
        .I3(wstate[1]),
        .I4(wstate[0]),
        .I5(ar_hs),
        .O(\int_rows[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in0_in[0]),
        .I1(p_1_in0_in[1]),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h44444000)) 
    \rdata[0]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(ar_hs),
        .I2(\rdata[7]_i_9_n_3 ),
        .I3(\int_cols_reg[31]_0 [0]),
        .I4(\rdata[0]_i_6_n_3 ),
        .O(\rdata[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \rdata[0]_i_6 
       (.I0(Q[0]),
        .I1(\rdata[7]_i_10_n_3 ),
        .I2(\rdata[0]_i_7_n_3 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_7 
       (.I0(int_ier[0]),
        .I1(p_1_in0_in[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(int_gie_reg_n_3),
        .O(\rdata[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \rdata[1]_i_4 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(\rdata[7]_i_9_n_3 ),
        .I2(\int_cols_reg[31]_0 [1]),
        .I3(Q[1]),
        .I4(\rdata[7]_i_10_n_3 ),
        .I5(\rdata[1]_i_6_n_3 ),
        .O(\rdata[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h80AA800A80A08000)) 
    \rdata[1]_i_6 
       (.I0(\rdata[1]_i_7_n_3 ),
        .I1(p_1_in0_in[1]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_ier[1]),
        .I5(data0[1]),
        .O(\rdata[1]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_7 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \rdata[2]_i_4 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(\rdata[7]_i_9_n_3 ),
        .I2(\int_cols_reg[31]_0 [2]),
        .I3(Q[2]),
        .I4(\rdata[7]_i_10_n_3 ),
        .I5(\rdata[2]_i_6_n_3 ),
        .O(\rdata[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[2]_i_6 
       (.I0(data0[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFAABA)) 
    \rdata[31]_i_1 
       (.I0(int_low_thresh_read),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(int_high_thresh_read),
        .O(\rdata[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \rdata[31]_i_10 
       (.I0(rstate[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(int_low_thresh_read),
        .O(\rdata[31]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \rdata[31]_i_12 
       (.I0(int_high_thresh_write_reg_n_3),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_high_thresh_ce1));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[31]_i_7 
       (.I0(rstate[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \rdata[3]_i_4 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(\rdata[7]_i_9_n_3 ),
        .I2(\int_cols_reg[31]_0 [3]),
        .I3(Q[3]),
        .I4(\rdata[7]_i_10_n_3 ),
        .I5(\rdata[3]_i_6_n_3 ),
        .O(\rdata[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[3]_i_6 
       (.I0(data0[3]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \rdata[7]_i_10 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[7]_i_11 
       (.I0(data0[7]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \rdata[7]_i_3 
       (.I0(int_low_thresh_read),
        .I1(rstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \rdata[7]_i_6 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(\rdata[7]_i_9_n_3 ),
        .I2(\int_cols_reg[31]_0 [7]),
        .I3(Q[7]),
        .I4(\rdata[7]_i_10_n_3 ),
        .I5(\rdata[7]_i_11_n_3 ),
        .O(\rdata[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88888F88)) 
    \rdata[7]_i_8 
       (.I0(int_low_thresh_write_reg_n_3),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_low_thresh_ce1));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \rdata[7]_i_9 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_9_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_100),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_90),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_89),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_88),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_87),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_86),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_85),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_84),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_83),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_82),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_81),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_99),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_80),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_79),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_78),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_77),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_76),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_75),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_74),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_73),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_72),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_71),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_98),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_70),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_69),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_97),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_96),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_95),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_94),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_93),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_92),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_high_thresh_n_91),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FDFFA8AA)) 
    \rstate[0]_i_1 
       (.I0(rstate[0]),
        .I1(int_high_thresh_read),
        .I2(int_low_thresh_read),
        .I3(s_axi_control_RREADY),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_3 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT4 #(
    .INIT(16'h0100)) 
    s_axi_control_RVALID_INST_0
       (.I0(int_low_thresh_read),
        .I1(int_high_thresh_read),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .O(s_axi_control_RVALID));
  LUT5 #(
    .INIT(32'h44444044)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[5]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_control_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h0000BFB0)) 
    \wstate[0]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_WVALID),
        .I2(wstate[0]),
        .I3(s_axi_control_AWVALID),
        .I4(wstate[1]),
        .O(\wstate[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h05300500)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .O(\wstate[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_3 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_3 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_control_s_axi_ram
   (\gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg_1 ,
    ADDRARDADDR,
    D,
    \int_low_thresh_shift_reg[0] ,
    ap_clk,
    address0,
    s_axi_control_WDATA,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[7] ,
    DOADO,
    \rdata_reg[0]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4] ,
    Q,
    \rdata_reg[4]_0 ,
    \rdata_reg[31] ,
    \rdata_reg[4]_1 ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[31]_1 ,
    \rdata_reg[0]_3 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[4]_2 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_2 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_2 ,
    s_axi_control_ARADDR,
    rstate,
    s_axi_control_ARVALID,
    \gen_write[1].mem_reg_2 ,
    s_axi_control_WSTRB,
    \gen_write[1].mem_reg_3 ,
    s_axi_control_WVALID,
    ar_hs,
    wstate,
    \high_th_2_2_fu_50_reg[7] ,
    \high_th_2_2_fu_50_reg[0] ,
    \high_th_2_2_fu_50_reg[7]_0 ,
    \high_th_2_2_fu_50_reg[7]_1 ,
    \high_th_2_2_fu_50_reg[0]_0 ,
    \high_th_2_2_fu_50_reg[1] ,
    \high_th_2_2_fu_50_reg[1]_0 ,
    \high_th_2_2_fu_50_reg[2] ,
    \high_th_2_2_fu_50_reg[2]_0 ,
    \high_th_2_2_fu_50_reg[3] ,
    \high_th_2_2_fu_50_reg[3]_0 ,
    \high_th_2_2_fu_50_reg[4] ,
    \high_th_2_2_fu_50_reg[4]_0 ,
    \high_th_2_2_fu_50_reg[5] ,
    \high_th_2_2_fu_50_reg[5]_0 ,
    \high_th_2_2_fu_50_reg[6] ,
    \high_th_2_2_fu_50_reg[6]_0 ,
    \high_th_2_2_fu_50_reg[7]_2 ,
    \high_th_2_2_fu_50_reg[7]_3 ,
    \high_th_2_2_fu_50_reg[0]_1 ,
    \high_th_2_2_fu_50_reg[0]_2 ,
    \high_th_2_2_fu_50_reg[1]_1 ,
    \high_th_2_2_fu_50_reg[1]_2 ,
    \high_th_2_2_fu_50_reg[2]_1 ,
    \high_th_2_2_fu_50_reg[2]_2 ,
    \high_th_2_2_fu_50_reg[3]_1 ,
    \high_th_2_2_fu_50_reg[3]_2 ,
    \high_th_2_2_fu_50_reg[4]_1 ,
    \high_th_2_2_fu_50_reg[4]_2 ,
    \high_th_2_2_fu_50_reg[5]_1 ,
    \high_th_2_2_fu_50_reg[5]_2 ,
    \high_th_2_2_fu_50_reg[6]_1 ,
    \high_th_2_2_fu_50_reg[6]_2 ,
    \high_th_2_2_fu_50_reg[7]_4 ,
    \high_th_2_2_fu_50_reg[7]_5 );
  output [31:0]\gen_write[1].mem_reg_0 ;
  output [31:0]\gen_write[1].mem_reg_1 ;
  output [1:0]ADDRARDADDR;
  output [31:0]D;
  output [7:0]\int_low_thresh_shift_reg[0] ;
  input ap_clk;
  input [1:0]address0;
  input [31:0]s_axi_control_WDATA;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[7] ;
  input [4:0]DOADO;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4] ;
  input [26:0]Q;
  input \rdata_reg[4]_0 ;
  input [26:0]\rdata_reg[31] ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[31]_1 ;
  input \rdata_reg[0]_3 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[4]_2 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_2 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_2 ;
  input [1:0]s_axi_control_ARADDR;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [1:0]\gen_write[1].mem_reg_2 ;
  input [3:0]s_axi_control_WSTRB;
  input \gen_write[1].mem_reg_3 ;
  input s_axi_control_WVALID;
  input ar_hs;
  input [1:0]wstate;
  input \high_th_2_2_fu_50_reg[7] ;
  input \high_th_2_2_fu_50_reg[0] ;
  input \high_th_2_2_fu_50_reg[7]_0 ;
  input \high_th_2_2_fu_50_reg[7]_1 ;
  input \high_th_2_2_fu_50_reg[0]_0 ;
  input \high_th_2_2_fu_50_reg[1] ;
  input \high_th_2_2_fu_50_reg[1]_0 ;
  input \high_th_2_2_fu_50_reg[2] ;
  input \high_th_2_2_fu_50_reg[2]_0 ;
  input \high_th_2_2_fu_50_reg[3] ;
  input \high_th_2_2_fu_50_reg[3]_0 ;
  input \high_th_2_2_fu_50_reg[4] ;
  input \high_th_2_2_fu_50_reg[4]_0 ;
  input \high_th_2_2_fu_50_reg[5] ;
  input \high_th_2_2_fu_50_reg[5]_0 ;
  input \high_th_2_2_fu_50_reg[6] ;
  input \high_th_2_2_fu_50_reg[6]_0 ;
  input \high_th_2_2_fu_50_reg[7]_2 ;
  input \high_th_2_2_fu_50_reg[7]_3 ;
  input \high_th_2_2_fu_50_reg[0]_1 ;
  input \high_th_2_2_fu_50_reg[0]_2 ;
  input \high_th_2_2_fu_50_reg[1]_1 ;
  input \high_th_2_2_fu_50_reg[1]_2 ;
  input \high_th_2_2_fu_50_reg[2]_1 ;
  input \high_th_2_2_fu_50_reg[2]_2 ;
  input \high_th_2_2_fu_50_reg[3]_1 ;
  input \high_th_2_2_fu_50_reg[3]_2 ;
  input \high_th_2_2_fu_50_reg[4]_1 ;
  input \high_th_2_2_fu_50_reg[4]_2 ;
  input \high_th_2_2_fu_50_reg[5]_1 ;
  input \high_th_2_2_fu_50_reg[5]_2 ;
  input \high_th_2_2_fu_50_reg[6]_1 ;
  input \high_th_2_2_fu_50_reg[6]_2 ;
  input \high_th_2_2_fu_50_reg[7]_4 ;
  input \high_th_2_2_fu_50_reg[7]_5 ;

  wire [1:0]ADDRARDADDR;
  wire [31:0]D;
  wire [4:0]DOADO;
  wire [26:0]Q;
  wire [1:0]address0;
  wire ap_clk;
  wire ar_hs;
  wire [31:0]\gen_write[1].mem_reg_0 ;
  wire [31:0]\gen_write[1].mem_reg_1 ;
  wire [1:0]\gen_write[1].mem_reg_2 ;
  wire \gen_write[1].mem_reg_3 ;
  wire \gen_write[1].mem_reg_i_1__0_n_3 ;
  wire \gen_write[1].mem_reg_i_2__0_n_3 ;
  wire \gen_write[1].mem_reg_i_3_n_3 ;
  wire \gen_write[1].mem_reg_i_4_n_3 ;
  wire \high_th_2_0_1_fu_94[0]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[0]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[1]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[1]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[2]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[2]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[3]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[3]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[4]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[4]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[5]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[5]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[6]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[6]_i_3_n_3 ;
  wire \high_th_2_0_1_fu_94[7]_i_2_n_3 ;
  wire \high_th_2_0_1_fu_94[7]_i_3_n_3 ;
  wire \high_th_2_2_fu_50_reg[0] ;
  wire \high_th_2_2_fu_50_reg[0]_0 ;
  wire \high_th_2_2_fu_50_reg[0]_1 ;
  wire \high_th_2_2_fu_50_reg[0]_2 ;
  wire \high_th_2_2_fu_50_reg[1] ;
  wire \high_th_2_2_fu_50_reg[1]_0 ;
  wire \high_th_2_2_fu_50_reg[1]_1 ;
  wire \high_th_2_2_fu_50_reg[1]_2 ;
  wire \high_th_2_2_fu_50_reg[2] ;
  wire \high_th_2_2_fu_50_reg[2]_0 ;
  wire \high_th_2_2_fu_50_reg[2]_1 ;
  wire \high_th_2_2_fu_50_reg[2]_2 ;
  wire \high_th_2_2_fu_50_reg[3] ;
  wire \high_th_2_2_fu_50_reg[3]_0 ;
  wire \high_th_2_2_fu_50_reg[3]_1 ;
  wire \high_th_2_2_fu_50_reg[3]_2 ;
  wire \high_th_2_2_fu_50_reg[4] ;
  wire \high_th_2_2_fu_50_reg[4]_0 ;
  wire \high_th_2_2_fu_50_reg[4]_1 ;
  wire \high_th_2_2_fu_50_reg[4]_2 ;
  wire \high_th_2_2_fu_50_reg[5] ;
  wire \high_th_2_2_fu_50_reg[5]_0 ;
  wire \high_th_2_2_fu_50_reg[5]_1 ;
  wire \high_th_2_2_fu_50_reg[5]_2 ;
  wire \high_th_2_2_fu_50_reg[6] ;
  wire \high_th_2_2_fu_50_reg[6]_0 ;
  wire \high_th_2_2_fu_50_reg[6]_1 ;
  wire \high_th_2_2_fu_50_reg[6]_2 ;
  wire \high_th_2_2_fu_50_reg[7] ;
  wire \high_th_2_2_fu_50_reg[7]_0 ;
  wire \high_th_2_2_fu_50_reg[7]_1 ;
  wire \high_th_2_2_fu_50_reg[7]_2 ;
  wire \high_th_2_2_fu_50_reg[7]_3 ;
  wire \high_th_2_2_fu_50_reg[7]_4 ;
  wire \high_th_2_2_fu_50_reg[7]_5 ;
  wire [7:0]\int_low_thresh_shift_reg[0] ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[16]_i_2_n_3 ;
  wire \rdata[17]_i_2_n_3 ;
  wire \rdata[18]_i_2_n_3 ;
  wire \rdata[19]_i_2_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[20]_i_2_n_3 ;
  wire \rdata[21]_i_2_n_3 ;
  wire \rdata[22]_i_2_n_3 ;
  wire \rdata[23]_i_2_n_3 ;
  wire \rdata[24]_i_2_n_3 ;
  wire \rdata[25]_i_2_n_3 ;
  wire \rdata[26]_i_2_n_3 ;
  wire \rdata[27]_i_2_n_3 ;
  wire \rdata[28]_i_2_n_3 ;
  wire \rdata[29]_i_2_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[30]_i_2_n_3 ;
  wire \rdata[31]_i_5_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire [26:0]\rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[31]_2 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[4]_2 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "int_high_thresh/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\gen_write[1].mem_reg_0 ),
        .DOBDO(\gen_write[1].mem_reg_1 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_1__0_n_3 ,\gen_write[1].mem_reg_i_2__0_n_3 ,\gen_write[1].mem_reg_i_3_n_3 ,\gen_write[1].mem_reg_i_4_n_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(\gen_write[1].mem_reg_2 [1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_1__0 
       (.I0(s_axi_control_WSTRB[3]),
        .I1(\gen_write[1].mem_reg_3 ),
        .I2(s_axi_control_WVALID),
        .I3(ar_hs),
        .I4(wstate[1]),
        .I5(wstate[0]),
        .O(\gen_write[1].mem_reg_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(\gen_write[1].mem_reg_2 [0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_2__0 
       (.I0(s_axi_control_WSTRB[2]),
        .I1(\gen_write[1].mem_reg_3 ),
        .I2(s_axi_control_WVALID),
        .I3(ar_hs),
        .I4(wstate[1]),
        .I5(wstate[0]),
        .O(\gen_write[1].mem_reg_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_control_WSTRB[1]),
        .I1(\gen_write[1].mem_reg_3 ),
        .I2(s_axi_control_WVALID),
        .I3(ar_hs),
        .I4(wstate[1]),
        .I5(wstate[0]),
        .O(\gen_write[1].mem_reg_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\gen_write[1].mem_reg_3 ),
        .I2(s_axi_control_WVALID),
        .I3(ar_hs),
        .I4(wstate[1]),
        .I5(wstate[0]),
        .O(\gen_write[1].mem_reg_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[0]_i_2 
       (.I0(\gen_write[1].mem_reg_1 [16]),
        .I1(\high_th_2_2_fu_50_reg[0] ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [0]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[0]_0 ),
        .O(\high_th_2_0_1_fu_94[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[0]_i_3 
       (.I0(\gen_write[1].mem_reg_1 [24]),
        .I1(\high_th_2_2_fu_50_reg[0]_1 ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [8]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[0]_2 ),
        .O(\high_th_2_0_1_fu_94[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[1]_i_2 
       (.I0(\gen_write[1].mem_reg_1 [17]),
        .I1(\high_th_2_2_fu_50_reg[1] ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [1]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[1]_0 ),
        .O(\high_th_2_0_1_fu_94[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[1]_i_3 
       (.I0(\gen_write[1].mem_reg_1 [25]),
        .I1(\high_th_2_2_fu_50_reg[1]_1 ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [9]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[1]_2 ),
        .O(\high_th_2_0_1_fu_94[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[2]_i_2 
       (.I0(\gen_write[1].mem_reg_1 [18]),
        .I1(\high_th_2_2_fu_50_reg[2] ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [2]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[2]_0 ),
        .O(\high_th_2_0_1_fu_94[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[2]_i_3 
       (.I0(\gen_write[1].mem_reg_1 [26]),
        .I1(\high_th_2_2_fu_50_reg[2]_1 ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [10]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[2]_2 ),
        .O(\high_th_2_0_1_fu_94[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[3]_i_2 
       (.I0(\gen_write[1].mem_reg_1 [19]),
        .I1(\high_th_2_2_fu_50_reg[3] ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [3]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[3]_0 ),
        .O(\high_th_2_0_1_fu_94[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[3]_i_3 
       (.I0(\gen_write[1].mem_reg_1 [27]),
        .I1(\high_th_2_2_fu_50_reg[3]_1 ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [11]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[3]_2 ),
        .O(\high_th_2_0_1_fu_94[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[4]_i_2 
       (.I0(\gen_write[1].mem_reg_1 [20]),
        .I1(\high_th_2_2_fu_50_reg[4] ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [4]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[4]_0 ),
        .O(\high_th_2_0_1_fu_94[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[4]_i_3 
       (.I0(\gen_write[1].mem_reg_1 [28]),
        .I1(\high_th_2_2_fu_50_reg[4]_1 ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [12]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[4]_2 ),
        .O(\high_th_2_0_1_fu_94[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[5]_i_2 
       (.I0(\gen_write[1].mem_reg_1 [21]),
        .I1(\high_th_2_2_fu_50_reg[5] ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [5]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[5]_0 ),
        .O(\high_th_2_0_1_fu_94[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[5]_i_3 
       (.I0(\gen_write[1].mem_reg_1 [29]),
        .I1(\high_th_2_2_fu_50_reg[5]_1 ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [13]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[5]_2 ),
        .O(\high_th_2_0_1_fu_94[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[6]_i_2 
       (.I0(\gen_write[1].mem_reg_1 [22]),
        .I1(\high_th_2_2_fu_50_reg[6] ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [6]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[6]_0 ),
        .O(\high_th_2_0_1_fu_94[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[6]_i_3 
       (.I0(\gen_write[1].mem_reg_1 [30]),
        .I1(\high_th_2_2_fu_50_reg[6]_1 ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [14]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[6]_2 ),
        .O(\high_th_2_0_1_fu_94[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[7]_i_2 
       (.I0(\gen_write[1].mem_reg_1 [23]),
        .I1(\high_th_2_2_fu_50_reg[7]_2 ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [7]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[7]_3 ),
        .O(\high_th_2_0_1_fu_94[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \high_th_2_0_1_fu_94[7]_i_3 
       (.I0(\gen_write[1].mem_reg_1 [31]),
        .I1(\high_th_2_2_fu_50_reg[7]_4 ),
        .I2(\high_th_2_2_fu_50_reg[7]_0 ),
        .I3(\gen_write[1].mem_reg_1 [15]),
        .I4(\high_th_2_2_fu_50_reg[7]_1 ),
        .I5(\high_th_2_2_fu_50_reg[7]_5 ),
        .O(\high_th_2_0_1_fu_94[7]_i_3_n_3 ));
  MUXF7 \high_th_2_0_1_fu_94_reg[0]_i_1 
       (.I0(\high_th_2_0_1_fu_94[0]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[0]_i_3_n_3 ),
        .O(\int_low_thresh_shift_reg[0] [0]),
        .S(\high_th_2_2_fu_50_reg[7] ));
  MUXF7 \high_th_2_0_1_fu_94_reg[1]_i_1 
       (.I0(\high_th_2_0_1_fu_94[1]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[1]_i_3_n_3 ),
        .O(\int_low_thresh_shift_reg[0] [1]),
        .S(\high_th_2_2_fu_50_reg[7] ));
  MUXF7 \high_th_2_0_1_fu_94_reg[2]_i_1 
       (.I0(\high_th_2_0_1_fu_94[2]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[2]_i_3_n_3 ),
        .O(\int_low_thresh_shift_reg[0] [2]),
        .S(\high_th_2_2_fu_50_reg[7] ));
  MUXF7 \high_th_2_0_1_fu_94_reg[3]_i_1 
       (.I0(\high_th_2_0_1_fu_94[3]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[3]_i_3_n_3 ),
        .O(\int_low_thresh_shift_reg[0] [3]),
        .S(\high_th_2_2_fu_50_reg[7] ));
  MUXF7 \high_th_2_0_1_fu_94_reg[4]_i_1 
       (.I0(\high_th_2_0_1_fu_94[4]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[4]_i_3_n_3 ),
        .O(\int_low_thresh_shift_reg[0] [4]),
        .S(\high_th_2_2_fu_50_reg[7] ));
  MUXF7 \high_th_2_0_1_fu_94_reg[5]_i_1 
       (.I0(\high_th_2_0_1_fu_94[5]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[5]_i_3_n_3 ),
        .O(\int_low_thresh_shift_reg[0] [5]),
        .S(\high_th_2_2_fu_50_reg[7] ));
  MUXF7 \high_th_2_0_1_fu_94_reg[6]_i_1 
       (.I0(\high_th_2_0_1_fu_94[6]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[6]_i_3_n_3 ),
        .O(\int_low_thresh_shift_reg[0] [6]),
        .S(\high_th_2_2_fu_50_reg[7] ));
  MUXF7 \high_th_2_0_1_fu_94_reg[7]_i_1 
       (.I0(\high_th_2_0_1_fu_94[7]_i_2_n_3 ),
        .I1(\high_th_2_0_1_fu_94[7]_i_3_n_3 ),
        .O(\int_low_thresh_shift_reg[0] [7]),
        .S(\high_th_2_2_fu_50_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[7] ),
        .I4(DOADO[0]),
        .I5(\rdata_reg[0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[0]_i_2 
       (.I0(\rdata_reg[0]_2 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [0]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[5]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [5]),
        .I4(\rdata[10]_i_2_n_3 ),
        .I5(\rdata_reg[10] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[10]_i_2 
       (.I0(\rdata_reg[10]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [10]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[6]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [6]),
        .I4(\rdata[11]_i_2_n_3 ),
        .I5(\rdata_reg[11] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[11]_i_2 
       (.I0(\rdata_reg[11]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [11]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[7]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [7]),
        .I4(\rdata[12]_i_2_n_3 ),
        .I5(\rdata_reg[12] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_2 
       (.I0(\rdata_reg[12]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [12]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[8]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [8]),
        .I4(\rdata[13]_i_2_n_3 ),
        .I5(\rdata_reg[13] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_2 
       (.I0(\rdata_reg[13]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [13]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[9]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [9]),
        .I4(\rdata[14]_i_2_n_3 ),
        .I5(\rdata_reg[14] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_2 
       (.I0(\rdata_reg[14]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [14]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[10]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [10]),
        .I4(\rdata[15]_i_2_n_3 ),
        .I5(\rdata_reg[15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[15]_i_2 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [15]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[16]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[11]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [11]),
        .I4(\rdata[16]_i_2_n_3 ),
        .I5(\rdata_reg[16] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[16]_i_2 
       (.I0(\rdata_reg[16]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [16]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[16]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[17]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[12]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [12]),
        .I4(\rdata[17]_i_2_n_3 ),
        .I5(\rdata_reg[17] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[17]_i_2 
       (.I0(\rdata_reg[17]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [17]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[18]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[13]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [13]),
        .I4(\rdata[18]_i_2_n_3 ),
        .I5(\rdata_reg[18] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[18]_i_2 
       (.I0(\rdata_reg[18]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [18]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[18]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[19]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[14]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [14]),
        .I4(\rdata[19]_i_2_n_3 ),
        .I5(\rdata_reg[19] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[19]_i_2 
       (.I0(\rdata_reg[19]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [19]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[7] ),
        .I4(DOADO[1]),
        .I5(\rdata_reg[1]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[1]_i_2 
       (.I0(\rdata_reg[1]_1 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [1]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[20]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[15]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [15]),
        .I4(\rdata[20]_i_2_n_3 ),
        .I5(\rdata_reg[20] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[20]_i_2 
       (.I0(\rdata_reg[20]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [20]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[20]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[21]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[16]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [16]),
        .I4(\rdata[21]_i_2_n_3 ),
        .I5(\rdata_reg[21] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[21]_i_2 
       (.I0(\rdata_reg[21]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [21]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[22]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[17]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [17]),
        .I4(\rdata[22]_i_2_n_3 ),
        .I5(\rdata_reg[22] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[22]_i_2 
       (.I0(\rdata_reg[22]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [22]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[22]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[23]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[18]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [18]),
        .I4(\rdata[23]_i_2_n_3 ),
        .I5(\rdata_reg[23] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[23]_i_2 
       (.I0(\rdata_reg[23]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [23]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[23]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[24]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[19]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [19]),
        .I4(\rdata[24]_i_2_n_3 ),
        .I5(\rdata_reg[24] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[24]_i_2 
       (.I0(\rdata_reg[24]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [24]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[24]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[25]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[20]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [20]),
        .I4(\rdata[25]_i_2_n_3 ),
        .I5(\rdata_reg[25] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[25]_i_2 
       (.I0(\rdata_reg[25]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [25]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[26]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[21]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [21]),
        .I4(\rdata[26]_i_2_n_3 ),
        .I5(\rdata_reg[26] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[26]_i_2 
       (.I0(\rdata_reg[26]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [26]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[27]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[22]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [22]),
        .I4(\rdata[27]_i_2_n_3 ),
        .I5(\rdata_reg[27] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[27]_i_2 
       (.I0(\rdata_reg[27]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [27]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[27]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[28]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[23]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [23]),
        .I4(\rdata[28]_i_2_n_3 ),
        .I5(\rdata_reg[28] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[28]_i_2 
       (.I0(\rdata_reg[28]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [28]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[28]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[29]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[24]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [24]),
        .I4(\rdata[29]_i_2_n_3 ),
        .I5(\rdata_reg[29] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[29]_i_2 
       (.I0(\rdata_reg[29]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [29]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_3 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[2] ),
        .I3(\rdata_reg[7] ),
        .I4(DOADO[2]),
        .I5(\rdata_reg[2]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[2]_i_2 
       (.I0(\rdata_reg[2]_1 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [2]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[30]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[25]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [25]),
        .I4(\rdata[30]_i_2_n_3 ),
        .I5(\rdata_reg[30] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[30]_i_2 
       (.I0(\rdata_reg[30]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [30]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[30]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[31]_i_2 
       (.I0(\rdata_reg[4] ),
        .I1(Q[26]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [26]),
        .I4(\rdata[31]_i_5_n_3 ),
        .I5(\rdata_reg[31]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[31]_i_5 
       (.I0(\rdata_reg[31]_2 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [31]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_3 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[3] ),
        .I3(\rdata_reg[7] ),
        .I4(DOADO[3]),
        .I5(\rdata_reg[3]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[3]_i_2 
       (.I0(\rdata_reg[3]_1 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [3]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[0]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [0]),
        .I4(\rdata[4]_i_2_n_3 ),
        .I5(\rdata_reg[4]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[4]_2 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [4]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[1]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [1]),
        .I4(\rdata[5]_i_2_n_3 ),
        .I5(\rdata_reg[5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[5]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [5]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[2]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [2]),
        .I4(\rdata[6]_i_2_n_3 ),
        .I5(\rdata_reg[6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[6]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [6]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[7]_0 ),
        .I3(\rdata_reg[7] ),
        .I4(DOADO[4]),
        .I5(\rdata_reg[7]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[7]_i_2 
       (.I0(\rdata_reg[7]_2 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [7]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[3]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [3]),
        .I4(\rdata[8]_i_2_n_3 ),
        .I5(\rdata_reg[8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_2 
       (.I0(\rdata_reg[8]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [8]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[4] ),
        .I1(Q[4]),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[31] [4]),
        .I4(\rdata[9]_i_2_n_3 ),
        .I5(\rdata_reg[9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[9]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(\rdata_reg[31]_1 ),
        .I2(\gen_write[1].mem_reg_0 [9]),
        .I3(\rdata_reg[0]_3 ),
        .O(\rdata[9]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_control_s_axi_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_control_s_axi_ram_52
   (DOADO,
    DOBDO,
    \rdata_reg[4]_i_5 ,
    \rdata_reg[5]_i_5 ,
    \rdata_reg[6]_i_5 ,
    \rdata_reg[8]_i_5 ,
    \rdata_reg[9]_i_5 ,
    \rdata_reg[10]_i_5 ,
    \rdata_reg[11]_i_5 ,
    \rdata_reg[12]_i_5 ,
    \rdata_reg[13]_i_5 ,
    \rdata_reg[14]_i_5 ,
    \rdata_reg[15]_i_5 ,
    \rdata_reg[16]_i_5 ,
    \rdata_reg[17]_i_5 ,
    \rdata_reg[18]_i_5 ,
    \rdata_reg[19]_i_5 ,
    \rdata_reg[20]_i_5 ,
    \rdata_reg[21]_i_5 ,
    \rdata_reg[22]_i_5 ,
    \rdata_reg[23]_i_5 ,
    \rdata_reg[24]_i_5 ,
    \rdata_reg[25]_i_5 ,
    \rdata_reg[26]_i_5 ,
    \rdata_reg[27]_i_5 ,
    \rdata_reg[28]_i_5 ,
    \rdata_reg[29]_i_5 ,
    \rdata_reg[30]_i_5 ,
    \rdata_reg[31]_i_11 ,
    ar_hs,
    D,
    ap_clk,
    ADDRARDADDR,
    address0,
    s_axi_control_WDATA,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[31] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_0 ,
    s_axi_control_WSTRB,
    \gen_write[1].mem_reg_0 ,
    s_axi_control_WVALID,
    wstate,
    rstate,
    s_axi_control_ARVALID,
    \low_th_2_2_fu_66_reg[7] ,
    \low_th_2_2_fu_66_reg[0] ,
    \low_th_2_2_fu_66_reg[7]_0 ,
    \low_th_2_2_fu_66_reg[7]_1 ,
    \low_th_2_2_fu_66_reg[0]_0 ,
    \low_th_2_2_fu_66_reg[1] ,
    \low_th_2_2_fu_66_reg[1]_0 ,
    \low_th_2_2_fu_66_reg[2] ,
    \low_th_2_2_fu_66_reg[2]_0 ,
    \low_th_2_2_fu_66_reg[3] ,
    \low_th_2_2_fu_66_reg[3]_0 ,
    \low_th_2_2_fu_66_reg[4] ,
    \low_th_2_2_fu_66_reg[4]_0 ,
    \low_th_2_2_fu_66_reg[5] ,
    \low_th_2_2_fu_66_reg[5]_0 ,
    \low_th_2_2_fu_66_reg[6] ,
    \low_th_2_2_fu_66_reg[6]_0 ,
    \low_th_2_2_fu_66_reg[7]_2 ,
    \low_th_2_2_fu_66_reg[7]_3 ,
    \low_th_2_2_fu_66_reg[0]_1 ,
    \low_th_2_2_fu_66_reg[0]_2 ,
    \low_th_2_2_fu_66_reg[1]_1 ,
    \low_th_2_2_fu_66_reg[1]_2 ,
    \low_th_2_2_fu_66_reg[2]_1 ,
    \low_th_2_2_fu_66_reg[2]_2 ,
    \low_th_2_2_fu_66_reg[3]_1 ,
    \low_th_2_2_fu_66_reg[3]_2 ,
    \low_th_2_2_fu_66_reg[4]_1 ,
    \low_th_2_2_fu_66_reg[4]_2 ,
    \low_th_2_2_fu_66_reg[5]_1 ,
    \low_th_2_2_fu_66_reg[5]_2 ,
    \low_th_2_2_fu_66_reg[6]_1 ,
    \low_th_2_2_fu_66_reg[6]_2 ,
    \low_th_2_2_fu_66_reg[7]_4 ,
    \low_th_2_2_fu_66_reg[7]_5 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \rdata_reg[4]_i_5 ;
  output \rdata_reg[5]_i_5 ;
  output \rdata_reg[6]_i_5 ;
  output \rdata_reg[8]_i_5 ;
  output \rdata_reg[9]_i_5 ;
  output \rdata_reg[10]_i_5 ;
  output \rdata_reg[11]_i_5 ;
  output \rdata_reg[12]_i_5 ;
  output \rdata_reg[13]_i_5 ;
  output \rdata_reg[14]_i_5 ;
  output \rdata_reg[15]_i_5 ;
  output \rdata_reg[16]_i_5 ;
  output \rdata_reg[17]_i_5 ;
  output \rdata_reg[18]_i_5 ;
  output \rdata_reg[19]_i_5 ;
  output \rdata_reg[20]_i_5 ;
  output \rdata_reg[21]_i_5 ;
  output \rdata_reg[22]_i_5 ;
  output \rdata_reg[23]_i_5 ;
  output \rdata_reg[24]_i_5 ;
  output \rdata_reg[25]_i_5 ;
  output \rdata_reg[26]_i_5 ;
  output \rdata_reg[27]_i_5 ;
  output \rdata_reg[28]_i_5 ;
  output \rdata_reg[29]_i_5 ;
  output \rdata_reg[30]_i_5 ;
  output \rdata_reg[31]_i_11 ;
  output ar_hs;
  output [7:0]D;
  input ap_clk;
  input [1:0]ADDRARDADDR;
  input [1:0]address0;
  input [31:0]s_axi_control_WDATA;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[31] ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_0 ;
  input [3:0]s_axi_control_WSTRB;
  input \gen_write[1].mem_reg_0 ;
  input s_axi_control_WVALID;
  input [1:0]wstate;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input \low_th_2_2_fu_66_reg[7] ;
  input \low_th_2_2_fu_66_reg[0] ;
  input \low_th_2_2_fu_66_reg[7]_0 ;
  input \low_th_2_2_fu_66_reg[7]_1 ;
  input \low_th_2_2_fu_66_reg[0]_0 ;
  input \low_th_2_2_fu_66_reg[1] ;
  input \low_th_2_2_fu_66_reg[1]_0 ;
  input \low_th_2_2_fu_66_reg[2] ;
  input \low_th_2_2_fu_66_reg[2]_0 ;
  input \low_th_2_2_fu_66_reg[3] ;
  input \low_th_2_2_fu_66_reg[3]_0 ;
  input \low_th_2_2_fu_66_reg[4] ;
  input \low_th_2_2_fu_66_reg[4]_0 ;
  input \low_th_2_2_fu_66_reg[5] ;
  input \low_th_2_2_fu_66_reg[5]_0 ;
  input \low_th_2_2_fu_66_reg[6] ;
  input \low_th_2_2_fu_66_reg[6]_0 ;
  input \low_th_2_2_fu_66_reg[7]_2 ;
  input \low_th_2_2_fu_66_reg[7]_3 ;
  input \low_th_2_2_fu_66_reg[0]_1 ;
  input \low_th_2_2_fu_66_reg[0]_2 ;
  input \low_th_2_2_fu_66_reg[1]_1 ;
  input \low_th_2_2_fu_66_reg[1]_2 ;
  input \low_th_2_2_fu_66_reg[2]_1 ;
  input \low_th_2_2_fu_66_reg[2]_2 ;
  input \low_th_2_2_fu_66_reg[3]_1 ;
  input \low_th_2_2_fu_66_reg[3]_2 ;
  input \low_th_2_2_fu_66_reg[4]_1 ;
  input \low_th_2_2_fu_66_reg[4]_2 ;
  input \low_th_2_2_fu_66_reg[5]_1 ;
  input \low_th_2_2_fu_66_reg[5]_2 ;
  input \low_th_2_2_fu_66_reg[6]_1 ;
  input \low_th_2_2_fu_66_reg[6]_2 ;
  input \low_th_2_2_fu_66_reg[7]_4 ;
  input \low_th_2_2_fu_66_reg[7]_5 ;

  wire [1:0]ADDRARDADDR;
  wire [7:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [1:0]address0;
  wire ap_clk;
  wire ar_hs;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_5_n_3 ;
  wire \gen_write[1].mem_reg_i_6_n_3 ;
  wire \gen_write[1].mem_reg_i_7_n_3 ;
  wire \gen_write[1].mem_reg_i_8_n_3 ;
  wire \low_th_2_0_fu_58[0]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[0]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[1]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[1]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[2]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[2]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[3]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[3]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[4]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[4]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[5]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[5]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[6]_i_2_n_3 ;
  wire \low_th_2_0_fu_58[6]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[7]_i_3_n_3 ;
  wire \low_th_2_0_fu_58[7]_i_4_n_3 ;
  wire \low_th_2_2_fu_66_reg[0] ;
  wire \low_th_2_2_fu_66_reg[0]_0 ;
  wire \low_th_2_2_fu_66_reg[0]_1 ;
  wire \low_th_2_2_fu_66_reg[0]_2 ;
  wire \low_th_2_2_fu_66_reg[1] ;
  wire \low_th_2_2_fu_66_reg[1]_0 ;
  wire \low_th_2_2_fu_66_reg[1]_1 ;
  wire \low_th_2_2_fu_66_reg[1]_2 ;
  wire \low_th_2_2_fu_66_reg[2] ;
  wire \low_th_2_2_fu_66_reg[2]_0 ;
  wire \low_th_2_2_fu_66_reg[2]_1 ;
  wire \low_th_2_2_fu_66_reg[2]_2 ;
  wire \low_th_2_2_fu_66_reg[3] ;
  wire \low_th_2_2_fu_66_reg[3]_0 ;
  wire \low_th_2_2_fu_66_reg[3]_1 ;
  wire \low_th_2_2_fu_66_reg[3]_2 ;
  wire \low_th_2_2_fu_66_reg[4] ;
  wire \low_th_2_2_fu_66_reg[4]_0 ;
  wire \low_th_2_2_fu_66_reg[4]_1 ;
  wire \low_th_2_2_fu_66_reg[4]_2 ;
  wire \low_th_2_2_fu_66_reg[5] ;
  wire \low_th_2_2_fu_66_reg[5]_0 ;
  wire \low_th_2_2_fu_66_reg[5]_1 ;
  wire \low_th_2_2_fu_66_reg[5]_2 ;
  wire \low_th_2_2_fu_66_reg[6] ;
  wire \low_th_2_2_fu_66_reg[6]_0 ;
  wire \low_th_2_2_fu_66_reg[6]_1 ;
  wire \low_th_2_2_fu_66_reg[6]_2 ;
  wire \low_th_2_2_fu_66_reg[7] ;
  wire \low_th_2_2_fu_66_reg[7]_0 ;
  wire \low_th_2_2_fu_66_reg[7]_1 ;
  wire \low_th_2_2_fu_66_reg[7]_2 ;
  wire \low_th_2_2_fu_66_reg[7]_3 ;
  wire \low_th_2_2_fu_66_reg[7]_4 ;
  wire \low_th_2_2_fu_66_reg[7]_5 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_5 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_5 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_5 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_5 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_5 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_5 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_5 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_5 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_5 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_5 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_5 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_5 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_5 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_5 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_5 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_5 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_5 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_5 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_5 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_5 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_5 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_i_11 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_i_5 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_5 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_5 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_5 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_5 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "int_low_thresh/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_5_n_3 ,\gen_write[1].mem_reg_i_6_n_3 ,\gen_write[1].mem_reg_i_7_n_3 ,\gen_write[1].mem_reg_i_8_n_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_control_WSTRB[3]),
        .I1(\gen_write[1].mem_reg_0 ),
        .I2(s_axi_control_WVALID),
        .I3(ar_hs),
        .I4(wstate[1]),
        .I5(wstate[0]),
        .O(\gen_write[1].mem_reg_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_control_WSTRB[2]),
        .I1(\gen_write[1].mem_reg_0 ),
        .I2(s_axi_control_WVALID),
        .I3(ar_hs),
        .I4(wstate[1]),
        .I5(wstate[0]),
        .O(\gen_write[1].mem_reg_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_control_WSTRB[1]),
        .I1(\gen_write[1].mem_reg_0 ),
        .I2(s_axi_control_WVALID),
        .I3(ar_hs),
        .I4(wstate[1]),
        .I5(wstate[0]),
        .O(\gen_write[1].mem_reg_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\gen_write[1].mem_reg_0 ),
        .I2(s_axi_control_WVALID),
        .I3(ar_hs),
        .I4(wstate[1]),
        .I5(wstate[0]),
        .O(\gen_write[1].mem_reg_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[0]_i_2 
       (.I0(DOBDO[16]),
        .I1(\low_th_2_2_fu_66_reg[0] ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[0]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[0]_0 ),
        .O(\low_th_2_0_fu_58[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[0]_i_3 
       (.I0(DOBDO[24]),
        .I1(\low_th_2_2_fu_66_reg[0]_1 ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[8]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[0]_2 ),
        .O(\low_th_2_0_fu_58[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[1]_i_2 
       (.I0(DOBDO[17]),
        .I1(\low_th_2_2_fu_66_reg[1] ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[1]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[1]_0 ),
        .O(\low_th_2_0_fu_58[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[1]_i_3 
       (.I0(DOBDO[25]),
        .I1(\low_th_2_2_fu_66_reg[1]_1 ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[9]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[1]_2 ),
        .O(\low_th_2_0_fu_58[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[2]_i_2 
       (.I0(DOBDO[18]),
        .I1(\low_th_2_2_fu_66_reg[2] ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[2]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[2]_0 ),
        .O(\low_th_2_0_fu_58[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[2]_i_3 
       (.I0(DOBDO[26]),
        .I1(\low_th_2_2_fu_66_reg[2]_1 ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[10]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[2]_2 ),
        .O(\low_th_2_0_fu_58[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[3]_i_2 
       (.I0(DOBDO[19]),
        .I1(\low_th_2_2_fu_66_reg[3] ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[3]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[3]_0 ),
        .O(\low_th_2_0_fu_58[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[3]_i_3 
       (.I0(DOBDO[27]),
        .I1(\low_th_2_2_fu_66_reg[3]_1 ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[11]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[3]_2 ),
        .O(\low_th_2_0_fu_58[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[4]_i_2 
       (.I0(DOBDO[20]),
        .I1(\low_th_2_2_fu_66_reg[4] ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[4]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[4]_0 ),
        .O(\low_th_2_0_fu_58[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[4]_i_3 
       (.I0(DOBDO[28]),
        .I1(\low_th_2_2_fu_66_reg[4]_1 ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[12]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[4]_2 ),
        .O(\low_th_2_0_fu_58[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[5]_i_2 
       (.I0(DOBDO[21]),
        .I1(\low_th_2_2_fu_66_reg[5] ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[5]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[5]_0 ),
        .O(\low_th_2_0_fu_58[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[5]_i_3 
       (.I0(DOBDO[29]),
        .I1(\low_th_2_2_fu_66_reg[5]_1 ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[13]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[5]_2 ),
        .O(\low_th_2_0_fu_58[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[6]_i_2 
       (.I0(DOBDO[22]),
        .I1(\low_th_2_2_fu_66_reg[6] ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[6]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[6]_0 ),
        .O(\low_th_2_0_fu_58[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[6]_i_3 
       (.I0(DOBDO[30]),
        .I1(\low_th_2_2_fu_66_reg[6]_1 ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[14]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[6]_2 ),
        .O(\low_th_2_0_fu_58[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[7]_i_3 
       (.I0(DOBDO[23]),
        .I1(\low_th_2_2_fu_66_reg[7]_2 ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[7]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[7]_3 ),
        .O(\low_th_2_0_fu_58[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \low_th_2_0_fu_58[7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\low_th_2_2_fu_66_reg[7]_4 ),
        .I2(\low_th_2_2_fu_66_reg[7]_0 ),
        .I3(DOBDO[15]),
        .I4(\low_th_2_2_fu_66_reg[7]_1 ),
        .I5(\low_th_2_2_fu_66_reg[7]_5 ),
        .O(\low_th_2_0_fu_58[7]_i_4_n_3 ));
  MUXF7 \low_th_2_0_fu_58_reg[0]_i_1 
       (.I0(\low_th_2_0_fu_58[0]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[0]_i_3_n_3 ),
        .O(D[0]),
        .S(\low_th_2_2_fu_66_reg[7] ));
  MUXF7 \low_th_2_0_fu_58_reg[1]_i_1 
       (.I0(\low_th_2_0_fu_58[1]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[1]_i_3_n_3 ),
        .O(D[1]),
        .S(\low_th_2_2_fu_66_reg[7] ));
  MUXF7 \low_th_2_0_fu_58_reg[2]_i_1 
       (.I0(\low_th_2_0_fu_58[2]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[2]_i_3_n_3 ),
        .O(D[2]),
        .S(\low_th_2_2_fu_66_reg[7] ));
  MUXF7 \low_th_2_0_fu_58_reg[3]_i_1 
       (.I0(\low_th_2_0_fu_58[3]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[3]_i_3_n_3 ),
        .O(D[3]),
        .S(\low_th_2_2_fu_66_reg[7] ));
  MUXF7 \low_th_2_0_fu_58_reg[4]_i_1 
       (.I0(\low_th_2_0_fu_58[4]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[4]_i_3_n_3 ),
        .O(D[4]),
        .S(\low_th_2_2_fu_66_reg[7] ));
  MUXF7 \low_th_2_0_fu_58_reg[5]_i_1 
       (.I0(\low_th_2_0_fu_58[5]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[5]_i_3_n_3 ),
        .O(D[5]),
        .S(\low_th_2_2_fu_66_reg[7] ));
  MUXF7 \low_th_2_0_fu_58_reg[6]_i_1 
       (.I0(\low_th_2_0_fu_58[6]_i_2_n_3 ),
        .I1(\low_th_2_0_fu_58[6]_i_3_n_3 ),
        .O(D[6]),
        .S(\low_th_2_2_fu_66_reg[7] ));
  MUXF7 \low_th_2_0_fu_58_reg[7]_i_2 
       (.I0(\low_th_2_0_fu_58[7]_i_3_n_3 ),
        .I1(\low_th_2_0_fu_58[7]_i_4_n_3 ),
        .O(D[7]),
        .S(\low_th_2_2_fu_66_reg[7] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[10]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[10] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[10]),
        .O(\rdata_reg[10]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[11]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[11] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[11]),
        .O(\rdata_reg[11]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[12]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[12] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[12]),
        .O(\rdata_reg[12]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[13]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[13] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[13]),
        .O(\rdata_reg[13]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[14]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[14] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[14]),
        .O(\rdata_reg[14]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[15]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[15] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[15]),
        .O(\rdata_reg[15]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[16]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[16]),
        .O(\rdata_reg[16]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[17]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[17] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[17]),
        .O(\rdata_reg[17]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[18]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[18] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[18]),
        .O(\rdata_reg[18]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[19]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[19] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[19]),
        .O(\rdata_reg[19]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[20]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[20] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[20]),
        .O(\rdata_reg[20]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[21]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[21] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[21]),
        .O(\rdata_reg[21]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[22]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[22] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[22]),
        .O(\rdata_reg[22]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[23]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[23] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[23]),
        .O(\rdata_reg[23]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[24]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[24] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[24]),
        .O(\rdata_reg[24]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[25]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[25] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[25]),
        .O(\rdata_reg[25]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[26]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[26] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[26]),
        .O(\rdata_reg[26]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[27]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[27] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[27]),
        .O(\rdata_reg[27]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[28]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[28] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[28]),
        .O(\rdata_reg[28]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[29]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[29] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[29]),
        .O(\rdata_reg[29]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[30]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[30] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[30]),
        .O(\rdata_reg[30]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[31]_i_6 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[31]_0 ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[31]),
        .O(\rdata_reg[31]_i_11 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[4]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[4]_0 ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[4]),
        .O(\rdata_reg[4]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[5] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[5]),
        .O(\rdata_reg[5]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[6]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[6] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[6]),
        .O(\rdata_reg[6]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[8]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[8] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[8]),
        .O(\rdata_reg[8]_i_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[9]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata_reg[9] ),
        .I2(\rdata_reg[31] ),
        .I3(DOADO[9]),
        .O(\rdata_reg[9]_i_5 ));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_dilate_0_0_2160_3840_0_3_3_1_1_12
   (\cmp_i_i115_i_reg_903_reg[0] ,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read,
    buf_V_1_address11__0,
    buf_V_0_address1140_out__0,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready,
    Q,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read,
    D,
    E,
    \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    ap_rst_n_inv,
    ap_rst_n,
    imgHelper2_data_empty_n,
    imgHelper3_data_full_n,
    imgHelper2_cols_c_empty_n,
    imgHelper2_rows_c_empty_n,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start,
    if_dout,
    \trunc_ln340_reg_62_reg[15]_0 ,
    imgHelper2_data_dout);
  output \cmp_i_i115_i_reg_903_reg[0] ;
  output dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read;
  output buf_V_1_address11__0;
  output buf_V_0_address1140_out__0;
  output dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready;
  output [0:0]Q;
  output dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read;
  output [7:0]D;
  output [0:0]E;
  output \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input ap_rst_n_inv;
  input ap_rst_n;
  input imgHelper2_data_empty_n;
  input imgHelper3_data_full_n;
  input imgHelper2_cols_c_empty_n;
  input imgHelper2_rows_c_empty_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  input [15:0]if_dout;
  input [15:0]\trunc_ln340_reg_62_reg[15]_0 ;
  input [7:0]imgHelper2_data_dout;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_address1140_out__0;
  wire buf_V_1_address11__0;
  wire \cmp_i_i115_i_reg_903_reg[0] ;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read;
  wire grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  wire grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_18;
  wire \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ;
  wire [15:0]if_dout;
  wire imgHelper2_cols_c_empty_n;
  wire [7:0]imgHelper2_data_dout;
  wire imgHelper2_data_empty_n;
  wire imgHelper2_rows_c_empty_n;
  wire imgHelper3_data_full_n;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [15:0]trunc_ln340_reg_62;
  wire [15:0]\trunc_ln340_reg_62_reg[15]_0 ;
  wire [15:0]trunc_ln341_reg_67;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  colordetect_colordetect_accel_0_0_colordetect_accel_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_45 grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42
       (.D(ap_NS_fsm),
        .DIADI(DIADI),
        .E(E),
        .Q(trunc_ln340_reg_62),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[7]_0 (grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_18),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1140_out__0(buf_V_0_address1140_out__0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .\cmp_i_i115_i_reg_903_reg[0]_0 (\cmp_i_i115_i_reg_903_reg[0] ),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read),
        .dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read),
        .grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .icmp_ln878_fu_532_p2_carry__0_0(trunc_ln341_reg_67),
        .\icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 (\icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ),
        .imgHelper2_cols_c_empty_n(imgHelper2_cols_c_empty_n),
        .imgHelper2_data_dout(imgHelper2_data_dout),
        .imgHelper2_data_empty_n(imgHelper2_data_empty_n),
        .imgHelper2_rows_c_empty_n(imgHelper2_rows_c_empty_n),
        .imgHelper3_data_full_n(imgHelper3_data_full_n),
        .\max_V_15_reg_986_reg[7]_0 (D),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_i_2
       (.I0(Q),
        .I1(imgHelper2_cols_c_empty_n),
        .I2(imgHelper2_rows_c_empty_n),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .O(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_18),
        .Q(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \trunc_ln340_reg_62_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [0]),
        .Q(trunc_ln340_reg_62[0]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [10]),
        .Q(trunc_ln340_reg_62[10]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [11]),
        .Q(trunc_ln340_reg_62[11]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [12]),
        .Q(trunc_ln340_reg_62[12]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [13]),
        .Q(trunc_ln340_reg_62[13]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [14]),
        .Q(trunc_ln340_reg_62[14]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [15]),
        .Q(trunc_ln340_reg_62[15]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [1]),
        .Q(trunc_ln340_reg_62[1]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [2]),
        .Q(trunc_ln340_reg_62[2]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [3]),
        .Q(trunc_ln340_reg_62[3]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [4]),
        .Q(trunc_ln340_reg_62[4]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [5]),
        .Q(trunc_ln340_reg_62[5]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [6]),
        .Q(trunc_ln340_reg_62[6]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [7]),
        .Q(trunc_ln340_reg_62[7]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [8]),
        .Q(trunc_ln340_reg_62[8]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [9]),
        .Q(trunc_ln340_reg_62[9]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[0]),
        .Q(trunc_ln341_reg_67[0]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[10]),
        .Q(trunc_ln341_reg_67[10]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[11]),
        .Q(trunc_ln341_reg_67[11]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[12]),
        .Q(trunc_ln341_reg_67[12]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[13]),
        .Q(trunc_ln341_reg_67[13]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[14]),
        .Q(trunc_ln341_reg_67[14]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[15]),
        .Q(trunc_ln341_reg_67[15]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[1]),
        .Q(trunc_ln341_reg_67[1]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[2]),
        .Q(trunc_ln341_reg_67[2]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[3]),
        .Q(trunc_ln341_reg_67[3]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[4]),
        .Q(trunc_ln341_reg_67[4]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[5]),
        .Q(trunc_ln341_reg_67[5]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[6]),
        .Q(trunc_ln341_reg_67[6]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[7]),
        .Q(trunc_ln341_reg_67[7]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[8]),
        .Q(trunc_ln341_reg_67[8]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[9]),
        .Q(trunc_ln341_reg_67[9]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_dilate_0_0_2160_3840_0_3_3_1_1_s
   (\cmp_i_i115_i_reg_903_reg[0] ,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read,
    buf_V_1_address11__0,
    buf_V_0_address1140_out__0,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready,
    Q,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read,
    D,
    E,
    \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    ap_rst_n_inv,
    ap_rst_n,
    imgHelper3_data_empty_n,
    imgHelper4_data_full_n,
    imgHelper3_cols_c_empty_n,
    imgHelper3_rows_c_empty_n,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    int_ap_idle_reg,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start,
    int_ap_idle_reg_0,
    if_dout,
    \trunc_ln340_reg_62_reg[15]_0 ,
    imgHelper3_data_dout);
  output \cmp_i_i115_i_reg_903_reg[0] ;
  output dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read;
  output buf_V_1_address11__0;
  output buf_V_0_address1140_out__0;
  output dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  output [0:0]Q;
  output dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  output [7:0]D;
  output [0:0]E;
  output \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input ap_rst_n_inv;
  input ap_rst_n;
  input imgHelper3_data_empty_n;
  input imgHelper4_data_full_n;
  input imgHelper3_cols_c_empty_n;
  input imgHelper3_rows_c_empty_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  input int_ap_idle_reg_0;
  input [15:0]if_dout;
  input [15:0]\trunc_ln340_reg_62_reg[15]_0 ;
  input [7:0]imgHelper3_data_dout;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_address1140_out__0;
  wire buf_V_1_address11__0;
  wire \cmp_i_i115_i_reg_903_reg[0] ;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  wire grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_18;
  wire \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ;
  wire [15:0]if_dout;
  wire imgHelper3_cols_c_empty_n;
  wire [7:0]imgHelper3_data_dout;
  wire imgHelper3_data_empty_n;
  wire imgHelper3_rows_c_empty_n;
  wire imgHelper4_data_full_n;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [15:0]trunc_ln340_reg_62;
  wire [15:0]\trunc_ln340_reg_62_reg[15]_0 ;
  wire [15:0]trunc_ln341_reg_67;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  colordetect_colordetect_accel_0_0_colordetect_accel_xfdilate_2160_3840_1_0_1_0_3841_3_3_s grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42
       (.D(ap_NS_fsm),
        .DIADI(DIADI),
        .E(E),
        .Q(trunc_ln340_reg_62),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[7]_0 (grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_18),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1140_out__0(buf_V_0_address1140_out__0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .\cmp_i_i115_i_reg_903_reg[0]_0 (\cmp_i_i115_i_reg_903_reg[0] ),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read),
        .dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .icmp_ln878_fu_532_p2_carry__0_0(trunc_ln341_reg_67),
        .\icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 (\icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ),
        .imgHelper3_cols_c_empty_n(imgHelper3_cols_c_empty_n),
        .imgHelper3_data_dout(imgHelper3_data_dout),
        .imgHelper3_data_empty_n(imgHelper3_data_empty_n),
        .imgHelper3_rows_c_empty_n(imgHelper3_rows_c_empty_n),
        .imgHelper4_data_full_n(imgHelper4_data_full_n),
        .\max_V_15_reg_986_reg[7]_0 (D),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_i_2__0
       (.I0(Q),
        .I1(imgHelper3_cols_c_empty_n),
        .I2(imgHelper3_rows_c_empty_n),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .O(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_18),
        .Q(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    int_ap_idle_i_2
       (.I0(Q),
        .I1(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I2(int_ap_idle_reg),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \trunc_ln340_reg_62_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [0]),
        .Q(trunc_ln340_reg_62[0]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [10]),
        .Q(trunc_ln340_reg_62[10]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [11]),
        .Q(trunc_ln340_reg_62[11]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [12]),
        .Q(trunc_ln340_reg_62[12]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [13]),
        .Q(trunc_ln340_reg_62[13]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [14]),
        .Q(trunc_ln340_reg_62[14]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [15]),
        .Q(trunc_ln340_reg_62[15]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [1]),
        .Q(trunc_ln340_reg_62[1]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [2]),
        .Q(trunc_ln340_reg_62[2]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [3]),
        .Q(trunc_ln340_reg_62[3]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [4]),
        .Q(trunc_ln340_reg_62[4]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [5]),
        .Q(trunc_ln340_reg_62[5]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [6]),
        .Q(trunc_ln340_reg_62[6]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [7]),
        .Q(trunc_ln340_reg_62[7]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [8]),
        .Q(trunc_ln340_reg_62[8]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_62_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln340_reg_62_reg[15]_0 [9]),
        .Q(trunc_ln340_reg_62[9]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[0]),
        .Q(trunc_ln341_reg_67[0]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[10]),
        .Q(trunc_ln341_reg_67[10]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[11]),
        .Q(trunc_ln341_reg_67[11]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[12]),
        .Q(trunc_ln341_reg_67[12]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[13]),
        .Q(trunc_ln341_reg_67[13]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[14]),
        .Q(trunc_ln341_reg_67[14]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[15]),
        .Q(trunc_ln341_reg_67[15]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[1]),
        .Q(trunc_ln341_reg_67[1]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[2]),
        .Q(trunc_ln341_reg_67[2]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[3]),
        .Q(trunc_ln341_reg_67[3]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[4]),
        .Q(trunc_ln341_reg_67[4]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[5]),
        .Q(trunc_ln341_reg_67[5]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[6]),
        .Q(trunc_ln341_reg_67[6]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[7]),
        .Q(trunc_ln341_reg_67[7]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[8]),
        .Q(trunc_ln341_reg_67[8]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_67_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(if_dout[9]),
        .Q(trunc_ln341_reg_67[9]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_erode_0_0_2160_3840_0_3_3_1_1_11
   (\cmp_i_i127_i_reg_903_reg[0] ,
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read,
    Q,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready,
    \max_V_7_reg_986_reg[0] ,
    \max_V_7_reg_986_reg[1] ,
    \max_V_7_reg_986_reg[2] ,
    \max_V_7_reg_986_reg[3] ,
    \max_V_7_reg_986_reg[4] ,
    \max_V_7_reg_986_reg[5] ,
    \max_V_7_reg_986_reg[6] ,
    \max_V_7_reg_986_reg[7] ,
    shiftReg_ce,
    \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ,
    mOutPtr110_out,
    \src_buf_V_2_0_reg_424_reg[7] ,
    ap_clk,
    DIADI,
    ap_rst_n_inv,
    ap_rst_n,
    imgHelper1_data_empty_n,
    imgHelper2_data_full_n,
    imgHelper1_data_dout,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start,
    imgHelper1_rows_c_empty_n,
    imgHelper1_cols_c_empty_n,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n,
    if_dout,
    \trunc_ln344_reg_62_reg[15]_0 );
  output \cmp_i_i127_i_reg_903_reg[0] ;
  output [0:0]grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0;
  output erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read;
  output [1:0]Q;
  output erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read;
  output erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready;
  output \max_V_7_reg_986_reg[0] ;
  output \max_V_7_reg_986_reg[1] ;
  output \max_V_7_reg_986_reg[2] ;
  output \max_V_7_reg_986_reg[3] ;
  output \max_V_7_reg_986_reg[4] ;
  output \max_V_7_reg_986_reg[5] ;
  output \max_V_7_reg_986_reg[6] ;
  output \max_V_7_reg_986_reg[7] ;
  output shiftReg_ce;
  output \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ;
  output mOutPtr110_out;
  output \src_buf_V_2_0_reg_424_reg[7] ;
  input ap_clk;
  input [0:0]DIADI;
  input ap_rst_n_inv;
  input ap_rst_n;
  input imgHelper1_data_empty_n;
  input imgHelper2_data_full_n;
  input [0:0]imgHelper1_data_dout;
  input erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  input imgHelper1_rows_c_empty_n;
  input imgHelper1_cols_c_empty_n;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n;
  input [15:0]if_dout;
  input [15:0]\trunc_ln344_reg_62_reg[15]_0 ;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [0:0]DIADI;
  wire [1:0]Q;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \cmp_i_i127_i_reg_903_reg[0] ;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read;
  wire grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  wire [0:0]grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0;
  wire grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_17;
  wire \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ;
  wire [15:0]if_dout;
  wire imgHelper1_cols_c_empty_n;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_rows_c_empty_n;
  wire imgHelper2_data_full_n;
  wire mOutPtr110_out;
  wire \max_V_7_reg_986_reg[0] ;
  wire \max_V_7_reg_986_reg[1] ;
  wire \max_V_7_reg_986_reg[2] ;
  wire \max_V_7_reg_986_reg[3] ;
  wire \max_V_7_reg_986_reg[4] ;
  wire \max_V_7_reg_986_reg[5] ;
  wire \max_V_7_reg_986_reg[6] ;
  wire \max_V_7_reg_986_reg[7] ;
  wire shiftReg_ce;
  wire \src_buf_V_2_0_reg_424_reg[7] ;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n;
  wire [15:0]trunc_ln344_reg_62;
  wire [15:0]\trunc_ln344_reg_62_reg[15]_0 ;
  wire [15:0]trunc_ln345_reg_67;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(Q[0]),
        .I1(imgHelper1_cols_c_empty_n),
        .I2(imgHelper1_rows_c_empty_n),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .O(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_32 grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .D(ap_NS_fsm),
        .DIADI(DIADI),
        .Q(trunc_ln344_reg_62),
        .\ap_CS_fsm_reg[0]_0 (Q),
        .\ap_CS_fsm_reg[7]_0 (grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i127_i_reg_903_reg[0]_0 (\cmp_i_i127_i_reg_903_reg[0] ),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read(erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read),
        .erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0),
        .icmp_ln878_fu_532_p2_carry__0_0(trunc_ln345_reg_67),
        .\icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 (\icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ),
        .imgHelper1_cols_c_empty_n(imgHelper1_cols_c_empty_n),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper1_rows_c_empty_n(imgHelper1_rows_c_empty_n),
        .imgHelper2_data_full_n(imgHelper2_data_full_n),
        .mOutPtr110_out(mOutPtr110_out),
        .\max_V_7_reg_986_reg[0]_0 (\max_V_7_reg_986_reg[0] ),
        .\max_V_7_reg_986_reg[1]_0 (\max_V_7_reg_986_reg[1] ),
        .\max_V_7_reg_986_reg[2]_0 (\max_V_7_reg_986_reg[2] ),
        .\max_V_7_reg_986_reg[3]_0 (\max_V_7_reg_986_reg[3] ),
        .\max_V_7_reg_986_reg[4]_0 (\max_V_7_reg_986_reg[4] ),
        .\max_V_7_reg_986_reg[5]_0 (\max_V_7_reg_986_reg[5] ),
        .\max_V_7_reg_986_reg[6]_0 (\max_V_7_reg_986_reg[6] ),
        .\max_V_7_reg_986_reg[7]_0 (\max_V_7_reg_986_reg[7] ),
        .shiftReg_ce(shiftReg_ce),
        .\src_buf_V_2_0_reg_424_reg[7]_0 (\src_buf_V_2_0_reg_424_reg[7] ),
        .start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_17),
        .Q(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \trunc_ln344_reg_62_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [0]),
        .Q(trunc_ln344_reg_62[0]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [10]),
        .Q(trunc_ln344_reg_62[10]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [11]),
        .Q(trunc_ln344_reg_62[11]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [12]),
        .Q(trunc_ln344_reg_62[12]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [13]),
        .Q(trunc_ln344_reg_62[13]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [14]),
        .Q(trunc_ln344_reg_62[14]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [15]),
        .Q(trunc_ln344_reg_62[15]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [1]),
        .Q(trunc_ln344_reg_62[1]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [2]),
        .Q(trunc_ln344_reg_62[2]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [3]),
        .Q(trunc_ln344_reg_62[3]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [4]),
        .Q(trunc_ln344_reg_62[4]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [5]),
        .Q(trunc_ln344_reg_62[5]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [6]),
        .Q(trunc_ln344_reg_62[6]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [7]),
        .Q(trunc_ln344_reg_62[7]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [8]),
        .Q(trunc_ln344_reg_62[8]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [9]),
        .Q(trunc_ln344_reg_62[9]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[0]),
        .Q(trunc_ln345_reg_67[0]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[10]),
        .Q(trunc_ln345_reg_67[10]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[11]),
        .Q(trunc_ln345_reg_67[11]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[12]),
        .Q(trunc_ln345_reg_67[12]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[13]),
        .Q(trunc_ln345_reg_67[13]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[14]),
        .Q(trunc_ln345_reg_67[14]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[15]),
        .Q(trunc_ln345_reg_67[15]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[1]),
        .Q(trunc_ln345_reg_67[1]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[2]),
        .Q(trunc_ln345_reg_67[2]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[3]),
        .Q(trunc_ln345_reg_67[3]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[4]),
        .Q(trunc_ln345_reg_67[4]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[5]),
        .Q(trunc_ln345_reg_67[5]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[6]),
        .Q(trunc_ln345_reg_67[6]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[7]),
        .Q(trunc_ln345_reg_67[7]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[8]),
        .Q(trunc_ln345_reg_67[8]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[9]),
        .Q(trunc_ln345_reg_67[9]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_erode_0_0_2160_3840_0_3_3_1_1_s
   (icmp_ln878_4_reg_926,
    \cmp_i_i127_i_reg_903_reg[0] ,
    icmp_ln878_5_reg_930,
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0,
    erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read,
    Q,
    buf_V_1_address11__0,
    \ap_CS_fsm_reg[5] ,
    buf_V_0_address1139_out__0,
    erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read,
    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready,
    D,
    E,
    \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ,
    mOutPtr110_out,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    ap_rst_n_inv,
    ap_rst_n,
    imgHelper4_data_empty_n,
    imgOutput_data_full_n,
    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    imgHelper4_rows_c_empty_n,
    imgHelper4_cols_c_empty_n,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n,
    if_dout,
    \trunc_ln344_reg_62_reg[15]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0] );
  output icmp_ln878_4_reg_926;
  output \cmp_i_i127_i_reg_903_reg[0] ;
  output icmp_ln878_5_reg_930;
  output [0:0]grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0;
  output erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read;
  output [1:0]Q;
  output buf_V_1_address11__0;
  output \ap_CS_fsm_reg[5] ;
  output buf_V_0_address1139_out__0;
  output erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  output erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  output [7:0]D;
  output [0:0]E;
  output \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ;
  output mOutPtr110_out;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input ap_rst_n_inv;
  input ap_rst_n;
  input imgHelper4_data_empty_n;
  input imgOutput_data_full_n;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input imgHelper4_rows_c_empty_n;
  input imgHelper4_cols_c_empty_n;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  input [15:0]if_dout;
  input [15:0]\trunc_ln344_reg_62_reg[15]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0] ;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_address1139_out__0;
  wire buf_V_1_address11__0;
  wire \cmp_i_i127_i_reg_903_reg[0] ;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  wire [0:0]grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0;
  wire grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_22;
  wire icmp_ln878_4_reg_926;
  wire icmp_ln878_5_reg_930;
  wire \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ;
  wire [15:0]if_dout;
  wire imgHelper4_cols_c_empty_n;
  wire imgHelper4_data_empty_n;
  wire imgHelper4_rows_c_empty_n;
  wire imgOutput_data_full_n;
  wire mOutPtr110_out;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  wire [15:0]trunc_ln344_reg_62;
  wire [15:0]\trunc_ln344_reg_62_reg[15]_0 ;
  wire [15:0]trunc_ln345_reg_67;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(Q[0]),
        .I1(imgHelper4_cols_c_empty_n),
        .I2(imgHelper4_rows_c_empty_n),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .O(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .D(ap_NS_fsm),
        .DIADI(DIADI),
        .E(E),
        .Q(trunc_ln344_reg_62),
        .\ap_CS_fsm_reg[0]_0 (Q),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[7]_0 (grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_22),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1139_out__0(buf_V_0_address1139_out__0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .\cmp_i_i127_i_reg_903_reg[0]_0 (\cmp_i_i127_i_reg_903_reg[0] ),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read),
        .erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg_0),
        .\icmp_ln878_4_reg_926_reg[0]_0 (icmp_ln878_4_reg_926),
        .\icmp_ln878_5_reg_930_reg[0]_0 (icmp_ln878_5_reg_930),
        .icmp_ln878_fu_532_p2_carry__0_0(trunc_ln345_reg_67),
        .\icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 (\icmp_ln882_reg_954_pp3_iter4_reg_reg[0] ),
        .imgHelper4_cols_c_empty_n(imgHelper4_cols_c_empty_n),
        .imgHelper4_data_empty_n(imgHelper4_data_empty_n),
        .imgHelper4_rows_c_empty_n(imgHelper4_rows_c_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .mOutPtr110_out(mOutPtr110_out),
        .\max_V_7_reg_986_reg[7]_0 (D),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_n_22),
        .Q(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \trunc_ln344_reg_62_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [0]),
        .Q(trunc_ln344_reg_62[0]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [10]),
        .Q(trunc_ln344_reg_62[10]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [11]),
        .Q(trunc_ln344_reg_62[11]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [12]),
        .Q(trunc_ln344_reg_62[12]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [13]),
        .Q(trunc_ln344_reg_62[13]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [14]),
        .Q(trunc_ln344_reg_62[14]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [15]),
        .Q(trunc_ln344_reg_62[15]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [1]),
        .Q(trunc_ln344_reg_62[1]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [2]),
        .Q(trunc_ln344_reg_62[2]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [3]),
        .Q(trunc_ln344_reg_62[3]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [4]),
        .Q(trunc_ln344_reg_62[4]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [5]),
        .Q(trunc_ln344_reg_62[5]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [6]),
        .Q(trunc_ln344_reg_62[6]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [7]),
        .Q(trunc_ln344_reg_62[7]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [8]),
        .Q(trunc_ln344_reg_62[8]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_62_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln344_reg_62_reg[15]_0 [9]),
        .Q(trunc_ln344_reg_62[9]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[0]),
        .Q(trunc_ln345_reg_67[0]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[10]),
        .Q(trunc_ln345_reg_67[10]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[11]),
        .Q(trunc_ln345_reg_67[11]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[12]),
        .Q(trunc_ln345_reg_67[12]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[13]),
        .Q(trunc_ln345_reg_67[13]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[14]),
        .Q(trunc_ln345_reg_67[14]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[15]),
        .Q(trunc_ln345_reg_67[15]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[1]),
        .Q(trunc_ln345_reg_67[1]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[2]),
        .Q(trunc_ln345_reg_67[2]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[3]),
        .Q(trunc_ln345_reg_67[3]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[4]),
        .Q(trunc_ln345_reg_67[4]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[5]),
        .Q(trunc_ln345_reg_67[5]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[6]),
        .Q(trunc_ln345_reg_67[6]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[7]),
        .Q(trunc_ln345_reg_67[7]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[8]),
        .Q(trunc_ln345_reg_67[8]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_67_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(if_dout[9]),
        .Q(trunc_ln345_reg_67[9]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S
   (img_height_loc_i_channel_full_n,
    img_height_loc_i_channel_empty_n,
    ap_rst_n_0,
    A,
    ap_clk,
    ap_rst_n,
    ap_sync_reg_channel_write_img_height_loc_i_channel,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    img_width_loc_i_channel_full_n,
    internal_full_n_reg_0,
    Q,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    D);
  output img_height_loc_i_channel_full_n;
  output img_height_loc_i_channel_empty_n;
  output ap_rst_n_0;
  output [15:0]A;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_reg_channel_write_img_height_loc_i_channel;
  input ap_done_reg_reg;
  input ap_done_reg_reg_0;
  input img_width_loc_i_channel_full_n;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input [15:0]D;

  wire [15:0]A;
  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire img_height_loc_i_channel_empty_n;
  wire img_height_loc_i_channel_full_n;
  wire img_width_loc_i_channel_full_n;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_full_n_i_1__3_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_shiftReg_83 U_colordetect_accel_fifo_w16_d2_S_ram
       (.A(A),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (img_height_loc_i_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_img_height_loc_i_channel(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .p_reg_reg(\mOutPtr_reg_n_3_[1] ),
        .p_reg_reg_0(\mOutPtr_reg_n_3_[0] ),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000202000002AA)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(img_height_loc_i_channel_full_n),
        .I2(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I3(ap_done_reg_reg),
        .I4(ap_done_reg_reg_0),
        .I5(img_width_loc_i_channel_full_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(img_height_loc_i_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(img_height_loc_i_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__3
       (.I0(img_height_loc_i_channel_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(img_height_loc_i_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(img_height_loc_i_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(img_height_loc_i_channel_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_61
   (img_width_loc_i_channel_full_n,
    img_width_loc_i_channel_empty_n,
    internal_empty_n_reg_0,
    B,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    Q,
    \SRL_SIG_reg[0][15] ,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    low_th_2_2_empty_n,
    high_th_0_1_empty_n,
    low_th_1_1_empty_n,
    high_th_0_0_empty_n,
    p_reg_reg,
    low_th_0_1_empty_n,
    img_height_loc_i_channel_empty_n,
    low_th_0_0_empty_n,
    \mOutPtr_reg[1]_0 ,
    D);
  output img_width_loc_i_channel_full_n;
  output img_width_loc_i_channel_empty_n;
  output internal_empty_n_reg_0;
  output [15:0]B;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input \SRL_SIG_reg[0][15] ;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input low_th_2_2_empty_n;
  input high_th_0_1_empty_n;
  input low_th_1_1_empty_n;
  input high_th_0_0_empty_n;
  input p_reg_reg;
  input low_th_0_1_empty_n;
  input img_height_loc_i_channel_empty_n;
  input low_th_0_0_empty_n;
  input \mOutPtr_reg[1]_0 ;
  input [15:0]D;

  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][15] ;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire high_th_0_0_empty_n;
  wire high_th_0_1_empty_n;
  wire img_height_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_full_n;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_0_empty_n;
  wire low_th_0_1_empty_n;
  wire low_th_1_1_empty_n;
  wire low_th_2_2_empty_n;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_reg_reg;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_shiftReg_82 U_colordetect_accel_fifo_w16_d2_S_ram
       (.B(B),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .img_width_loc_i_channel_full_n(img_width_loc_i_channel_full_n),
        .p_reg_reg(\mOutPtr_reg_n_3_[1] ),
        .p_reg_reg_0(\mOutPtr_reg_n_3_[0] ),
        .p_src_mat_cols_c_i_empty_n(p_src_mat_cols_c_i_empty_n),
        .p_src_mat_rows_c_i_empty_n(p_src_mat_rows_c_i_empty_n),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_4_n_3 ),
        .I1(low_th_2_2_empty_n),
        .I2(high_th_0_1_empty_n),
        .I3(low_th_1_1_empty_n),
        .I4(high_th_0_0_empty_n),
        .I5(p_reg_reg),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(img_width_loc_i_channel_empty_n),
        .I1(low_th_0_1_empty_n),
        .I2(img_height_loc_i_channel_empty_n),
        .I3(low_th_0_0_empty_n),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(img_width_loc_i_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(img_width_loc_i_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__2
       (.I0(img_width_loc_i_channel_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(img_width_loc_i_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(img_width_loc_i_channel_empty_n),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(img_width_loc_i_channel_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_71
   (p_src_mat_cols_c_i_full_n,
    p_src_mat_cols_c_i_empty_n,
    internal_full_n_reg_0,
    D,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15] ,
    ap_clk,
    rgb2hsv_rows_c_empty_n,
    p_src_mat_rows_c_i_full_n,
    rgb2hsv_cols_c_empty_n,
    start_once_reg_reg,
    start_once_reg,
    E,
    \SRL_SIG_reg[0][15]_0 ,
    ap_rst_n,
    ap_return_1_preg,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][15]_1 );
  output p_src_mat_cols_c_i_full_n;
  output p_src_mat_cols_c_i_empty_n;
  output internal_full_n_reg_0;
  output [15:0]D;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15] ;
  input ap_clk;
  input rgb2hsv_rows_c_empty_n;
  input p_src_mat_rows_c_i_full_n;
  input rgb2hsv_cols_c_empty_n;
  input start_once_reg_reg;
  input start_once_reg;
  input [0:0]E;
  input \SRL_SIG_reg[0][15]_0 ;
  input ap_rst_n;
  input [15:0]ap_return_1_preg;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;

  wire [15:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire ap_clk;
  wire [15:0]ap_return_1_preg;
  wire ap_rst_n;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_cols_c_i_full_n;
  wire p_src_mat_rows_c_i_full_n;
  wire rgb2hsv_cols_c_empty_n;
  wire rgb2hsv_rows_c_empty_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_shiftReg_73 U_colordetect_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15]_1 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_return_1_preg(ap_return_1_preg));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\SRL_SIG_reg[0][15]_0 ),
        .I3(E),
        .I4(p_src_mat_cols_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(p_src_mat_cols_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_src_mat_cols_c_i_full_n),
        .I3(E),
        .I4(\SRL_SIG_reg[0][15]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(p_src_mat_cols_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(E),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF0000)) 
    start_once_reg_i_1__1
       (.I0(p_src_mat_cols_c_i_full_n),
        .I1(rgb2hsv_rows_c_empty_n),
        .I2(p_src_mat_rows_c_i_full_n),
        .I3(rgb2hsv_cols_c_empty_n),
        .I4(start_once_reg_reg),
        .I5(start_once_reg),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_72
   (p_src_mat_rows_c_i_full_n,
    p_src_mat_rows_c_i_empty_n,
    ap_rst_n_0,
    internal_empty_n_reg_0,
    ap_rst_n_1,
    D,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15] ,
    ap_clk,
    ap_rst_n,
    img_width_loc_i_channel_full_n,
    ap_sync_reg_channel_write_img_width_loc_i_channel_reg,
    ap_sync_reg_channel_write_img_height_loc_i_channel,
    img_height_loc_i_channel_full_n,
    E,
    \SRL_SIG_reg[0][15]_0 ,
    ap_return_0_preg,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][15]_1 );
  output p_src_mat_rows_c_i_full_n;
  output p_src_mat_rows_c_i_empty_n;
  output ap_rst_n_0;
  output internal_empty_n_reg_0;
  output ap_rst_n_1;
  output [15:0]D;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15] ;
  input ap_clk;
  input ap_rst_n;
  input img_width_loc_i_channel_full_n;
  input ap_sync_reg_channel_write_img_width_loc_i_channel_reg;
  input ap_sync_reg_channel_write_img_height_loc_i_channel;
  input img_height_loc_i_channel_full_n;
  input [0:0]E;
  input \SRL_SIG_reg[0][15]_0 ;
  input [15:0]ap_return_0_preg;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;

  wire [15:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [15:0]ap_return_0_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire ap_sync_reg_channel_write_img_width_loc_i_channel_reg;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire img_height_loc_i_channel_full_n;
  wire img_width_loc_i_channel_full_n;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_3;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire p_src_mat_rows_c_i_full_n;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_shiftReg U_colordetect_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15]_1 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_return_0_preg(ap_return_0_preg));
  LUT4 #(
    .INIT(16'h007F)) 
    ap_done_reg_i_2
       (.I0(p_src_mat_rows_c_i_empty_n),
        .I1(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I2(p_src_mat_cols_c_i_empty_n),
        .I3(ap_done_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h888C0004888C0000)) 
    ap_sync_reg_channel_write_img_height_loc_i_channel_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(img_width_loc_i_channel_full_n),
        .I3(ap_sync_reg_channel_write_img_width_loc_i_channel_reg),
        .I4(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I5(img_height_loc_i_channel_full_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h880088008800CC40)) 
    ap_sync_reg_channel_write_img_width_loc_i_channel_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(img_width_loc_i_channel_full_n),
        .I3(ap_sync_reg_channel_write_img_width_loc_i_channel_reg),
        .I4(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I5(img_height_loc_i_channel_full_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\SRL_SIG_reg[0][15]_0 ),
        .I3(E),
        .I4(p_src_mat_rows_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(p_src_mat_rows_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_src_mat_rows_c_i_full_n),
        .I3(E),
        .I4(\SRL_SIG_reg[0][15]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(p_src_mat_rows_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(E),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_shiftReg
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    Q,
    \SRL_SIG_reg[0][15]_1 ,
    ap_return_0_preg,
    E,
    \SRL_SIG_reg[0][15]_2 ,
    ap_clk);
  output [15:0]D;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_0 ;
  input [1:0]Q;
  input \SRL_SIG_reg[0][15]_1 ;
  input [15:0]ap_return_0_preg;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_2 ;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0][15]_2 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_1 ;
  wire [15:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [15:0]ap_return_0_preg;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [0]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [10]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [11]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [12]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [13]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [14]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][15]_i_2__1 
       (.I0(\SRL_SIG_reg[0]_1 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [15]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [1]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [2]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [3]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [4]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [5]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [6]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [7]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [8]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_1 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [9]),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_0_preg[9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [10]),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [11]),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [12]),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [13]),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [14]),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[15]_i_2 
       (.I0(\SRL_SIG_reg[0]_1 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [15]),
        .O(\SRL_SIG_reg[0][15]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [2]),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [3]),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [4]),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [5]),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [6]),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [7]),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [8]),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_0_preg[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_1 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_2 [9]),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_shiftReg_73
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    Q,
    \SRL_SIG_reg[0][15]_1 ,
    ap_return_1_preg,
    E,
    \SRL_SIG_reg[0][15]_2 ,
    ap_clk);
  output [15:0]D;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_0 ;
  input [1:0]Q;
  input \SRL_SIG_reg[0][15]_1 ;
  input [15:0]ap_return_1_preg;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_2 ;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0][15]_2 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire [15:0]ap_return_1_preg;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(ap_return_1_preg[9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_2 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[10]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[11]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[12]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[13]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[14]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[15]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][15]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[8]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_1_preg[9]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_shiftReg_82
   (shiftReg_ce,
    B,
    \SRL_SIG_reg[0][15]_0 ,
    img_width_loc_i_channel_full_n,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    p_reg_reg,
    p_reg_reg_0,
    D,
    ap_clk);
  output shiftReg_ce;
  output [15:0]B;
  input \SRL_SIG_reg[0][15]_0 ;
  input img_width_loc_i_channel_full_n;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input p_reg_reg;
  input p_reg_reg_0;
  input [15:0]D;
  input ap_clk;

  wire [15:0]B;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire img_width_loc_i_channel_full_n;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h4444444440000000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(img_width_loc_i_channel_full_n),
        .I2(p_src_mat_rows_c_i_empty_n),
        .I3(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I4(p_src_mat_cols_c_i_empty_n),
        .I5(ap_done_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__1
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__1
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__0
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__1
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__1
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__1
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__0
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__1
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(B[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__0
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(B[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__1
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(B[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__1
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(B[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__1
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__1
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__1
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__1
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(B[8]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w16_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w16_d2_S_shiftReg_83
   (shiftReg_ce,
    A,
    ap_sync_reg_channel_write_img_height_loc_i_channel,
    \SRL_SIG_reg[0][15]_0 ,
    p_src_mat_rows_c_i_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    p_reg_reg,
    p_reg_reg_0,
    D,
    ap_clk);
  output shiftReg_ce;
  output [15:0]A;
  input ap_sync_reg_channel_write_img_height_loc_i_channel;
  input \SRL_SIG_reg[0][15]_0 ;
  input p_src_mat_rows_c_i_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input p_reg_reg;
  input p_reg_reg_0;
  input [15:0]D;
  input ap_clk;

  wire [15:0]A;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_img_height_loc_i_channel;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h4444444440000000)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(ap_sync_reg_channel_write_img_height_loc_i_channel),
        .I1(\SRL_SIG_reg[0][15]_0 ),
        .I2(p_src_mat_rows_c_i_empty_n),
        .I3(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I4(p_src_mat_cols_c_i_empty_n),
        .I5(ap_done_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18__0
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19__0
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_20__0
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_21__0
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_22__0
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_23__0
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_24__0
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_25__0
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_26__0
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_27__0
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_28__0
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_29__0
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_30__0
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_31__0
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_32__0
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_33
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(A[0]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w24_d2_S
   (imgInput_data_full_n,
    imgInput_data_empty_n,
    imgInput_data_dout,
    ap_clk,
    ap_rst_n,
    bgr2hsv_9_2160_3840_1_U0_imgInput_499_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output imgInput_data_full_n;
  output imgInput_data_empty_n;
  output [23:0]imgInput_data_dout;
  input ap_clk;
  input ap_rst_n;
  input bgr2hsv_9_2160_3840_1_U0_imgInput_499_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bgr2hsv_9_2160_3840_1_U0_imgInput_499_read;
  wire [23:0]imgInput_data_dout;
  wire imgInput_data_empty_n;
  wire imgInput_data_full_n;
  wire internal_empty_n_i_1__34_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__34_n_3;
  wire \mOutPtr[0]_i_1__13_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w24_d2_S_shiftReg_17 U_colordetect_accel_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\b_V_reg_677_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\b_V_reg_677_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .imgInput_data_dout(imgInput_data_dout));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__34
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgInput_data_empty_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_imgInput_499_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__34_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_3),
        .Q(imgInput_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n),
        .I1(imgInput_data_full_n),
        .I2(ap_rst_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_imgInput_499_read),
        .I4(imgInput_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__34_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__30
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_3),
        .Q(imgInput_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__13 
       (.I0(imgInput_data_empty_n),
        .I1(bgr2hsv_9_2160_3840_1_U0_imgInput_499_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(bgr2hsv_9_2160_3840_1_U0_imgInput_499_read),
        .I3(imgInput_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w24_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w24_d2_S_12
   (\mOutPtr_reg[0]_0 ,
    rgb2hsv_data_full_n,
    rgb2hsv_data_empty_n,
    S,
    DI,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[1][22]_1 ,
    \SRL_SIG_reg[0][22]_1 ,
    \SRL_SIG_reg[1][22]_2 ,
    \SRL_SIG_reg[0][22]_2 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[0][6]_1 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[1][6]_2 ,
    \SRL_SIG_reg[0][6]_2 ,
    \SRL_SIG_reg[1][14]_1 ,
    \SRL_SIG_reg[0][14]_1 ,
    \SRL_SIG_reg[1][14]_2 ,
    \SRL_SIG_reg[0][14]_2 ,
    \SRL_SIG_reg[1][6]_3 ,
    \SRL_SIG_reg[0][6]_3 ,
    \SRL_SIG_reg[1][22]_3 ,
    \SRL_SIG_reg[0][22]_3 ,
    \SRL_SIG_reg[1][22]_4 ,
    \SRL_SIG_reg[0][22]_4 ,
    \SRL_SIG_reg[1][14]_3 ,
    \SRL_SIG_reg[0][14]_3 ,
    \SRL_SIG_reg[1][6]_4 ,
    \SRL_SIG_reg[0][6]_4 ,
    and_ln1348_1_fu_373_p2,
    and_ln1348_3_fu_469_p2,
    and_ln1348_5_fu_565_p2,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    icmp_ln56_2_fu_316_p2_carry,
    out,
    icmp_ln56_3_fu_338_p2_carry,
    icmp_ln890_1_fu_327_p2_carry,
    icmp_ln890_fu_305_p2_carry,
    icmp_ln56_1_fu_294_p2_carry,
    icmp_ln56_7_fu_434_p2_carry,
    icmp_ln890_3_fu_423_p2_carry,
    icmp_ln56_4_fu_379_p2_carry,
    icmp_ln56_6_fu_412_p2_carry,
    icmp_ln56_5_fu_390_p2_carry,
    icmp_ln890_2_fu_401_p2_carry,
    icmp_ln56_10_fu_508_p2_carry,
    icmp_ln56_8_fu_475_p2_carry,
    icmp_ln56_11_fu_530_p2_carry,
    icmp_ln890_5_fu_519_p2_carry,
    icmp_ln890_4_fu_497_p2_carry,
    icmp_ln56_9_fu_486_p2_carry,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    \and_ln1348_1_reg_709_reg[0] ,
    \and_ln1348_1_reg_709_reg[0]_0 ,
    \and_ln1348_1_reg_709_reg[0]_1 ,
    CO,
    \and_ln1348_1_reg_709_reg[0]_2 ,
    \and_ln1348_1_reg_709_reg[0]_3 ,
    \and_ln1348_3_reg_714_reg[0] ,
    \and_ln1348_3_reg_714_reg[0]_0 ,
    \and_ln1348_3_reg_714_reg[0]_1 ,
    \and_ln1348_3_reg_714_reg[0]_2 ,
    \and_ln1348_3_reg_714_reg[0]_3 ,
    \and_ln1348_3_reg_714_reg[0]_4 ,
    \and_ln1348_5_reg_719_reg[0] ,
    \and_ln1348_5_reg_719_reg[0]_0 ,
    \and_ln1348_5_reg_719_reg[0]_1 ,
    \and_ln1348_5_reg_719_reg[0]_2 ,
    \and_ln1348_5_reg_719_reg[0]_3 ,
    \and_ln1348_5_reg_719_reg[0]_4 ,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output rgb2hsv_data_full_n;
  output rgb2hsv_data_empty_n;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[1][6] ;
  output [3:0]\SRL_SIG_reg[0][6] ;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]\SRL_SIG_reg[0][22] ;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][22]_0 ;
  output [3:0]\SRL_SIG_reg[1][14] ;
  output [3:0]\SRL_SIG_reg[0][14] ;
  output [3:0]\SRL_SIG_reg[1][6]_0 ;
  output [3:0]\SRL_SIG_reg[0][6]_0 ;
  output [3:0]\SRL_SIG_reg[1][22]_1 ;
  output [3:0]\SRL_SIG_reg[0][22]_1 ;
  output [3:0]\SRL_SIG_reg[1][22]_2 ;
  output [3:0]\SRL_SIG_reg[0][22]_2 ;
  output [3:0]\SRL_SIG_reg[1][6]_1 ;
  output [3:0]\SRL_SIG_reg[0][6]_1 ;
  output [3:0]\SRL_SIG_reg[1][14]_0 ;
  output [3:0]\SRL_SIG_reg[0][14]_0 ;
  output [3:0]\SRL_SIG_reg[1][6]_2 ;
  output [3:0]\SRL_SIG_reg[0][6]_2 ;
  output [3:0]\SRL_SIG_reg[1][14]_1 ;
  output [3:0]\SRL_SIG_reg[0][14]_1 ;
  output [3:0]\SRL_SIG_reg[1][14]_2 ;
  output [3:0]\SRL_SIG_reg[0][14]_2 ;
  output [3:0]\SRL_SIG_reg[1][6]_3 ;
  output [3:0]\SRL_SIG_reg[0][6]_3 ;
  output [3:0]\SRL_SIG_reg[1][22]_3 ;
  output [3:0]\SRL_SIG_reg[0][22]_3 ;
  output [3:0]\SRL_SIG_reg[1][22]_4 ;
  output [3:0]\SRL_SIG_reg[0][22]_4 ;
  output [3:0]\SRL_SIG_reg[1][14]_3 ;
  output [3:0]\SRL_SIG_reg[0][14]_3 ;
  output [3:0]\SRL_SIG_reg[1][6]_4 ;
  output [3:0]\SRL_SIG_reg[0][6]_4 ;
  output and_ln1348_1_fu_373_p2;
  output and_ln1348_3_fu_469_p2;
  output and_ln1348_5_fu_565_p2;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [7:0]icmp_ln56_2_fu_316_p2_carry;
  input [7:0]out;
  input [7:0]icmp_ln56_3_fu_338_p2_carry;
  input [7:0]icmp_ln890_1_fu_327_p2_carry;
  input [7:0]icmp_ln890_fu_305_p2_carry;
  input [7:0]icmp_ln56_1_fu_294_p2_carry;
  input [7:0]icmp_ln56_7_fu_434_p2_carry;
  input [7:0]icmp_ln890_3_fu_423_p2_carry;
  input [7:0]icmp_ln56_4_fu_379_p2_carry;
  input [7:0]icmp_ln56_6_fu_412_p2_carry;
  input [7:0]icmp_ln56_5_fu_390_p2_carry;
  input [7:0]icmp_ln890_2_fu_401_p2_carry;
  input [7:0]icmp_ln56_10_fu_508_p2_carry;
  input [7:0]icmp_ln56_8_fu_475_p2_carry;
  input [7:0]icmp_ln56_11_fu_530_p2_carry;
  input [7:0]icmp_ln890_5_fu_519_p2_carry;
  input [7:0]icmp_ln890_4_fu_497_p2_carry;
  input [7:0]icmp_ln56_9_fu_486_p2_carry;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]\and_ln1348_1_reg_709_reg[0] ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_0 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_1 ;
  input [0:0]CO;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_2 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_3 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0] ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_0 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_1 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_2 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_3 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_4 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0] ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_0 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_1 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_2 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_3 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_4 ;
  input [0:0]E;
  input [23:0]D;

  wire [0:0]CO;
  wire [23:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][14] ;
  wire [3:0]\SRL_SIG_reg[0][14]_0 ;
  wire [3:0]\SRL_SIG_reg[0][14]_1 ;
  wire [3:0]\SRL_SIG_reg[0][14]_2 ;
  wire [3:0]\SRL_SIG_reg[0][14]_3 ;
  wire [3:0]\SRL_SIG_reg[0][22] ;
  wire [3:0]\SRL_SIG_reg[0][22]_0 ;
  wire [3:0]\SRL_SIG_reg[0][22]_1 ;
  wire [3:0]\SRL_SIG_reg[0][22]_2 ;
  wire [3:0]\SRL_SIG_reg[0][22]_3 ;
  wire [3:0]\SRL_SIG_reg[0][22]_4 ;
  wire [3:0]\SRL_SIG_reg[0][6] ;
  wire [3:0]\SRL_SIG_reg[0][6]_0 ;
  wire [3:0]\SRL_SIG_reg[0][6]_1 ;
  wire [3:0]\SRL_SIG_reg[0][6]_2 ;
  wire [3:0]\SRL_SIG_reg[0][6]_3 ;
  wire [3:0]\SRL_SIG_reg[0][6]_4 ;
  wire [3:0]\SRL_SIG_reg[1][14] ;
  wire [3:0]\SRL_SIG_reg[1][14]_0 ;
  wire [3:0]\SRL_SIG_reg[1][14]_1 ;
  wire [3:0]\SRL_SIG_reg[1][14]_2 ;
  wire [3:0]\SRL_SIG_reg[1][14]_3 ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_1 ;
  wire [3:0]\SRL_SIG_reg[1][22]_2 ;
  wire [3:0]\SRL_SIG_reg[1][22]_3 ;
  wire [3:0]\SRL_SIG_reg[1][22]_4 ;
  wire [3:0]\SRL_SIG_reg[1][6] ;
  wire [3:0]\SRL_SIG_reg[1][6]_0 ;
  wire [3:0]\SRL_SIG_reg[1][6]_1 ;
  wire [3:0]\SRL_SIG_reg[1][6]_2 ;
  wire [3:0]\SRL_SIG_reg[1][6]_3 ;
  wire [3:0]\SRL_SIG_reg[1][6]_4 ;
  wire and_ln1348_1_fu_373_p2;
  wire [0:0]\and_ln1348_1_reg_709_reg[0] ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_0 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_1 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_2 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_3 ;
  wire and_ln1348_3_fu_469_p2;
  wire [0:0]\and_ln1348_3_reg_714_reg[0] ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_0 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_1 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_2 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_3 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_4 ;
  wire and_ln1348_5_fu_565_p2;
  wire [0:0]\and_ln1348_5_reg_719_reg[0] ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_0 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_1 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_2 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_3 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_4 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]icmp_ln56_10_fu_508_p2_carry;
  wire [7:0]icmp_ln56_11_fu_530_p2_carry;
  wire [7:0]icmp_ln56_1_fu_294_p2_carry;
  wire [7:0]icmp_ln56_2_fu_316_p2_carry;
  wire [7:0]icmp_ln56_3_fu_338_p2_carry;
  wire [7:0]icmp_ln56_4_fu_379_p2_carry;
  wire [7:0]icmp_ln56_5_fu_390_p2_carry;
  wire [7:0]icmp_ln56_6_fu_412_p2_carry;
  wire [7:0]icmp_ln56_7_fu_434_p2_carry;
  wire [7:0]icmp_ln56_8_fu_475_p2_carry;
  wire [7:0]icmp_ln56_9_fu_486_p2_carry;
  wire [7:0]icmp_ln890_1_fu_327_p2_carry;
  wire [7:0]icmp_ln890_2_fu_401_p2_carry;
  wire [7:0]icmp_ln890_3_fu_423_p2_carry;
  wire [7:0]icmp_ln890_4_fu_497_p2_carry;
  wire [7:0]icmp_ln890_5_fu_519_p2_carry;
  wire [7:0]icmp_ln890_fu_305_p2_carry;
  wire internal_empty_n_i_1__37_n_3;
  wire internal_full_n_i_1__37_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]out;
  wire rgb2hsv_data_empty_n;
  wire rgb2hsv_data_full_n;
  wire shiftReg_addr;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w24_d2_S_shiftReg U_colordetect_accel_fifo_w24_d2_S_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .S(S),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][14]_1 (\SRL_SIG_reg[0][14]_0 ),
        .\SRL_SIG_reg[0][14]_2 (\SRL_SIG_reg[0][14]_1 ),
        .\SRL_SIG_reg[0][14]_3 (\SRL_SIG_reg[0][14]_2 ),
        .\SRL_SIG_reg[0][14]_4 (\SRL_SIG_reg[0][14]_3 ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][22]_1 (\SRL_SIG_reg[0][22]_0 ),
        .\SRL_SIG_reg[0][22]_2 (\SRL_SIG_reg[0][22]_1 ),
        .\SRL_SIG_reg[0][22]_3 (\SRL_SIG_reg[0][22]_2 ),
        .\SRL_SIG_reg[0][22]_4 (\SRL_SIG_reg[0][22]_3 ),
        .\SRL_SIG_reg[0][22]_5 (\SRL_SIG_reg[0][22]_4 ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][6]_1 (\SRL_SIG_reg[0][6]_0 ),
        .\SRL_SIG_reg[0][6]_2 (\SRL_SIG_reg[0][6]_1 ),
        .\SRL_SIG_reg[0][6]_3 (\SRL_SIG_reg[0][6]_2 ),
        .\SRL_SIG_reg[0][6]_4 (\SRL_SIG_reg[0][6]_3 ),
        .\SRL_SIG_reg[0][6]_5 (\SRL_SIG_reg[0][6]_4 ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][14]_1 (\SRL_SIG_reg[1][14]_0 ),
        .\SRL_SIG_reg[1][14]_2 (\SRL_SIG_reg[1][14]_1 ),
        .\SRL_SIG_reg[1][14]_3 (\SRL_SIG_reg[1][14]_2 ),
        .\SRL_SIG_reg[1][14]_4 (\SRL_SIG_reg[1][14]_3 ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][22]_1 (\SRL_SIG_reg[1][22]_0 ),
        .\SRL_SIG_reg[1][22]_2 (\SRL_SIG_reg[1][22]_1 ),
        .\SRL_SIG_reg[1][22]_3 (\SRL_SIG_reg[1][22]_2 ),
        .\SRL_SIG_reg[1][22]_4 (\SRL_SIG_reg[1][22]_3 ),
        .\SRL_SIG_reg[1][22]_5 (\SRL_SIG_reg[1][22]_4 ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][6]_1 (\SRL_SIG_reg[1][6]_0 ),
        .\SRL_SIG_reg[1][6]_2 (\SRL_SIG_reg[1][6]_1 ),
        .\SRL_SIG_reg[1][6]_3 (\SRL_SIG_reg[1][6]_2 ),
        .\SRL_SIG_reg[1][6]_4 (\SRL_SIG_reg[1][6]_3 ),
        .\SRL_SIG_reg[1][6]_5 (\SRL_SIG_reg[1][6]_4 ),
        .and_ln1348_1_fu_373_p2(and_ln1348_1_fu_373_p2),
        .\and_ln1348_1_reg_709_reg[0] (\and_ln1348_1_reg_709_reg[0] ),
        .\and_ln1348_1_reg_709_reg[0]_0 (\and_ln1348_1_reg_709_reg[0]_0 ),
        .\and_ln1348_1_reg_709_reg[0]_1 (\and_ln1348_1_reg_709_reg[0]_1 ),
        .\and_ln1348_1_reg_709_reg[0]_2 (\and_ln1348_1_reg_709_reg[0]_2 ),
        .\and_ln1348_1_reg_709_reg[0]_3 (\and_ln1348_1_reg_709_reg[0]_3 ),
        .and_ln1348_3_fu_469_p2(and_ln1348_3_fu_469_p2),
        .\and_ln1348_3_reg_714_reg[0] (\and_ln1348_3_reg_714_reg[0] ),
        .\and_ln1348_3_reg_714_reg[0]_0 (\and_ln1348_3_reg_714_reg[0]_0 ),
        .\and_ln1348_3_reg_714_reg[0]_1 (\and_ln1348_3_reg_714_reg[0]_1 ),
        .\and_ln1348_3_reg_714_reg[0]_2 (\and_ln1348_3_reg_714_reg[0]_2 ),
        .\and_ln1348_3_reg_714_reg[0]_3 (\and_ln1348_3_reg_714_reg[0]_3 ),
        .\and_ln1348_3_reg_714_reg[0]_4 (\and_ln1348_3_reg_714_reg[0]_4 ),
        .and_ln1348_5_fu_565_p2(and_ln1348_5_fu_565_p2),
        .\and_ln1348_5_reg_719_reg[0] (\and_ln1348_5_reg_719_reg[0] ),
        .\and_ln1348_5_reg_719_reg[0]_0 (\and_ln1348_5_reg_719_reg[0]_0 ),
        .\and_ln1348_5_reg_719_reg[0]_1 (\and_ln1348_5_reg_719_reg[0]_1 ),
        .\and_ln1348_5_reg_719_reg[0]_2 (\and_ln1348_5_reg_719_reg[0]_2 ),
        .\and_ln1348_5_reg_719_reg[0]_3 (\and_ln1348_5_reg_719_reg[0]_3 ),
        .\and_ln1348_5_reg_719_reg[0]_4 (\and_ln1348_5_reg_719_reg[0]_4 ),
        .ap_clk(ap_clk),
        .icmp_ln56_10_fu_508_p2_carry(icmp_ln56_10_fu_508_p2_carry),
        .icmp_ln56_11_fu_530_p2_carry(icmp_ln56_11_fu_530_p2_carry),
        .icmp_ln56_1_fu_294_p2_carry(icmp_ln56_1_fu_294_p2_carry),
        .icmp_ln56_2_fu_316_p2_carry(icmp_ln56_2_fu_316_p2_carry),
        .icmp_ln56_3_fu_338_p2_carry(icmp_ln56_3_fu_338_p2_carry),
        .icmp_ln56_3_fu_338_p2_carry_i_5_0(\mOutPtr_reg_n_3_[1] ),
        .icmp_ln56_4_fu_379_p2_carry(icmp_ln56_4_fu_379_p2_carry),
        .icmp_ln56_5_fu_390_p2_carry(icmp_ln56_5_fu_390_p2_carry),
        .icmp_ln56_6_fu_412_p2_carry(icmp_ln56_6_fu_412_p2_carry),
        .icmp_ln56_7_fu_434_p2_carry(icmp_ln56_7_fu_434_p2_carry),
        .icmp_ln56_8_fu_475_p2_carry(icmp_ln56_8_fu_475_p2_carry),
        .icmp_ln56_9_fu_486_p2_carry(icmp_ln56_9_fu_486_p2_carry),
        .icmp_ln56_fu_283_p2_carry_i_8_0(\mOutPtr_reg[0]_0 ),
        .icmp_ln890_1_fu_327_p2_carry(icmp_ln890_1_fu_327_p2_carry),
        .icmp_ln890_2_fu_401_p2_carry(icmp_ln890_2_fu_401_p2_carry),
        .icmp_ln890_3_fu_423_p2_carry(icmp_ln890_3_fu_423_p2_carry),
        .icmp_ln890_4_fu_497_p2_carry(icmp_ln890_4_fu_497_p2_carry),
        .icmp_ln890_5_fu_519_p2_carry(icmp_ln890_5_fu_519_p2_carry),
        .icmp_ln890_fu_305_p2_carry(icmp_ln890_fu_305_p2_carry),
        .out(out),
        .shiftReg_addr(shiftReg_addr));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln56_2_fu_316_p2_carry_i_9
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__37
       (.I0(rgb2hsv_data_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__37_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_3),
        .Q(rgb2hsv_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__37
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(rgb2hsv_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__37_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_3),
        .Q(rgb2hsv_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w24_d2_S_shiftReg
   (S,
    DI,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[1][22]_1 ,
    \SRL_SIG_reg[0][22]_1 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[0][6]_1 ,
    \SRL_SIG_reg[1][22]_2 ,
    \SRL_SIG_reg[0][22]_2 ,
    \SRL_SIG_reg[1][22]_3 ,
    \SRL_SIG_reg[0][22]_3 ,
    \SRL_SIG_reg[1][6]_2 ,
    \SRL_SIG_reg[0][6]_2 ,
    \SRL_SIG_reg[1][14]_1 ,
    \SRL_SIG_reg[0][14]_1 ,
    \SRL_SIG_reg[1][6]_3 ,
    \SRL_SIG_reg[0][6]_3 ,
    \SRL_SIG_reg[1][14]_2 ,
    \SRL_SIG_reg[0][14]_2 ,
    \SRL_SIG_reg[1][14]_3 ,
    \SRL_SIG_reg[0][14]_3 ,
    \SRL_SIG_reg[1][6]_4 ,
    \SRL_SIG_reg[0][6]_4 ,
    \SRL_SIG_reg[1][22]_4 ,
    \SRL_SIG_reg[0][22]_4 ,
    \SRL_SIG_reg[1][22]_5 ,
    \SRL_SIG_reg[0][22]_5 ,
    \SRL_SIG_reg[1][14]_4 ,
    \SRL_SIG_reg[0][14]_4 ,
    \SRL_SIG_reg[1][6]_5 ,
    \SRL_SIG_reg[0][6]_5 ,
    and_ln1348_1_fu_373_p2,
    and_ln1348_3_fu_469_p2,
    and_ln1348_5_fu_565_p2,
    icmp_ln56_2_fu_316_p2_carry,
    shiftReg_addr,
    out,
    icmp_ln56_3_fu_338_p2_carry,
    icmp_ln890_1_fu_327_p2_carry,
    icmp_ln890_fu_305_p2_carry,
    icmp_ln56_1_fu_294_p2_carry,
    icmp_ln56_7_fu_434_p2_carry,
    icmp_ln890_3_fu_423_p2_carry,
    icmp_ln56_4_fu_379_p2_carry,
    icmp_ln56_6_fu_412_p2_carry,
    icmp_ln56_5_fu_390_p2_carry,
    icmp_ln890_2_fu_401_p2_carry,
    icmp_ln56_10_fu_508_p2_carry,
    icmp_ln56_8_fu_475_p2_carry,
    icmp_ln56_11_fu_530_p2_carry,
    icmp_ln890_5_fu_519_p2_carry,
    icmp_ln890_4_fu_497_p2_carry,
    icmp_ln56_9_fu_486_p2_carry,
    icmp_ln56_fu_283_p2_carry_i_8_0,
    icmp_ln56_3_fu_338_p2_carry_i_5_0,
    \and_ln1348_1_reg_709_reg[0] ,
    \and_ln1348_1_reg_709_reg[0]_0 ,
    \and_ln1348_1_reg_709_reg[0]_1 ,
    CO,
    \and_ln1348_1_reg_709_reg[0]_2 ,
    \and_ln1348_1_reg_709_reg[0]_3 ,
    \and_ln1348_3_reg_714_reg[0] ,
    \and_ln1348_3_reg_714_reg[0]_0 ,
    \and_ln1348_3_reg_714_reg[0]_1 ,
    \and_ln1348_3_reg_714_reg[0]_2 ,
    \and_ln1348_3_reg_714_reg[0]_3 ,
    \and_ln1348_3_reg_714_reg[0]_4 ,
    \and_ln1348_5_reg_719_reg[0] ,
    \and_ln1348_5_reg_719_reg[0]_0 ,
    \and_ln1348_5_reg_719_reg[0]_1 ,
    \and_ln1348_5_reg_719_reg[0]_2 ,
    \and_ln1348_5_reg_719_reg[0]_3 ,
    \and_ln1348_5_reg_719_reg[0]_4 ,
    E,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[1][6]_0 ;
  output [3:0]\SRL_SIG_reg[0][6]_0 ;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][22]_0 ;
  output [3:0]\SRL_SIG_reg[1][22]_1 ;
  output [3:0]\SRL_SIG_reg[0][22]_1 ;
  output [3:0]\SRL_SIG_reg[1][14]_0 ;
  output [3:0]\SRL_SIG_reg[0][14]_0 ;
  output [3:0]\SRL_SIG_reg[1][6]_1 ;
  output [3:0]\SRL_SIG_reg[0][6]_1 ;
  output [3:0]\SRL_SIG_reg[1][22]_2 ;
  output [3:0]\SRL_SIG_reg[0][22]_2 ;
  output [3:0]\SRL_SIG_reg[1][22]_3 ;
  output [3:0]\SRL_SIG_reg[0][22]_3 ;
  output [3:0]\SRL_SIG_reg[1][6]_2 ;
  output [3:0]\SRL_SIG_reg[0][6]_2 ;
  output [3:0]\SRL_SIG_reg[1][14]_1 ;
  output [3:0]\SRL_SIG_reg[0][14]_1 ;
  output [3:0]\SRL_SIG_reg[1][6]_3 ;
  output [3:0]\SRL_SIG_reg[0][6]_3 ;
  output [3:0]\SRL_SIG_reg[1][14]_2 ;
  output [3:0]\SRL_SIG_reg[0][14]_2 ;
  output [3:0]\SRL_SIG_reg[1][14]_3 ;
  output [3:0]\SRL_SIG_reg[0][14]_3 ;
  output [3:0]\SRL_SIG_reg[1][6]_4 ;
  output [3:0]\SRL_SIG_reg[0][6]_4 ;
  output [3:0]\SRL_SIG_reg[1][22]_4 ;
  output [3:0]\SRL_SIG_reg[0][22]_4 ;
  output [3:0]\SRL_SIG_reg[1][22]_5 ;
  output [3:0]\SRL_SIG_reg[0][22]_5 ;
  output [3:0]\SRL_SIG_reg[1][14]_4 ;
  output [3:0]\SRL_SIG_reg[0][14]_4 ;
  output [3:0]\SRL_SIG_reg[1][6]_5 ;
  output [3:0]\SRL_SIG_reg[0][6]_5 ;
  output and_ln1348_1_fu_373_p2;
  output and_ln1348_3_fu_469_p2;
  output and_ln1348_5_fu_565_p2;
  input [7:0]icmp_ln56_2_fu_316_p2_carry;
  input shiftReg_addr;
  input [7:0]out;
  input [7:0]icmp_ln56_3_fu_338_p2_carry;
  input [7:0]icmp_ln890_1_fu_327_p2_carry;
  input [7:0]icmp_ln890_fu_305_p2_carry;
  input [7:0]icmp_ln56_1_fu_294_p2_carry;
  input [7:0]icmp_ln56_7_fu_434_p2_carry;
  input [7:0]icmp_ln890_3_fu_423_p2_carry;
  input [7:0]icmp_ln56_4_fu_379_p2_carry;
  input [7:0]icmp_ln56_6_fu_412_p2_carry;
  input [7:0]icmp_ln56_5_fu_390_p2_carry;
  input [7:0]icmp_ln890_2_fu_401_p2_carry;
  input [7:0]icmp_ln56_10_fu_508_p2_carry;
  input [7:0]icmp_ln56_8_fu_475_p2_carry;
  input [7:0]icmp_ln56_11_fu_530_p2_carry;
  input [7:0]icmp_ln890_5_fu_519_p2_carry;
  input [7:0]icmp_ln890_4_fu_497_p2_carry;
  input [7:0]icmp_ln56_9_fu_486_p2_carry;
  input icmp_ln56_fu_283_p2_carry_i_8_0;
  input icmp_ln56_3_fu_338_p2_carry_i_5_0;
  input [0:0]\and_ln1348_1_reg_709_reg[0] ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_0 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_1 ;
  input [0:0]CO;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_2 ;
  input [0:0]\and_ln1348_1_reg_709_reg[0]_3 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0] ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_0 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_1 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_2 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_3 ;
  input [0:0]\and_ln1348_3_reg_714_reg[0]_4 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0] ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_0 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_1 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_2 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_3 ;
  input [0:0]\and_ln1348_5_reg_719_reg[0]_4 ;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [23:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][14]_0 ;
  wire [3:0]\SRL_SIG_reg[0][14]_1 ;
  wire [3:0]\SRL_SIG_reg[0][14]_2 ;
  wire [3:0]\SRL_SIG_reg[0][14]_3 ;
  wire [3:0]\SRL_SIG_reg[0][14]_4 ;
  wire [3:0]\SRL_SIG_reg[0][22]_0 ;
  wire [3:0]\SRL_SIG_reg[0][22]_1 ;
  wire [3:0]\SRL_SIG_reg[0][22]_2 ;
  wire [3:0]\SRL_SIG_reg[0][22]_3 ;
  wire [3:0]\SRL_SIG_reg[0][22]_4 ;
  wire [3:0]\SRL_SIG_reg[0][22]_5 ;
  wire [3:0]\SRL_SIG_reg[0][6]_0 ;
  wire [3:0]\SRL_SIG_reg[0][6]_1 ;
  wire [3:0]\SRL_SIG_reg[0][6]_2 ;
  wire [3:0]\SRL_SIG_reg[0][6]_3 ;
  wire [3:0]\SRL_SIG_reg[0][6]_4 ;
  wire [3:0]\SRL_SIG_reg[0][6]_5 ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][14]_0 ;
  wire [3:0]\SRL_SIG_reg[1][14]_1 ;
  wire [3:0]\SRL_SIG_reg[1][14]_2 ;
  wire [3:0]\SRL_SIG_reg[1][14]_3 ;
  wire [3:0]\SRL_SIG_reg[1][14]_4 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_1 ;
  wire [3:0]\SRL_SIG_reg[1][22]_2 ;
  wire [3:0]\SRL_SIG_reg[1][22]_3 ;
  wire [3:0]\SRL_SIG_reg[1][22]_4 ;
  wire [3:0]\SRL_SIG_reg[1][22]_5 ;
  wire [3:0]\SRL_SIG_reg[1][6]_0 ;
  wire [3:0]\SRL_SIG_reg[1][6]_1 ;
  wire [3:0]\SRL_SIG_reg[1][6]_2 ;
  wire [3:0]\SRL_SIG_reg[1][6]_3 ;
  wire [3:0]\SRL_SIG_reg[1][6]_4 ;
  wire [3:0]\SRL_SIG_reg[1][6]_5 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire and_ln1348_1_fu_373_p2;
  wire [0:0]\and_ln1348_1_reg_709_reg[0] ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_0 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_1 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_2 ;
  wire [0:0]\and_ln1348_1_reg_709_reg[0]_3 ;
  wire and_ln1348_3_fu_469_p2;
  wire [0:0]\and_ln1348_3_reg_714_reg[0] ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_0 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_1 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_2 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_3 ;
  wire [0:0]\and_ln1348_3_reg_714_reg[0]_4 ;
  wire and_ln1348_5_fu_565_p2;
  wire [0:0]\and_ln1348_5_reg_719_reg[0] ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_0 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_1 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_2 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_3 ;
  wire [0:0]\and_ln1348_5_reg_719_reg[0]_4 ;
  wire ap_clk;
  wire [7:0]icmp_ln56_10_fu_508_p2_carry;
  wire [7:0]icmp_ln56_11_fu_530_p2_carry;
  wire [7:0]icmp_ln56_1_fu_294_p2_carry;
  wire [7:0]icmp_ln56_2_fu_316_p2_carry;
  wire [7:0]icmp_ln56_3_fu_338_p2_carry;
  wire icmp_ln56_3_fu_338_p2_carry_i_5_0;
  wire [7:0]icmp_ln56_4_fu_379_p2_carry;
  wire [7:0]icmp_ln56_5_fu_390_p2_carry;
  wire [7:0]icmp_ln56_6_fu_412_p2_carry;
  wire [7:0]icmp_ln56_7_fu_434_p2_carry;
  wire [7:0]icmp_ln56_8_fu_475_p2_carry;
  wire [7:0]icmp_ln56_9_fu_486_p2_carry;
  wire icmp_ln56_fu_283_p2_carry_i_8_0;
  wire [7:0]icmp_ln890_1_fu_327_p2_carry;
  wire [7:0]icmp_ln890_2_fu_401_p2_carry;
  wire [7:0]icmp_ln890_3_fu_423_p2_carry;
  wire [7:0]icmp_ln890_4_fu_497_p2_carry;
  wire [7:0]icmp_ln890_5_fu_519_p2_carry;
  wire [7:0]icmp_ln890_fu_305_p2_carry;
  wire [7:0]out;
  wire [23:1]rgb2hsv_data_dout;
  wire shiftReg_addr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_10_fu_508_p2_carry_i_1
       (.I0(icmp_ln56_10_fu_508_p2_carry[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(rgb2hsv_data_dout[15]),
        .I5(icmp_ln56_10_fu_508_p2_carry[7]),
        .O(\SRL_SIG_reg[0][14]_3 [3]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_10_fu_508_p2_carry_i_2
       (.I0(icmp_ln56_10_fu_508_p2_carry[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(rgb2hsv_data_dout[13]),
        .I5(icmp_ln56_10_fu_508_p2_carry[5]),
        .O(\SRL_SIG_reg[0][14]_3 [2]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_10_fu_508_p2_carry_i_3
       (.I0(icmp_ln56_10_fu_508_p2_carry[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(rgb2hsv_data_dout[11]),
        .I5(icmp_ln56_10_fu_508_p2_carry[3]),
        .O(\SRL_SIG_reg[0][14]_3 [1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_10_fu_508_p2_carry_i_4
       (.I0(icmp_ln56_10_fu_508_p2_carry[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(rgb2hsv_data_dout[9]),
        .I5(icmp_ln56_10_fu_508_p2_carry[1]),
        .O(\SRL_SIG_reg[0][14]_3 [0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_10_fu_508_p2_carry_i_5
       (.I0(icmp_ln56_10_fu_508_p2_carry[6]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_10_fu_508_p2_carry[7]),
        .I5(rgb2hsv_data_dout[15]),
        .O(\SRL_SIG_reg[1][14]_3 [3]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_10_fu_508_p2_carry_i_6
       (.I0(icmp_ln56_10_fu_508_p2_carry[4]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_10_fu_508_p2_carry[5]),
        .I5(rgb2hsv_data_dout[13]),
        .O(\SRL_SIG_reg[1][14]_3 [2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_10_fu_508_p2_carry_i_7
       (.I0(icmp_ln56_10_fu_508_p2_carry[2]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_10_fu_508_p2_carry[3]),
        .I5(rgb2hsv_data_dout[11]),
        .O(\SRL_SIG_reg[1][14]_3 [1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_10_fu_508_p2_carry_i_8
       (.I0(icmp_ln56_10_fu_508_p2_carry[0]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_10_fu_508_p2_carry[1]),
        .I5(rgb2hsv_data_dout[9]),
        .O(\SRL_SIG_reg[1][14]_3 [0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_11_fu_530_p2_carry_i_1
       (.I0(icmp_ln56_11_fu_530_p2_carry[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [22]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .I4(rgb2hsv_data_dout[23]),
        .I5(icmp_ln56_11_fu_530_p2_carry[7]),
        .O(\SRL_SIG_reg[0][22]_4 [3]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_11_fu_530_p2_carry_i_2
       (.I0(icmp_ln56_11_fu_530_p2_carry[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [20]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .I4(rgb2hsv_data_dout[21]),
        .I5(icmp_ln56_11_fu_530_p2_carry[5]),
        .O(\SRL_SIG_reg[0][22]_4 [2]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_11_fu_530_p2_carry_i_3
       (.I0(icmp_ln56_11_fu_530_p2_carry[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [18]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .I4(rgb2hsv_data_dout[19]),
        .I5(icmp_ln56_11_fu_530_p2_carry[3]),
        .O(\SRL_SIG_reg[0][22]_4 [1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_11_fu_530_p2_carry_i_4
       (.I0(icmp_ln56_11_fu_530_p2_carry[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [16]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .I4(rgb2hsv_data_dout[17]),
        .I5(icmp_ln56_11_fu_530_p2_carry[1]),
        .O(\SRL_SIG_reg[0][22]_4 [0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_11_fu_530_p2_carry_i_5
       (.I0(icmp_ln56_11_fu_530_p2_carry[6]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(\SRL_SIG_reg[0]_0 [22]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_11_fu_530_p2_carry[7]),
        .I5(rgb2hsv_data_dout[23]),
        .O(\SRL_SIG_reg[1][22]_4 [3]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_11_fu_530_p2_carry_i_6
       (.I0(icmp_ln56_11_fu_530_p2_carry[4]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(\SRL_SIG_reg[0]_0 [20]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_11_fu_530_p2_carry[5]),
        .I5(rgb2hsv_data_dout[21]),
        .O(\SRL_SIG_reg[1][22]_4 [2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_11_fu_530_p2_carry_i_7
       (.I0(icmp_ln56_11_fu_530_p2_carry[2]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(\SRL_SIG_reg[0]_0 [18]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_11_fu_530_p2_carry[3]),
        .I5(rgb2hsv_data_dout[19]),
        .O(\SRL_SIG_reg[1][22]_4 [1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_11_fu_530_p2_carry_i_8
       (.I0(icmp_ln56_11_fu_530_p2_carry[0]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(\SRL_SIG_reg[0]_0 [16]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_11_fu_530_p2_carry[1]),
        .I5(rgb2hsv_data_dout[17]),
        .O(\SRL_SIG_reg[1][22]_4 [0]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_1_fu_294_p2_carry_i_1
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(icmp_ln56_1_fu_294_p2_carry[6]),
        .I4(icmp_ln56_1_fu_294_p2_carry[7]),
        .I5(rgb2hsv_data_dout[7]),
        .O(\SRL_SIG_reg[0][6]_1 [3]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_1_fu_294_p2_carry_i_2
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(icmp_ln56_1_fu_294_p2_carry[4]),
        .I4(icmp_ln56_1_fu_294_p2_carry[5]),
        .I5(rgb2hsv_data_dout[5]),
        .O(\SRL_SIG_reg[0][6]_1 [2]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_1_fu_294_p2_carry_i_3
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(icmp_ln56_1_fu_294_p2_carry[2]),
        .I4(icmp_ln56_1_fu_294_p2_carry[3]),
        .I5(rgb2hsv_data_dout[3]),
        .O(\SRL_SIG_reg[0][6]_1 [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_1_fu_294_p2_carry_i_4
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(icmp_ln56_1_fu_294_p2_carry[0]),
        .I4(icmp_ln56_1_fu_294_p2_carry[1]),
        .I5(rgb2hsv_data_dout[1]),
        .O(\SRL_SIG_reg[0][6]_1 [0]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_1_fu_294_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_1_fu_294_p2_carry[6]),
        .I4(rgb2hsv_data_dout[7]),
        .I5(icmp_ln56_1_fu_294_p2_carry[7]),
        .O(\SRL_SIG_reg[1][6]_1 [3]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_1_fu_294_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_1_fu_294_p2_carry[4]),
        .I4(rgb2hsv_data_dout[5]),
        .I5(icmp_ln56_1_fu_294_p2_carry[5]),
        .O(\SRL_SIG_reg[1][6]_1 [2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_1_fu_294_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_1_fu_294_p2_carry[2]),
        .I4(rgb2hsv_data_dout[3]),
        .I5(icmp_ln56_1_fu_294_p2_carry[3]),
        .O(\SRL_SIG_reg[1][6]_1 [1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_1_fu_294_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_1_fu_294_p2_carry[0]),
        .I4(rgb2hsv_data_dout[1]),
        .I5(icmp_ln56_1_fu_294_p2_carry[1]),
        .O(\SRL_SIG_reg[1][6]_1 [0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_2_fu_316_p2_carry_i_1
       (.I0(icmp_ln56_2_fu_316_p2_carry[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(rgb2hsv_data_dout[15]),
        .I5(icmp_ln56_2_fu_316_p2_carry[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_10
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_11
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_12
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_2_fu_316_p2_carry_i_13
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[9]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_2_fu_316_p2_carry_i_2
       (.I0(icmp_ln56_2_fu_316_p2_carry[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(rgb2hsv_data_dout[13]),
        .I5(icmp_ln56_2_fu_316_p2_carry[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_2_fu_316_p2_carry_i_3
       (.I0(icmp_ln56_2_fu_316_p2_carry[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(rgb2hsv_data_dout[11]),
        .I5(icmp_ln56_2_fu_316_p2_carry[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_2_fu_316_p2_carry_i_4
       (.I0(icmp_ln56_2_fu_316_p2_carry[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(rgb2hsv_data_dout[9]),
        .I5(icmp_ln56_2_fu_316_p2_carry[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_2_fu_316_p2_carry_i_5
       (.I0(icmp_ln56_2_fu_316_p2_carry[6]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_2_fu_316_p2_carry[7]),
        .I5(rgb2hsv_data_dout[15]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_2_fu_316_p2_carry_i_6
       (.I0(icmp_ln56_2_fu_316_p2_carry[4]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_2_fu_316_p2_carry[5]),
        .I5(rgb2hsv_data_dout[13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_2_fu_316_p2_carry_i_7
       (.I0(icmp_ln56_2_fu_316_p2_carry[2]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_2_fu_316_p2_carry[3]),
        .I5(rgb2hsv_data_dout[11]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_2_fu_316_p2_carry_i_8
       (.I0(icmp_ln56_2_fu_316_p2_carry[0]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_2_fu_316_p2_carry[1]),
        .I5(rgb2hsv_data_dout[9]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_3_fu_338_p2_carry_i_1
       (.I0(icmp_ln56_3_fu_338_p2_carry[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [22]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .I4(rgb2hsv_data_dout[23]),
        .I5(icmp_ln56_3_fu_338_p2_carry[7]),
        .O(\SRL_SIG_reg[0][22]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_10
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_11
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_12
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[17]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_3_fu_338_p2_carry_i_2
       (.I0(icmp_ln56_3_fu_338_p2_carry[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [20]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .I4(rgb2hsv_data_dout[21]),
        .I5(icmp_ln56_3_fu_338_p2_carry[5]),
        .O(\SRL_SIG_reg[0][22]_0 [2]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_3_fu_338_p2_carry_i_3
       (.I0(icmp_ln56_3_fu_338_p2_carry[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [18]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .I4(rgb2hsv_data_dout[19]),
        .I5(icmp_ln56_3_fu_338_p2_carry[3]),
        .O(\SRL_SIG_reg[0][22]_0 [1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_3_fu_338_p2_carry_i_4
       (.I0(icmp_ln56_3_fu_338_p2_carry[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [16]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .I4(rgb2hsv_data_dout[17]),
        .I5(icmp_ln56_3_fu_338_p2_carry[1]),
        .O(\SRL_SIG_reg[0][22]_0 [0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_3_fu_338_p2_carry_i_5
       (.I0(icmp_ln56_3_fu_338_p2_carry[6]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(\SRL_SIG_reg[0]_0 [22]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_3_fu_338_p2_carry[7]),
        .I5(rgb2hsv_data_dout[23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_3_fu_338_p2_carry_i_6
       (.I0(icmp_ln56_3_fu_338_p2_carry[4]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(\SRL_SIG_reg[0]_0 [20]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_3_fu_338_p2_carry[5]),
        .I5(rgb2hsv_data_dout[21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_3_fu_338_p2_carry_i_7
       (.I0(icmp_ln56_3_fu_338_p2_carry[2]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(\SRL_SIG_reg[0]_0 [18]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_3_fu_338_p2_carry[3]),
        .I5(rgb2hsv_data_dout[19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_3_fu_338_p2_carry_i_8
       (.I0(icmp_ln56_3_fu_338_p2_carry[0]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(\SRL_SIG_reg[0]_0 [16]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_3_fu_338_p2_carry[1]),
        .I5(rgb2hsv_data_dout[17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_3_fu_338_p2_carry_i_9
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[23]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_4_fu_379_p2_carry_i_1
       (.I0(icmp_ln56_4_fu_379_p2_carry[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(rgb2hsv_data_dout[7]),
        .I5(icmp_ln56_4_fu_379_p2_carry[7]),
        .O(\SRL_SIG_reg[0][6]_2 [3]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_4_fu_379_p2_carry_i_2
       (.I0(icmp_ln56_4_fu_379_p2_carry[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(rgb2hsv_data_dout[5]),
        .I5(icmp_ln56_4_fu_379_p2_carry[5]),
        .O(\SRL_SIG_reg[0][6]_2 [2]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_4_fu_379_p2_carry_i_3
       (.I0(icmp_ln56_4_fu_379_p2_carry[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(rgb2hsv_data_dout[3]),
        .I5(icmp_ln56_4_fu_379_p2_carry[3]),
        .O(\SRL_SIG_reg[0][6]_2 [1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_4_fu_379_p2_carry_i_4
       (.I0(icmp_ln56_4_fu_379_p2_carry[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(rgb2hsv_data_dout[1]),
        .I5(icmp_ln56_4_fu_379_p2_carry[1]),
        .O(\SRL_SIG_reg[0][6]_2 [0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_4_fu_379_p2_carry_i_5
       (.I0(icmp_ln56_4_fu_379_p2_carry[6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_4_fu_379_p2_carry[7]),
        .I5(rgb2hsv_data_dout[7]),
        .O(\SRL_SIG_reg[1][6]_2 [3]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_4_fu_379_p2_carry_i_6
       (.I0(icmp_ln56_4_fu_379_p2_carry[4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_4_fu_379_p2_carry[5]),
        .I5(rgb2hsv_data_dout[5]),
        .O(\SRL_SIG_reg[1][6]_2 [2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_4_fu_379_p2_carry_i_7
       (.I0(icmp_ln56_4_fu_379_p2_carry[2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_4_fu_379_p2_carry[3]),
        .I5(rgb2hsv_data_dout[3]),
        .O(\SRL_SIG_reg[1][6]_2 [1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_4_fu_379_p2_carry_i_8
       (.I0(icmp_ln56_4_fu_379_p2_carry[0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_4_fu_379_p2_carry[1]),
        .I5(rgb2hsv_data_dout[1]),
        .O(\SRL_SIG_reg[1][6]_2 [0]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_5_fu_390_p2_carry_i_1
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(icmp_ln56_5_fu_390_p2_carry[6]),
        .I4(icmp_ln56_5_fu_390_p2_carry[7]),
        .I5(rgb2hsv_data_dout[7]),
        .O(\SRL_SIG_reg[0][6]_3 [3]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_5_fu_390_p2_carry_i_2
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(icmp_ln56_5_fu_390_p2_carry[4]),
        .I4(icmp_ln56_5_fu_390_p2_carry[5]),
        .I5(rgb2hsv_data_dout[5]),
        .O(\SRL_SIG_reg[0][6]_3 [2]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_5_fu_390_p2_carry_i_3
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(icmp_ln56_5_fu_390_p2_carry[2]),
        .I4(icmp_ln56_5_fu_390_p2_carry[3]),
        .I5(rgb2hsv_data_dout[3]),
        .O(\SRL_SIG_reg[0][6]_3 [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_5_fu_390_p2_carry_i_4
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(icmp_ln56_5_fu_390_p2_carry[0]),
        .I4(icmp_ln56_5_fu_390_p2_carry[1]),
        .I5(rgb2hsv_data_dout[1]),
        .O(\SRL_SIG_reg[0][6]_3 [0]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_5_fu_390_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_5_fu_390_p2_carry[6]),
        .I4(rgb2hsv_data_dout[7]),
        .I5(icmp_ln56_5_fu_390_p2_carry[7]),
        .O(\SRL_SIG_reg[1][6]_3 [3]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_5_fu_390_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_5_fu_390_p2_carry[4]),
        .I4(rgb2hsv_data_dout[5]),
        .I5(icmp_ln56_5_fu_390_p2_carry[5]),
        .O(\SRL_SIG_reg[1][6]_3 [2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_5_fu_390_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_5_fu_390_p2_carry[2]),
        .I4(rgb2hsv_data_dout[3]),
        .I5(icmp_ln56_5_fu_390_p2_carry[3]),
        .O(\SRL_SIG_reg[1][6]_3 [1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_5_fu_390_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_5_fu_390_p2_carry[0]),
        .I4(rgb2hsv_data_dout[1]),
        .I5(icmp_ln56_5_fu_390_p2_carry[1]),
        .O(\SRL_SIG_reg[1][6]_3 [0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_6_fu_412_p2_carry_i_1
       (.I0(icmp_ln56_6_fu_412_p2_carry[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(rgb2hsv_data_dout[15]),
        .I5(icmp_ln56_6_fu_412_p2_carry[7]),
        .O(\SRL_SIG_reg[0][14]_1 [3]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_6_fu_412_p2_carry_i_2
       (.I0(icmp_ln56_6_fu_412_p2_carry[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .I4(rgb2hsv_data_dout[13]),
        .I5(icmp_ln56_6_fu_412_p2_carry[5]),
        .O(\SRL_SIG_reg[0][14]_1 [2]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_6_fu_412_p2_carry_i_3
       (.I0(icmp_ln56_6_fu_412_p2_carry[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(rgb2hsv_data_dout[11]),
        .I5(icmp_ln56_6_fu_412_p2_carry[3]),
        .O(\SRL_SIG_reg[0][14]_1 [1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_6_fu_412_p2_carry_i_4
       (.I0(icmp_ln56_6_fu_412_p2_carry[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(rgb2hsv_data_dout[9]),
        .I5(icmp_ln56_6_fu_412_p2_carry[1]),
        .O(\SRL_SIG_reg[0][14]_1 [0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_6_fu_412_p2_carry_i_5
       (.I0(icmp_ln56_6_fu_412_p2_carry[6]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_6_fu_412_p2_carry[7]),
        .I5(rgb2hsv_data_dout[15]),
        .O(\SRL_SIG_reg[1][14]_1 [3]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_6_fu_412_p2_carry_i_6
       (.I0(icmp_ln56_6_fu_412_p2_carry[4]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_6_fu_412_p2_carry[5]),
        .I5(rgb2hsv_data_dout[13]),
        .O(\SRL_SIG_reg[1][14]_1 [2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_6_fu_412_p2_carry_i_7
       (.I0(icmp_ln56_6_fu_412_p2_carry[2]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_6_fu_412_p2_carry[3]),
        .I5(rgb2hsv_data_dout[11]),
        .O(\SRL_SIG_reg[1][14]_1 [1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_6_fu_412_p2_carry_i_8
       (.I0(icmp_ln56_6_fu_412_p2_carry[0]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_6_fu_412_p2_carry[1]),
        .I5(rgb2hsv_data_dout[9]),
        .O(\SRL_SIG_reg[1][14]_1 [0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_7_fu_434_p2_carry_i_1
       (.I0(icmp_ln56_7_fu_434_p2_carry[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [22]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .I4(rgb2hsv_data_dout[23]),
        .I5(icmp_ln56_7_fu_434_p2_carry[7]),
        .O(\SRL_SIG_reg[0][22]_2 [3]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_7_fu_434_p2_carry_i_2
       (.I0(icmp_ln56_7_fu_434_p2_carry[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [20]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .I4(rgb2hsv_data_dout[21]),
        .I5(icmp_ln56_7_fu_434_p2_carry[5]),
        .O(\SRL_SIG_reg[0][22]_2 [2]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_7_fu_434_p2_carry_i_3
       (.I0(icmp_ln56_7_fu_434_p2_carry[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [18]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .I4(rgb2hsv_data_dout[19]),
        .I5(icmp_ln56_7_fu_434_p2_carry[3]),
        .O(\SRL_SIG_reg[0][22]_2 [1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_7_fu_434_p2_carry_i_4
       (.I0(icmp_ln56_7_fu_434_p2_carry[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [16]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .I4(rgb2hsv_data_dout[17]),
        .I5(icmp_ln56_7_fu_434_p2_carry[1]),
        .O(\SRL_SIG_reg[0][22]_2 [0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_7_fu_434_p2_carry_i_5
       (.I0(icmp_ln56_7_fu_434_p2_carry[6]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(\SRL_SIG_reg[0]_0 [22]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_7_fu_434_p2_carry[7]),
        .I5(rgb2hsv_data_dout[23]),
        .O(\SRL_SIG_reg[1][22]_2 [3]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_7_fu_434_p2_carry_i_6
       (.I0(icmp_ln56_7_fu_434_p2_carry[4]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(\SRL_SIG_reg[0]_0 [20]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_7_fu_434_p2_carry[5]),
        .I5(rgb2hsv_data_dout[21]),
        .O(\SRL_SIG_reg[1][22]_2 [2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_7_fu_434_p2_carry_i_7
       (.I0(icmp_ln56_7_fu_434_p2_carry[2]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(\SRL_SIG_reg[0]_0 [18]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_7_fu_434_p2_carry[3]),
        .I5(rgb2hsv_data_dout[19]),
        .O(\SRL_SIG_reg[1][22]_2 [1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_7_fu_434_p2_carry_i_8
       (.I0(icmp_ln56_7_fu_434_p2_carry[0]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(\SRL_SIG_reg[0]_0 [16]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_7_fu_434_p2_carry[1]),
        .I5(rgb2hsv_data_dout[17]),
        .O(\SRL_SIG_reg[1][22]_2 [0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_8_fu_475_p2_carry_i_1
       (.I0(icmp_ln56_8_fu_475_p2_carry[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(rgb2hsv_data_dout[7]),
        .I5(icmp_ln56_8_fu_475_p2_carry[7]),
        .O(\SRL_SIG_reg[0][6]_4 [3]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_8_fu_475_p2_carry_i_2
       (.I0(icmp_ln56_8_fu_475_p2_carry[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(rgb2hsv_data_dout[5]),
        .I5(icmp_ln56_8_fu_475_p2_carry[5]),
        .O(\SRL_SIG_reg[0][6]_4 [2]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_8_fu_475_p2_carry_i_3
       (.I0(icmp_ln56_8_fu_475_p2_carry[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(rgb2hsv_data_dout[3]),
        .I5(icmp_ln56_8_fu_475_p2_carry[3]),
        .O(\SRL_SIG_reg[0][6]_4 [1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_8_fu_475_p2_carry_i_4
       (.I0(icmp_ln56_8_fu_475_p2_carry[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(rgb2hsv_data_dout[1]),
        .I5(icmp_ln56_8_fu_475_p2_carry[1]),
        .O(\SRL_SIG_reg[0][6]_4 [0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_8_fu_475_p2_carry_i_5
       (.I0(icmp_ln56_8_fu_475_p2_carry[6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_8_fu_475_p2_carry[7]),
        .I5(rgb2hsv_data_dout[7]),
        .O(\SRL_SIG_reg[1][6]_4 [3]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_8_fu_475_p2_carry_i_6
       (.I0(icmp_ln56_8_fu_475_p2_carry[4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_8_fu_475_p2_carry[5]),
        .I5(rgb2hsv_data_dout[5]),
        .O(\SRL_SIG_reg[1][6]_4 [2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_8_fu_475_p2_carry_i_7
       (.I0(icmp_ln56_8_fu_475_p2_carry[2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_8_fu_475_p2_carry[3]),
        .I5(rgb2hsv_data_dout[3]),
        .O(\SRL_SIG_reg[1][6]_4 [1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_8_fu_475_p2_carry_i_8
       (.I0(icmp_ln56_8_fu_475_p2_carry[0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(shiftReg_addr),
        .I4(icmp_ln56_8_fu_475_p2_carry[1]),
        .I5(rgb2hsv_data_dout[1]),
        .O(\SRL_SIG_reg[1][6]_4 [0]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_9_fu_486_p2_carry_i_1
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(icmp_ln56_9_fu_486_p2_carry[6]),
        .I4(icmp_ln56_9_fu_486_p2_carry[7]),
        .I5(rgb2hsv_data_dout[7]),
        .O(\SRL_SIG_reg[0][6]_5 [3]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_9_fu_486_p2_carry_i_2
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(icmp_ln56_9_fu_486_p2_carry[4]),
        .I4(icmp_ln56_9_fu_486_p2_carry[5]),
        .I5(rgb2hsv_data_dout[5]),
        .O(\SRL_SIG_reg[0][6]_5 [2]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_9_fu_486_p2_carry_i_3
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(icmp_ln56_9_fu_486_p2_carry[2]),
        .I4(icmp_ln56_9_fu_486_p2_carry[3]),
        .I5(rgb2hsv_data_dout[3]),
        .O(\SRL_SIG_reg[0][6]_5 [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln56_9_fu_486_p2_carry_i_4
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(icmp_ln56_9_fu_486_p2_carry[0]),
        .I4(icmp_ln56_9_fu_486_p2_carry[1]),
        .I5(rgb2hsv_data_dout[1]),
        .O(\SRL_SIG_reg[0][6]_5 [0]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_9_fu_486_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_9_fu_486_p2_carry[6]),
        .I4(rgb2hsv_data_dout[7]),
        .I5(icmp_ln56_9_fu_486_p2_carry[7]),
        .O(\SRL_SIG_reg[1][6]_5 [3]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_9_fu_486_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_9_fu_486_p2_carry[4]),
        .I4(rgb2hsv_data_dout[5]),
        .I5(icmp_ln56_9_fu_486_p2_carry[5]),
        .O(\SRL_SIG_reg[1][6]_5 [2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_9_fu_486_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_9_fu_486_p2_carry[2]),
        .I4(rgb2hsv_data_dout[3]),
        .I5(icmp_ln56_9_fu_486_p2_carry[3]),
        .O(\SRL_SIG_reg[1][6]_5 [1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln56_9_fu_486_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(shiftReg_addr),
        .I3(icmp_ln56_9_fu_486_p2_carry[0]),
        .I4(rgb2hsv_data_dout[1]),
        .I5(icmp_ln56_9_fu_486_p2_carry[1]),
        .O(\SRL_SIG_reg[1][6]_5 [0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_fu_283_p2_carry_i_1
       (.I0(out[6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(rgb2hsv_data_dout[7]),
        .I5(out[7]),
        .O(\SRL_SIG_reg[0][6]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_10
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_11
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_12
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_fu_283_p2_carry_i_2
       (.I0(out[4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(rgb2hsv_data_dout[5]),
        .I5(out[5]),
        .O(\SRL_SIG_reg[0][6]_0 [2]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_fu_283_p2_carry_i_3
       (.I0(out[2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(rgb2hsv_data_dout[3]),
        .I5(out[3]),
        .O(\SRL_SIG_reg[0][6]_0 [1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln56_fu_283_p2_carry_i_4
       (.I0(out[0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(rgb2hsv_data_dout[1]),
        .I5(out[1]),
        .O(\SRL_SIG_reg[0][6]_0 [0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_fu_283_p2_carry_i_5
       (.I0(out[6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(shiftReg_addr),
        .I4(out[7]),
        .I5(rgb2hsv_data_dout[7]),
        .O(\SRL_SIG_reg[1][6]_0 [3]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_fu_283_p2_carry_i_6
       (.I0(out[4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(shiftReg_addr),
        .I4(out[5]),
        .I5(rgb2hsv_data_dout[5]),
        .O(\SRL_SIG_reg[1][6]_0 [2]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_fu_283_p2_carry_i_7
       (.I0(out[2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(shiftReg_addr),
        .I4(out[3]),
        .I5(rgb2hsv_data_dout[3]),
        .O(\SRL_SIG_reg[1][6]_0 [1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln56_fu_283_p2_carry_i_8
       (.I0(out[0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(shiftReg_addr),
        .I4(out[1]),
        .I5(rgb2hsv_data_dout[1]),
        .O(\SRL_SIG_reg[1][6]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    icmp_ln56_fu_283_p2_carry_i_9
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(icmp_ln56_fu_283_p2_carry_i_8_0),
        .I3(icmp_ln56_3_fu_338_p2_carry_i_5_0),
        .O(rgb2hsv_data_dout[7]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_1_fu_327_p2_carry_i_1
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(icmp_ln890_1_fu_327_p2_carry[6]),
        .I4(icmp_ln890_1_fu_327_p2_carry[7]),
        .I5(rgb2hsv_data_dout[23]),
        .O(\SRL_SIG_reg[0][22]_1 [3]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_1_fu_327_p2_carry_i_2
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(icmp_ln890_1_fu_327_p2_carry[4]),
        .I4(icmp_ln890_1_fu_327_p2_carry[5]),
        .I5(rgb2hsv_data_dout[21]),
        .O(\SRL_SIG_reg[0][22]_1 [2]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_1_fu_327_p2_carry_i_3
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(icmp_ln890_1_fu_327_p2_carry[2]),
        .I4(icmp_ln890_1_fu_327_p2_carry[3]),
        .I5(rgb2hsv_data_dout[19]),
        .O(\SRL_SIG_reg[0][22]_1 [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_1_fu_327_p2_carry_i_4
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(icmp_ln890_1_fu_327_p2_carry[0]),
        .I4(icmp_ln890_1_fu_327_p2_carry[1]),
        .I5(rgb2hsv_data_dout[17]),
        .O(\SRL_SIG_reg[0][22]_1 [0]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_1_fu_327_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_1_fu_327_p2_carry[6]),
        .I4(rgb2hsv_data_dout[23]),
        .I5(icmp_ln890_1_fu_327_p2_carry[7]),
        .O(\SRL_SIG_reg[1][22]_1 [3]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_1_fu_327_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_1_fu_327_p2_carry[4]),
        .I4(rgb2hsv_data_dout[21]),
        .I5(icmp_ln890_1_fu_327_p2_carry[5]),
        .O(\SRL_SIG_reg[1][22]_1 [2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_1_fu_327_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_1_fu_327_p2_carry[2]),
        .I4(rgb2hsv_data_dout[19]),
        .I5(icmp_ln890_1_fu_327_p2_carry[3]),
        .O(\SRL_SIG_reg[1][22]_1 [1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_1_fu_327_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_1_fu_327_p2_carry[0]),
        .I4(rgb2hsv_data_dout[17]),
        .I5(icmp_ln890_1_fu_327_p2_carry[1]),
        .O(\SRL_SIG_reg[1][22]_1 [0]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_2_fu_401_p2_carry_i_1
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(icmp_ln890_2_fu_401_p2_carry[6]),
        .I4(icmp_ln890_2_fu_401_p2_carry[7]),
        .I5(rgb2hsv_data_dout[15]),
        .O(\SRL_SIG_reg[0][14]_2 [3]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_2_fu_401_p2_carry_i_2
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(icmp_ln890_2_fu_401_p2_carry[4]),
        .I4(icmp_ln890_2_fu_401_p2_carry[5]),
        .I5(rgb2hsv_data_dout[13]),
        .O(\SRL_SIG_reg[0][14]_2 [2]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_2_fu_401_p2_carry_i_3
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(icmp_ln890_2_fu_401_p2_carry[2]),
        .I4(icmp_ln890_2_fu_401_p2_carry[3]),
        .I5(rgb2hsv_data_dout[11]),
        .O(\SRL_SIG_reg[0][14]_2 [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_2_fu_401_p2_carry_i_4
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(icmp_ln890_2_fu_401_p2_carry[0]),
        .I4(icmp_ln890_2_fu_401_p2_carry[1]),
        .I5(rgb2hsv_data_dout[9]),
        .O(\SRL_SIG_reg[0][14]_2 [0]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_2_fu_401_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_2_fu_401_p2_carry[6]),
        .I4(rgb2hsv_data_dout[15]),
        .I5(icmp_ln890_2_fu_401_p2_carry[7]),
        .O(\SRL_SIG_reg[1][14]_2 [3]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_2_fu_401_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_2_fu_401_p2_carry[4]),
        .I4(rgb2hsv_data_dout[13]),
        .I5(icmp_ln890_2_fu_401_p2_carry[5]),
        .O(\SRL_SIG_reg[1][14]_2 [2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_2_fu_401_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_2_fu_401_p2_carry[2]),
        .I4(rgb2hsv_data_dout[11]),
        .I5(icmp_ln890_2_fu_401_p2_carry[3]),
        .O(\SRL_SIG_reg[1][14]_2 [1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_2_fu_401_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_2_fu_401_p2_carry[0]),
        .I4(rgb2hsv_data_dout[9]),
        .I5(icmp_ln890_2_fu_401_p2_carry[1]),
        .O(\SRL_SIG_reg[1][14]_2 [0]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_3_fu_423_p2_carry_i_1
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(icmp_ln890_3_fu_423_p2_carry[6]),
        .I4(icmp_ln890_3_fu_423_p2_carry[7]),
        .I5(rgb2hsv_data_dout[23]),
        .O(\SRL_SIG_reg[0][22]_3 [3]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_3_fu_423_p2_carry_i_2
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(icmp_ln890_3_fu_423_p2_carry[4]),
        .I4(icmp_ln890_3_fu_423_p2_carry[5]),
        .I5(rgb2hsv_data_dout[21]),
        .O(\SRL_SIG_reg[0][22]_3 [2]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_3_fu_423_p2_carry_i_3
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(icmp_ln890_3_fu_423_p2_carry[2]),
        .I4(icmp_ln890_3_fu_423_p2_carry[3]),
        .I5(rgb2hsv_data_dout[19]),
        .O(\SRL_SIG_reg[0][22]_3 [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_3_fu_423_p2_carry_i_4
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(icmp_ln890_3_fu_423_p2_carry[0]),
        .I4(icmp_ln890_3_fu_423_p2_carry[1]),
        .I5(rgb2hsv_data_dout[17]),
        .O(\SRL_SIG_reg[0][22]_3 [0]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_3_fu_423_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_3_fu_423_p2_carry[6]),
        .I4(rgb2hsv_data_dout[23]),
        .I5(icmp_ln890_3_fu_423_p2_carry[7]),
        .O(\SRL_SIG_reg[1][22]_3 [3]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_3_fu_423_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_3_fu_423_p2_carry[4]),
        .I4(rgb2hsv_data_dout[21]),
        .I5(icmp_ln890_3_fu_423_p2_carry[5]),
        .O(\SRL_SIG_reg[1][22]_3 [2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_3_fu_423_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_3_fu_423_p2_carry[2]),
        .I4(rgb2hsv_data_dout[19]),
        .I5(icmp_ln890_3_fu_423_p2_carry[3]),
        .O(\SRL_SIG_reg[1][22]_3 [1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_3_fu_423_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_3_fu_423_p2_carry[0]),
        .I4(rgb2hsv_data_dout[17]),
        .I5(icmp_ln890_3_fu_423_p2_carry[1]),
        .O(\SRL_SIG_reg[1][22]_3 [0]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_4_fu_497_p2_carry_i_1
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(icmp_ln890_4_fu_497_p2_carry[6]),
        .I4(icmp_ln890_4_fu_497_p2_carry[7]),
        .I5(rgb2hsv_data_dout[15]),
        .O(\SRL_SIG_reg[0][14]_4 [3]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_4_fu_497_p2_carry_i_2
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(icmp_ln890_4_fu_497_p2_carry[4]),
        .I4(icmp_ln890_4_fu_497_p2_carry[5]),
        .I5(rgb2hsv_data_dout[13]),
        .O(\SRL_SIG_reg[0][14]_4 [2]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_4_fu_497_p2_carry_i_3
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(icmp_ln890_4_fu_497_p2_carry[2]),
        .I4(icmp_ln890_4_fu_497_p2_carry[3]),
        .I5(rgb2hsv_data_dout[11]),
        .O(\SRL_SIG_reg[0][14]_4 [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_4_fu_497_p2_carry_i_4
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(icmp_ln890_4_fu_497_p2_carry[0]),
        .I4(icmp_ln890_4_fu_497_p2_carry[1]),
        .I5(rgb2hsv_data_dout[9]),
        .O(\SRL_SIG_reg[0][14]_4 [0]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_4_fu_497_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_4_fu_497_p2_carry[6]),
        .I4(rgb2hsv_data_dout[15]),
        .I5(icmp_ln890_4_fu_497_p2_carry[7]),
        .O(\SRL_SIG_reg[1][14]_4 [3]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_4_fu_497_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_4_fu_497_p2_carry[4]),
        .I4(rgb2hsv_data_dout[13]),
        .I5(icmp_ln890_4_fu_497_p2_carry[5]),
        .O(\SRL_SIG_reg[1][14]_4 [2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_4_fu_497_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_4_fu_497_p2_carry[2]),
        .I4(rgb2hsv_data_dout[11]),
        .I5(icmp_ln890_4_fu_497_p2_carry[3]),
        .O(\SRL_SIG_reg[1][14]_4 [1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_4_fu_497_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_4_fu_497_p2_carry[0]),
        .I4(rgb2hsv_data_dout[9]),
        .I5(icmp_ln890_4_fu_497_p2_carry[1]),
        .O(\SRL_SIG_reg[1][14]_4 [0]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_5_fu_519_p2_carry_i_1
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(icmp_ln890_5_fu_519_p2_carry[6]),
        .I4(icmp_ln890_5_fu_519_p2_carry[7]),
        .I5(rgb2hsv_data_dout[23]),
        .O(\SRL_SIG_reg[0][22]_5 [3]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_5_fu_519_p2_carry_i_2
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(icmp_ln890_5_fu_519_p2_carry[4]),
        .I4(icmp_ln890_5_fu_519_p2_carry[5]),
        .I5(rgb2hsv_data_dout[21]),
        .O(\SRL_SIG_reg[0][22]_5 [2]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_5_fu_519_p2_carry_i_3
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(icmp_ln890_5_fu_519_p2_carry[2]),
        .I4(icmp_ln890_5_fu_519_p2_carry[3]),
        .I5(rgb2hsv_data_dout[19]),
        .O(\SRL_SIG_reg[0][22]_5 [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_5_fu_519_p2_carry_i_4
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(icmp_ln890_5_fu_519_p2_carry[0]),
        .I4(icmp_ln890_5_fu_519_p2_carry[1]),
        .I5(rgb2hsv_data_dout[17]),
        .O(\SRL_SIG_reg[0][22]_5 [0]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_5_fu_519_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_5_fu_519_p2_carry[6]),
        .I4(rgb2hsv_data_dout[23]),
        .I5(icmp_ln890_5_fu_519_p2_carry[7]),
        .O(\SRL_SIG_reg[1][22]_5 [3]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_5_fu_519_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_5_fu_519_p2_carry[4]),
        .I4(rgb2hsv_data_dout[21]),
        .I5(icmp_ln890_5_fu_519_p2_carry[5]),
        .O(\SRL_SIG_reg[1][22]_5 [2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_5_fu_519_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_5_fu_519_p2_carry[2]),
        .I4(rgb2hsv_data_dout[19]),
        .I5(icmp_ln890_5_fu_519_p2_carry[3]),
        .O(\SRL_SIG_reg[1][22]_5 [1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_5_fu_519_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_5_fu_519_p2_carry[0]),
        .I4(rgb2hsv_data_dout[17]),
        .I5(icmp_ln890_5_fu_519_p2_carry[1]),
        .O(\SRL_SIG_reg[1][22]_5 [0]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_fu_305_p2_carry_i_1
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(icmp_ln890_fu_305_p2_carry[6]),
        .I4(icmp_ln890_fu_305_p2_carry[7]),
        .I5(rgb2hsv_data_dout[15]),
        .O(\SRL_SIG_reg[0][14]_0 [3]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_fu_305_p2_carry_i_2
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(icmp_ln890_fu_305_p2_carry[4]),
        .I4(icmp_ln890_fu_305_p2_carry[5]),
        .I5(rgb2hsv_data_dout[13]),
        .O(\SRL_SIG_reg[0][14]_0 [2]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_fu_305_p2_carry_i_3
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(icmp_ln890_fu_305_p2_carry[2]),
        .I4(icmp_ln890_fu_305_p2_carry[3]),
        .I5(rgb2hsv_data_dout[11]),
        .O(\SRL_SIG_reg[0][14]_0 [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln890_fu_305_p2_carry_i_4
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(icmp_ln890_fu_305_p2_carry[0]),
        .I4(icmp_ln890_fu_305_p2_carry[1]),
        .I5(rgb2hsv_data_dout[9]),
        .O(\SRL_SIG_reg[0][14]_0 [0]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_fu_305_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_fu_305_p2_carry[6]),
        .I4(rgb2hsv_data_dout[15]),
        .I5(icmp_ln890_fu_305_p2_carry[7]),
        .O(\SRL_SIG_reg[1][14]_0 [3]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_fu_305_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_fu_305_p2_carry[4]),
        .I4(rgb2hsv_data_dout[13]),
        .I5(icmp_ln890_fu_305_p2_carry[5]),
        .O(\SRL_SIG_reg[1][14]_0 [2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_fu_305_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_fu_305_p2_carry[2]),
        .I4(rgb2hsv_data_dout[11]),
        .I5(icmp_ln890_fu_305_p2_carry[3]),
        .O(\SRL_SIG_reg[1][14]_0 [1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln890_fu_305_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(shiftReg_addr),
        .I3(icmp_ln890_fu_305_p2_carry[0]),
        .I4(rgb2hsv_data_dout[9]),
        .I5(icmp_ln890_fu_305_p2_carry[1]),
        .O(\SRL_SIG_reg[1][14]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 
       (.I0(\and_ln1348_1_reg_709_reg[0] ),
        .I1(\and_ln1348_1_reg_709_reg[0]_0 ),
        .I2(\and_ln1348_1_reg_709_reg[0]_1 ),
        .I3(CO),
        .I4(\and_ln1348_1_reg_709_reg[0]_2 ),
        .I5(\and_ln1348_1_reg_709_reg[0]_3 ),
        .O(and_ln1348_1_fu_373_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 
       (.I0(\and_ln1348_3_reg_714_reg[0] ),
        .I1(\and_ln1348_3_reg_714_reg[0]_0 ),
        .I2(\and_ln1348_3_reg_714_reg[0]_1 ),
        .I3(\and_ln1348_3_reg_714_reg[0]_2 ),
        .I4(\and_ln1348_3_reg_714_reg[0]_3 ),
        .I5(\and_ln1348_3_reg_714_reg[0]_4 ),
        .O(and_ln1348_3_fu_469_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 
       (.I0(\and_ln1348_5_reg_719_reg[0] ),
        .I1(\and_ln1348_5_reg_719_reg[0]_0 ),
        .I2(\and_ln1348_5_reg_719_reg[0]_1 ),
        .I3(\and_ln1348_5_reg_719_reg[0]_2 ),
        .I4(\and_ln1348_5_reg_719_reg[0]_3 ),
        .I5(\and_ln1348_5_reg_719_reg[0]_4 ),
        .O(and_ln1348_5_fu_565_p2));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w24_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w24_d2_S_shiftReg_17
   (imgInput_data_dout,
    \b_V_reg_677_reg[0] ,
    \b_V_reg_677_reg[0]_0 ,
    E,
    D,
    ap_clk);
  output [23:0]imgInput_data_dout;
  input \b_V_reg_677_reg[0] ;
  input \b_V_reg_677_reg[0]_0 ;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \b_V_reg_677_reg[0] ;
  wire \b_V_reg_677_reg[0]_0 ;
  wire [23:0]imgInput_data_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \b_V_reg_677[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \g_V_reg_684[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \r_V_reg_690[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\b_V_reg_677_reg[0] ),
        .I3(\b_V_reg_677_reg[0]_0 ),
        .O(imgInput_data_dout[23]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S
   (imgInput_cols_c20_full_n,
    imgInput_cols_c20_empty_n,
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
    imgInput_cols_c20_dout,
    ap_clk,
    imgInput_rows_c19_empty_n,
    Q,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    ap_rst_n,
    internal_empty_n_reg_0,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    ap_rst_n_inv,
    D);
  output imgInput_cols_c20_full_n;
  output imgInput_cols_c20_empty_n;
  output bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  output [31:0]imgInput_cols_c20_dout;
  input ap_clk;
  input imgInput_rows_c19_empty_n;
  input [0:0]Q;
  input bgr2hsv_9_2160_3840_1_U0_ap_start;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  wire [31:0]imgInput_cols_c20_dout;
  wire imgInput_cols_c20_empty_n;
  wire imgInput_cols_c20_full_n;
  wire imgInput_rows_c19_empty_n;
  wire internal_empty_n_i_1__36_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__36_n_3;
  wire internal_full_n_i_2__46_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_shiftReg_19 U_colordetect_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (imgInput_cols_c20_full_n),
        .ap_clk(ap_clk),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .imgInput_cols_c20_dout(imgInput_cols_c20_dout),
        .p(\mOutPtr_reg_n_3_[0] ),
        .p_0(\mOutPtr_reg_n_3_[1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(imgInput_cols_c20_empty_n),
        .I1(imgInput_rows_c19_empty_n),
        .I2(Q),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .O(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__36
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput_cols_c20_empty_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__36_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_3),
        .Q(imgInput_cols_c20_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__36
       (.I0(internal_full_n_i_2__46_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgInput_cols_c20_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__36_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__46
       (.I0(imgInput_cols_c20_empty_n),
        .I1(imgInput_rows_c19_empty_n),
        .I2(Q),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I4(imgInput_cols_c20_full_n),
        .I5(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(internal_full_n_i_2__46_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__4
       (.I0(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(imgInput_rows_c19_empty_n),
        .I3(imgInput_cols_c20_empty_n),
        .I4(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I5(imgInput_cols_c20_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_3),
        .Q(imgInput_cols_c20_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__15 
       (.I0(imgInput_cols_c20_empty_n),
        .I1(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I2(imgInput_cols_c20_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_cols_c20_full_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I4(imgInput_cols_c20_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_7
   (imgInput_cols_c_full_n,
    imgInput_cols_c_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    ap_rst_n_inv,
    if_din);
  output imgInput_cols_c_full_n;
  output imgInput_cols_c_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input ap_rst_n_inv;
  input [31:0]if_din;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [31:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]if_din;
  wire imgInput_cols_c_empty_n;
  wire imgInput_cols_c_full_n;
  wire internal_empty_n_i_1__23_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__23_n_3;
  wire internal_full_n_i_2__42_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_shiftReg_18 U_colordetect_accel_fifo_w32_d2_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (imgInput_cols_c_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__23
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput_cols_c_empty_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__23_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_3),
        .Q(imgInput_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__23
       (.I0(internal_full_n_i_2__42_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgInput_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__23_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__42
       (.I0(imgInput_cols_c_empty_n),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_cols_c_full_n),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(internal_full_n_i_2__42_n_3));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__2
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I1(imgInput_cols_c_empty_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgInput_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_3),
        .Q(imgInput_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(imgInput_cols_c_empty_n),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_cols_c_full_n),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I2(imgInput_cols_c_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(imgInput_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_8
   (imgInput_rows_c19_full_n,
    imgInput_rows_c19_empty_n,
    imgInput_rows_c19_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    Q,
    imgInput_cols_c20_empty_n,
    ap_rst_n_inv,
    D);
  output imgInput_rows_c19_full_n;
  output imgInput_rows_c19_empty_n;
  output [31:0]imgInput_rows_c19_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input bgr2hsv_9_2160_3840_1_U0_ap_start;
  input [0:0]Q;
  input imgInput_cols_c20_empty_n;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
  wire imgInput_cols_c20_empty_n;
  wire [31:0]imgInput_rows_c19_dout;
  wire imgInput_rows_c19_empty_n;
  wire imgInput_rows_c19_full_n;
  wire internal_empty_n_i_1__35_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__35_n_3;
  wire internal_full_n_i_2__47_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__14_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_shiftReg_16 U_colordetect_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (imgInput_rows_c19_full_n),
        .ap_clk(ap_clk),
        .axis2xfMat_24_9_2160_3840_1_U0_img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .imgInput_rows_c19_dout(imgInput_rows_c19_dout),
        .p__0(\mOutPtr_reg_n_3_[0] ),
        .p__0_0(\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__35
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput_rows_c19_empty_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__35_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_3),
        .Q(imgInput_rows_c19_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n_i_2__47_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgInput_rows_c19_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__35_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__47
       (.I0(imgInput_rows_c19_empty_n),
        .I1(imgInput_cols_c20_empty_n),
        .I2(Q),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I4(imgInput_rows_c19_full_n),
        .I5(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(internal_full_n_i_2__47_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__3
       (.I0(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(imgInput_cols_c20_empty_n),
        .I3(imgInput_rows_c19_empty_n),
        .I4(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I5(imgInput_rows_c19_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_3),
        .Q(imgInput_rows_c19_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__14 
       (.I0(imgInput_rows_c19_empty_n),
        .I1(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I2(imgInput_rows_c19_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_rows_c19_full_n),
        .I3(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
        .I4(imgInput_rows_c19_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_9
   (imgInput_rows_c_full_n,
    imgInput_rows_c_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    ap_rst_n_inv,
    if_din);
  output imgInput_rows_c_full_n;
  output imgInput_rows_c_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input ap_rst_n_inv;
  input [31:0]if_din;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [31:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]if_din;
  wire imgInput_rows_c_empty_n;
  wire imgInput_rows_c_full_n;
  wire internal_empty_n_i_1__22_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__22_n_3;
  wire internal_full_n_i_2__43_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_shiftReg U_colordetect_accel_fifo_w32_d2_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (imgInput_rows_c_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput_rows_c_empty_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__22_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_3),
        .Q(imgInput_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n_i_2__43_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgInput_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__22_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__43
       (.I0(imgInput_rows_c_empty_n),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_rows_c_full_n),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(internal_full_n_i_2__43_n_3));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I1(imgInput_rows_c_empty_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgInput_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_3),
        .Q(imgInput_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__1 
       (.I0(imgInput_rows_c_empty_n),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I2(imgInput_rows_c_full_n),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I2(imgInput_rows_c_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .I4(imgInput_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_shiftReg
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    if_din,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]if_din;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_185[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_shiftReg_16
   (imgInput_rows_c19_dout,
    \SRL_SIG_reg[1][0]_0 ,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    p__0,
    p__0_0,
    D,
    ap_clk);
  output [31:0]imgInput_rows_c19_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input p__0;
  input p__0_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]imgInput_rows_c19_dout;
  wire p__0;
  wire p__0_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_10
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_11
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_12
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_13
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_14
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_15
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_16
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_17
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_3
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_4
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_5
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_6
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p__0_i_9
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_10
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_11
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_12
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_13
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_14
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_15
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_9
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(p__0),
        .I3(p__0_0),
        .O(imgInput_rows_c19_dout[23]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_shiftReg_18
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    if_din,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]if_din;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_190[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d2_S_shiftReg_19
   (imgInput_cols_c20_dout,
    \SRL_SIG_reg[1][0]_0 ,
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
    p,
    p_0,
    D,
    ap_clk);
  output [31:0]imgInput_cols_c20_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  input p;
  input p_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
  wire [31:0]imgInput_cols_c20_dout;
  wire p;
  wire p_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_10
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_11
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_12
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_13
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_14
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_15
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    mul_ln73_reg_663_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_16
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_17
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_18
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_19
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_20
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_21
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_22
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_23
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_24
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_25
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_26
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_27
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_28
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_29
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_30
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_31
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_32
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p),
        .I3(p_0),
        .O(imgInput_cols_c20_dout[0]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d4_S
   (rgb2hsv_cols_c_full_n,
    rgb2hsv_cols_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    \SRL_SIG_reg[0][15] ,
    ap_rst_n_inv);
  output rgb2hsv_cols_c_full_n;
  output rgb2hsv_cols_c_empty_n;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input ap_rst_n_inv;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__48_n_3;
  wire internal_full_n_i_1__48_n_3;
  wire internal_full_n_i_2__40_n_3;
  wire internal_full_n_i_3__9_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [15:0]out;
  wire rgb2hsv_cols_c_empty_n;
  wire rgb2hsv_cols_c_full_n;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d4_S_shiftReg_14 U_colordetect_accel_fifo_w32_d4_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (rgb2hsv_cols_c_full_n),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__48
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(rgb2hsv_cols_c_empty_n),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__9_n_3),
        .O(internal_empty_n_i_1__48_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__48_n_3),
        .Q(rgb2hsv_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__48
       (.I0(internal_full_n_i_2__40_n_3),
        .I1(internal_full_n_i_3__9_n_3),
        .I2(mOutPtr[1]),
        .I3(rgb2hsv_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__48_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__40
       (.I0(rgb2hsv_cols_c_empty_n),
        .I1(shiftReg_ce),
        .I2(rgb2hsv_cols_c_full_n),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(internal_full_n_i_2__40_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_4
       (.I0(shiftReg_ce),
        .I1(rgb2hsv_cols_c_empty_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(rgb2hsv_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__48_n_3),
        .Q(rgb2hsv_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(rgb2hsv_cols_c_empty_n),
        .I1(shiftReg_ce),
        .I2(rgb2hsv_cols_c_full_n),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I2(rgb2hsv_cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(rgb2hsv_cols_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(rgb2hsv_cols_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d4_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d4_S_13
   (rgb2hsv_rows_c_full_n,
    rgb2hsv_rows_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    Q,
    ap_rst_n_inv);
  output rgb2hsv_rows_c_full_n;
  output rgb2hsv_rows_c_empty_n;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [15:0]Q;
  input ap_rst_n_inv;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__49_n_3;
  wire internal_full_n_i_1__49_n_3;
  wire internal_full_n_i_2__41_n_3;
  wire internal_full_n_i_3__8_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [15:0]out;
  wire rgb2hsv_rows_c_empty_n;
  wire rgb2hsv_rows_c_full_n;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d4_S_shiftReg U_colordetect_accel_fifo_w32_d4_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(Q),
        .\SRL_SIG_reg[0][0] (rgb2hsv_rows_c_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__49
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(rgb2hsv_rows_c_empty_n),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__8_n_3),
        .O(internal_empty_n_i_1__49_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__49_n_3),
        .Q(rgb2hsv_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__49
       (.I0(internal_full_n_i_2__41_n_3),
        .I1(internal_full_n_i_3__8_n_3),
        .I2(mOutPtr[1]),
        .I3(rgb2hsv_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__49_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__41
       (.I0(rgb2hsv_rows_c_empty_n),
        .I1(shiftReg_ce),
        .I2(rgb2hsv_rows_c_full_n),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(internal_full_n_i_2__41_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__8
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_4__0
       (.I0(shiftReg_ce),
        .I1(rgb2hsv_rows_c_empty_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(rgb2hsv_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__49_n_3),
        .Q(rgb2hsv_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(rgb2hsv_rows_c_empty_n),
        .I1(shiftReg_ce),
        .I2(rgb2hsv_rows_c_full_n),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I2(rgb2hsv_rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(rgb2hsv_rows_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(rgb2hsv_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d4_S_shiftReg
   (out,
    \SRL_SIG_reg[0][0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    mOutPtr,
    Q,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[0][0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [15:0]Q;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [15:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d4_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d4_S_shiftReg_14
   (out,
    \SRL_SIG_reg[0][0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    mOutPtr,
    \SRL_SIG_reg[0][15] ,
    ap_clk);
  output [15:0]out;
  input \SRL_SIG_reg[0][0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire \SRL_SIG_reg[0][0] ;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce_0;

  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(\SRL_SIG_reg[0][15] [9]),
        .Q(out[9]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d5_S
   (out,
    imgHelper1_cols_c_full_n,
    imgHelper1_cols_c_empty_n,
    if_din,
    ap_clk,
    ap_rst_n_inv,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start,
    imgHelper1_rows_c_empty_n,
    Q,
    ap_rst_n,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read);
  output [15:0]out;
  output imgHelper1_cols_c_full_n;
  output imgHelper1_cols_c_empty_n;
  input [15:0]if_din;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  input imgHelper1_rows_c_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read;
  wire [15:0]if_din;
  wire imgHelper1_cols_c_empty_n;
  wire imgHelper1_cols_c_full_n;
  wire imgHelper1_rows_c_empty_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__25_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__25_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__20_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_2__0_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d5_S_shiftReg_27 U_colordetect_accel_fifo_w32_d5_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .out(out),
        .\trunc_ln345_reg_67_reg[0] (imgHelper1_cols_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(imgHelper1_cols_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgHelper1_cols_c_empty_n),
        .I4(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__25_n_3));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__20
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_3),
        .Q(imgHelper1_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .I3(imgHelper1_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper1_cols_c_full_n),
        .O(internal_full_n_i_1__25_n_3));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__21
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_3),
        .Q(imgHelper1_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__0 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgHelper1_cols_c_full_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .I3(imgHelper1_rows_c_empty_n),
        .I4(Q),
        .I5(imgHelper1_cols_c_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__1 
       (.I0(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .I1(imgHelper1_rows_c_empty_n),
        .I2(Q),
        .I3(imgHelper1_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper1_cols_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_1__20_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[3]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d5_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d5_S_0
   (out,
    imgHelper1_rows_c_full_n,
    imgHelper1_rows_c_empty_n,
    if_din,
    ap_clk,
    ap_rst_n_inv,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start,
    imgHelper1_cols_c_empty_n,
    Q,
    ap_rst_n,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read);
  output [15:0]out;
  output imgHelper1_rows_c_full_n;
  output imgHelper1_rows_c_empty_n;
  input [15:0]if_din;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  input imgHelper1_cols_c_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read;
  wire [15:0]if_din;
  wire imgHelper1_cols_c_empty_n;
  wire imgHelper1_rows_c_empty_n;
  wire imgHelper1_rows_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__24_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__24_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__21_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[3]_i_2_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d5_S_shiftReg U_colordetect_accel_fifo_w32_d5_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .out(out),
        .\trunc_ln344_reg_62_reg[0] (imgHelper1_rows_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__24
       (.I0(ap_rst_n),
        .I1(imgHelper1_rows_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgHelper1_rows_c_empty_n),
        .I4(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__24_n_3));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__19
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_3),
        .Q(imgHelper1_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__24
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .I3(imgHelper1_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper1_rows_c_full_n),
        .O(internal_full_n_i_1__24_n_3));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__20
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_3),
        .Q(imgHelper1_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgHelper1_rows_c_full_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .I3(imgHelper1_cols_c_empty_n),
        .I4(Q),
        .I5(imgHelper1_rows_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .I1(imgHelper1_cols_c_empty_n),
        .I2(Q),
        .I3(imgHelper1_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper1_rows_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1__21_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_2_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d5_S_shiftReg
   (out,
    \trunc_ln344_reg_62_reg[0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    Q,
    if_din,
    ap_clk);
  output [15:0]out;
  input \trunc_ln344_reg_62_reg[0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [3:0]Q;
  input [15:0]if_din;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]if_din;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \trunc_ln344_reg_62_reg[0] ;

  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\trunc_ln344_reg_62_reg[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d5_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d5_S_shiftReg_27
   (out,
    \trunc_ln345_reg_67_reg[0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    Q,
    if_din,
    ap_clk);
  output [15:0]out;
  input \trunc_ln345_reg_67_reg[0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [3:0]Q;
  input [15:0]if_din;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]if_din;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \trunc_ln345_reg_67_reg[0] ;

  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(\trunc_ln345_reg_67_reg[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d6_S
   (imgHelper2_cols_c_full_n,
    imgHelper2_cols_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    mOutPtr110_out,
    if_din,
    ap_rst_n_inv,
    E);
  output imgHelper2_cols_c_full_n;
  output imgHelper2_cols_c_empty_n;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input mOutPtr110_out;
  input [15:0]if_din;
  input ap_rst_n_inv;
  input [0:0]E;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read;
  wire [15:0]if_din;
  wire imgHelper2_cols_c_empty_n;
  wire imgHelper2_cols_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__27_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__27_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__18_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_2__2_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d6_S_shiftReg_25 U_colordetect_accel_fifo_w32_d6_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .out(out),
        .\trunc_ln341_reg_67_reg[0] (imgHelper2_cols_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(imgHelper2_cols_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgHelper2_cols_c_empty_n),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__27_n_3));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__22
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_3),
        .Q(imgHelper2_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read),
        .I3(imgHelper2_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper2_cols_c_full_n),
        .O(internal_full_n_i_1__27_n_3));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__23
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_3),
        .Q(imgHelper2_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__18_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__2_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d6_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d6_S_2
   (Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    E,
    imgHelper2_rows_c_empty_n,
    mOutPtr110_out,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg,
    ap_rst_n_0,
    out,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle,
    rgb2hsv_rows_c_full_n,
    imgInput_cols_c_full_n,
    imgHelper1_rows_c_full_n,
    rgb2hsv_cols_c_full_n,
    start_once_reg_reg,
    imgHelper1_cols_c_full_n,
    imgHelper3_rows_c_full_n,
    imgHelper2_cols_c_full_n,
    imgInput_rows_c_full_n,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start,
    Q,
    imgHelper2_cols_c_empty_n,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    ap_rst_n,
    ap_sync_ready,
    ap_start,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg,
    if_din,
    ap_clk,
    ap_rst_n_inv,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read);
  output Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output [0:0]E;
  output imgHelper2_rows_c_empty_n;
  output mOutPtr110_out;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg;
  output ap_rst_n_0;
  output [15:0]out;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle;
  input rgb2hsv_rows_c_full_n;
  input imgInput_cols_c_full_n;
  input imgHelper1_rows_c_full_n;
  input rgb2hsv_cols_c_full_n;
  input start_once_reg_reg;
  input imgHelper1_cols_c_full_n;
  input imgHelper3_rows_c_full_n;
  input imgHelper2_cols_c_full_n;
  input imgInput_rows_c_full_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  input [0:0]Q;
  input imgHelper2_cols_c_empty_n;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input ap_rst_n;
  input ap_sync_ready;
  input ap_start;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  input [15:0]if_din;
  input ap_clk;
  input ap_rst_n_inv;
  input dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read;
  wire [15:0]if_din;
  wire imgHelper1_cols_c_full_n;
  wire imgHelper1_rows_c_full_n;
  wire imgHelper2_cols_c_empty_n;
  wire imgHelper2_cols_c_full_n;
  wire imgHelper2_rows_c_empty_n;
  wire imgHelper2_rows_c_full_n;
  wire imgHelper3_rows_c_full_n;
  wire imgInput_cols_c_full_n;
  wire imgInput_rows_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__26_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__26_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__19_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_2__1_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire rgb2hsv_cols_c_full_n;
  wire rgb2hsv_rows_c_full_n;
  wire start_once_reg_i_5_n_3;
  wire start_once_reg_reg;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d6_S_shiftReg U_colordetect_accel_fifo_w32_d6_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .imgHelper2_rows_c_full_n(imgHelper2_rows_c_full_n),
        .out(out),
        .\trunc_ln340_reg_62_reg[0] (Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_i_1
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(ap_start),
        .O(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h0200AA00)) 
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg),
        .I4(ap_start),
        .O(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_3
       (.I0(internal_full_n_reg_0),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle),
        .O(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(imgHelper2_rows_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgHelper2_rows_c_empty_n),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__26_n_3));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__17
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgInput_rows_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__18
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgInput_cols_c_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__21
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_3),
        .Q(imgHelper2_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read),
        .I3(imgHelper2_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper2_rows_c_full_n),
        .O(internal_full_n_i_1__26_n_3));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__22
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_3),
        .Q(imgHelper2_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out_0),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out_0),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(rgb2hsv_cols_c_full_n),
        .O(internal_full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__0 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(rgb2hsv_rows_c_full_n),
        .O(internal_full_n_reg_4));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgHelper2_rows_c_full_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .I3(imgHelper2_cols_c_empty_n),
        .I4(Q),
        .I5(imgHelper2_rows_c_empty_n),
        .O(\mOutPtr[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgHelper2_cols_c_full_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .I3(imgHelper2_rows_c_empty_n),
        .I4(Q),
        .I5(imgHelper2_cols_c_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out_0),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__2 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .I1(imgHelper2_cols_c_empty_n),
        .I2(Q),
        .I3(imgHelper2_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper2_rows_c_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__3 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .I1(imgHelper2_rows_c_empty_n),
        .I2(Q),
        .I3(imgHelper2_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper2_cols_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_1__19_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[3]_i_2__1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    start_once_reg_i_3
       (.I0(start_once_reg_i_5_n_3),
        .I1(rgb2hsv_rows_c_full_n),
        .I2(imgInput_cols_c_full_n),
        .I3(imgHelper1_rows_c_full_n),
        .I4(rgb2hsv_cols_c_full_n),
        .I5(start_once_reg_reg),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_once_reg_i_5
       (.I0(imgHelper2_rows_c_full_n),
        .I1(imgHelper1_cols_c_full_n),
        .I2(imgHelper3_rows_c_full_n),
        .I3(imgHelper2_cols_c_full_n),
        .O(start_once_reg_i_5_n_3));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d6_S_shiftReg
   (out,
    imgHelper2_rows_c_full_n,
    \trunc_ln340_reg_62_reg[0] ,
    Q,
    if_din,
    ap_clk);
  output [15:0]out;
  input imgHelper2_rows_c_full_n;
  input \trunc_ln340_reg_62_reg[0] ;
  input [3:0]Q;
  input [15:0]if_din;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]if_din;
  wire imgHelper2_rows_c_full_n;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \trunc_ln340_reg_62_reg[0] ;

  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(imgHelper2_rows_c_full_n),
        .I1(\trunc_ln340_reg_62_reg[0] ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_rows_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d6_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d6_S_shiftReg_25
   (out,
    \trunc_ln341_reg_67_reg[0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    Q,
    if_din,
    ap_clk);
  output [15:0]out;
  input \trunc_ln341_reg_67_reg[0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [3:0]Q;
  input [15:0]if_din;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]if_din;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \trunc_ln341_reg_67_reg[0] ;

  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(\trunc_ln341_reg_67_reg[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\imgHelper2_cols_c_U/U_colordetect_accel_fifo_w32_d6_S_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d7_S
   (out,
    imgHelper3_cols_c_full_n,
    imgHelper3_cols_c_empty_n,
    if_din,
    ap_clk,
    ap_rst_n_inv,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    imgHelper3_rows_c_empty_n,
    Q,
    ap_rst_n,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read);
  output [15:0]out;
  output imgHelper3_cols_c_full_n;
  output imgHelper3_cols_c_empty_n;
  input [15:0]if_din;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input imgHelper3_rows_c_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire [15:0]if_din;
  wire imgHelper3_cols_c_empty_n;
  wire imgHelper3_cols_c_full_n;
  wire imgHelper3_rows_c_empty_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__29_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__29_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__16_n_3 ;
  wire \mOutPtr[2]_i_1__4_n_3 ;
  wire \mOutPtr[3]_i_1__4_n_3 ;
  wire \mOutPtr[3]_i_2__4_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d7_S_shiftReg_23 U_colordetect_accel_fifo_w32_d7_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .out(out),
        .\trunc_ln341_reg_67_reg[0] (imgHelper3_cols_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(imgHelper3_cols_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgHelper3_cols_c_empty_n),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__29_n_3));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__24
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_3),
        .Q(imgHelper3_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I3(imgHelper3_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper3_cols_c_full_n),
        .O(internal_full_n_i_1__29_n_3));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__25
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_3),
        .Q(imgHelper3_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__4 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgHelper3_cols_c_full_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I3(imgHelper3_rows_c_empty_n),
        .I4(Q),
        .I5(imgHelper3_cols_c_empty_n),
        .O(\mOutPtr[3]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__4_n_3 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__5 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I1(imgHelper3_rows_c_empty_n),
        .I2(Q),
        .I3(imgHelper3_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper3_cols_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_3 ),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_3 ),
        .D(\mOutPtr[1]_i_1__16_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_3 ),
        .D(\mOutPtr[2]_i_1__4_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_3 ),
        .D(\mOutPtr[3]_i_2__4_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d7_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d7_S_4
   (out,
    imgHelper3_rows_c_full_n,
    imgHelper3_rows_c_empty_n,
    if_din,
    ap_clk,
    ap_rst_n_inv,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    imgHelper3_cols_c_empty_n,
    Q,
    ap_rst_n,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read);
  output [15:0]out;
  output imgHelper3_rows_c_full_n;
  output imgHelper3_rows_c_empty_n;
  input [15:0]if_din;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input imgHelper3_cols_c_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire [15:0]if_din;
  wire imgHelper3_cols_c_empty_n;
  wire imgHelper3_rows_c_empty_n;
  wire imgHelper3_rows_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__28_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__28_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__17_n_3 ;
  wire \mOutPtr[2]_i_1__3_n_3 ;
  wire \mOutPtr[3]_i_1__3_n_3 ;
  wire \mOutPtr[3]_i_2__3_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d7_S_shiftReg U_colordetect_accel_fifo_w32_d7_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .out(out),
        .\trunc_ln340_reg_62_reg[0] (imgHelper3_rows_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(imgHelper3_rows_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgHelper3_rows_c_empty_n),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__28_n_3));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__23
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_3),
        .Q(imgHelper3_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I3(imgHelper3_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper3_rows_c_full_n),
        .O(internal_full_n_i_1__28_n_3));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__24
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_3),
        .Q(imgHelper3_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__3 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgHelper3_rows_c_full_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I3(imgHelper3_cols_c_empty_n),
        .I4(Q),
        .I5(imgHelper3_rows_c_empty_n),
        .O(\mOutPtr[3]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__4 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I1(imgHelper3_cols_c_empty_n),
        .I2(Q),
        .I3(imgHelper3_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper3_rows_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_1__17_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[2]_i_1__3_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[3]_i_2__3_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d7_S_shiftReg
   (out,
    \trunc_ln340_reg_62_reg[0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    Q,
    if_din,
    ap_clk);
  output [15:0]out;
  input \trunc_ln340_reg_62_reg[0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [3:0]Q;
  input [15:0]if_din;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]if_din;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \trunc_ln340_reg_62_reg[0] ;

  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(\trunc_ln340_reg_62_reg[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_rows_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d7_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d7_S_shiftReg_23
   (out,
    \trunc_ln341_reg_67_reg[0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    Q,
    if_din,
    ap_clk);
  output [15:0]out;
  input \trunc_ln341_reg_67_reg[0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [3:0]Q;
  input [15:0]if_din;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]if_din;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \trunc_ln341_reg_67_reg[0] ;

  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__0 
       (.I0(\trunc_ln341_reg_67_reg[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\imgHelper3_cols_c_U/U_colordetect_accel_fifo_w32_d7_S_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d8_S
   (internal_full_n_reg_0,
    out,
    imgHelper4_cols_c_empty_n,
    imgOutput_rows_c_full_n,
    imgHelper3_cols_c_full_n,
    imgHelper4_rows_c_full_n,
    imgInput_rows_c_full_n,
    imgOutput_cols_c_full_n,
    \trunc_ln345_reg_67_reg[15] ,
    ap_clk,
    ap_rst_n_inv,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    imgHelper4_rows_c_empty_n,
    Q,
    ap_rst_n,
    erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read);
  output internal_full_n_reg_0;
  output [15:0]out;
  output imgHelper4_cols_c_empty_n;
  input imgOutput_rows_c_full_n;
  input imgHelper3_cols_c_full_n;
  input imgHelper4_rows_c_full_n;
  input imgInput_rows_c_full_n;
  input imgOutput_cols_c_full_n;
  input [15:0]\trunc_ln345_reg_67_reg[15] ;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input imgHelper4_rows_c_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire imgHelper3_cols_c_full_n;
  wire imgHelper4_cols_c_empty_n;
  wire imgHelper4_cols_c_full_n;
  wire imgHelper4_rows_c_empty_n;
  wire imgHelper4_rows_c_full_n;
  wire imgInput_rows_c_full_n;
  wire imgOutput_cols_c_full_n;
  wire imgOutput_rows_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__31_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__31_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__14_n_3 ;
  wire \mOutPtr[2]_i_1__6_n_3 ;
  wire \mOutPtr[3]_i_1__6_n_3 ;
  wire \mOutPtr[3]_i_2__6_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire [15:0]\trunc_ln345_reg_67_reg[15] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d8_S_shiftReg_21 U_colordetect_accel_fifo_w32_d8_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .imgHelper4_cols_c_full_n(imgHelper4_cols_c_full_n),
        .out(out),
        .\trunc_ln345_reg_67_reg[15] (\trunc_ln345_reg_67_reg[15] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__31
       (.I0(ap_rst_n),
        .I1(imgHelper4_cols_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgHelper4_cols_c_empty_n),
        .I4(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__31_n_3));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__26
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_3),
        .Q(imgHelper4_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__31
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I3(imgHelper4_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper4_cols_c_full_n),
        .O(internal_full_n_i_1__31_n_3));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__27
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_3),
        .Q(imgHelper4_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__6_n_3 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__6 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgHelper4_cols_c_full_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I3(imgHelper4_rows_c_empty_n),
        .I4(Q),
        .I5(imgHelper4_cols_c_empty_n),
        .O(\mOutPtr[3]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__6 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__6_n_3 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__7 
       (.I0(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I1(imgHelper4_rows_c_empty_n),
        .I2(Q),
        .I3(imgHelper4_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper4_cols_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_3 ),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_3 ),
        .D(\mOutPtr[1]_i_1__14_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_3 ),
        .D(\mOutPtr[2]_i_1__6_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_3 ),
        .D(\mOutPtr[3]_i_2__6_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    start_once_reg_i_6
       (.I0(imgHelper4_cols_c_full_n),
        .I1(imgOutput_rows_c_full_n),
        .I2(imgHelper3_cols_c_full_n),
        .I3(imgHelper4_rows_c_full_n),
        .I4(imgInput_rows_c_full_n),
        .I5(imgOutput_cols_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d8_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d8_S_6
   (out,
    imgHelper4_rows_c_full_n,
    imgHelper4_rows_c_empty_n,
    Q,
    ap_clk,
    ap_rst_n_inv,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    imgHelper4_cols_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read);
  output [15:0]out;
  output imgHelper4_rows_c_full_n;
  output imgHelper4_rows_c_empty_n;
  input [15:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input imgHelper4_cols_c_empty_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire imgHelper4_cols_c_empty_n;
  wire imgHelper4_rows_c_empty_n;
  wire imgHelper4_rows_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__30_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__30_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__15_n_3 ;
  wire \mOutPtr[2]_i_1__5_n_3 ;
  wire \mOutPtr[3]_i_1__5_n_3 ;
  wire \mOutPtr[3]_i_2__5_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [15:0]out;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d8_S_shiftReg U_colordetect_accel_fifo_w32_d8_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .out(out),
        .\trunc_ln344_reg_62_reg[0] (imgHelper4_rows_c_full_n),
        .\trunc_ln344_reg_62_reg[15] (Q));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__30
       (.I0(ap_rst_n),
        .I1(imgHelper4_rows_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgHelper4_rows_c_empty_n),
        .I4(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__30_n_3));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__25
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_3),
        .Q(imgHelper4_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__30
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I3(imgHelper4_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper4_rows_c_full_n),
        .O(internal_full_n_i_1__30_n_3));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__26
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_3),
        .Q(imgHelper4_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__5 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgHelper4_rows_c_full_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I3(imgHelper4_cols_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(imgHelper4_rows_c_empty_n),
        .O(\mOutPtr[3]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__5 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__5_n_3 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__6 
       (.I0(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I1(imgHelper4_cols_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(imgHelper4_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgHelper4_rows_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_3 ),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_3 ),
        .D(\mOutPtr[1]_i_1__15_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_3 ),
        .D(\mOutPtr[2]_i_1__5_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_3 ),
        .D(\mOutPtr[3]_i_2__5_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d8_S_shiftReg
   (out,
    \trunc_ln344_reg_62_reg[0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    Q,
    \trunc_ln344_reg_62_reg[15] ,
    ap_clk);
  output [15:0]out;
  input \trunc_ln344_reg_62_reg[0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [3:0]Q;
  input [15:0]\trunc_ln344_reg_62_reg[15] ;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \trunc_ln344_reg_62_reg[0] ;
  wire [15:0]\trunc_ln344_reg_62_reg[15] ;

  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(\trunc_ln344_reg_62_reg[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_rows_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln344_reg_62_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d8_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d8_S_shiftReg_21
   (out,
    imgHelper4_cols_c_full_n,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    Q,
    \trunc_ln345_reg_67_reg[15] ,
    ap_clk);
  output [15:0]out;
  input imgHelper4_cols_c_full_n;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [3:0]Q;
  input [15:0]\trunc_ln345_reg_67_reg[15] ;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire imgHelper4_cols_c_full_n;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [15:0]\trunc_ln345_reg_67_reg[15] ;

  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__0 
       (.I0(imgHelper4_cols_c_full_n),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\imgHelper4_cols_c_U/U_colordetect_accel_fifo_w32_d8_S_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\trunc_ln345_reg_67_reg[15] [9]),
        .Q(out[9]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d9_S
   (out,
    imgOutput_cols_c_full_n,
    imgOutput_cols_c_empty_n,
    \cols_reg_215_reg[31] ,
    ap_clk,
    ap_rst_n_inv,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    imgOutput_rows_c_empty_n,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    Q,
    ap_rst_n,
    xfMat2axis_24_0_2160_3840_1_U0_img_rows_read);
  output [31:0]out;
  output imgOutput_cols_c_full_n;
  output imgOutput_cols_c_empty_n;
  input [31:0]\cols_reg_215_reg[31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input imgOutput_rows_c_empty_n;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input xfMat2axis_24_0_2160_3840_1_U0_img_rows_read;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]\cols_reg_215_reg[31] ;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_cols_c_full_n;
  wire imgOutput_rows_c_empty_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__33_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__33_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_1__12_n_3 ;
  wire \mOutPtr[2]_i_1__8_n_3 ;
  wire \mOutPtr[3]_i_1__8_n_3 ;
  wire \mOutPtr[4]_i_1__0_n_3 ;
  wire \mOutPtr[4]_i_2__0_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire [31:0]out;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_img_rows_read;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d9_S_shiftReg_15 U_colordetect_accel_fifo_w32_d9_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\cols_reg_215_reg[0] (imgOutput_cols_c_full_n),
        .\cols_reg_215_reg[31] (\cols_reg_215_reg[31] ),
        .out(out));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__33
       (.I0(ap_rst_n),
        .I1(imgOutput_cols_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgOutput_cols_c_empty_n),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__33_n_3));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__28
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_3),
        .Q(imgOutput_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__33
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read),
        .I3(imgOutput_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgOutput_cols_c_full_n),
        .O(internal_full_n_i_1__33_n_3));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__29
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_3),
        .Q(imgOutput_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__8 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__8_n_3 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[4]_i_1__0 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgOutput_cols_c_full_n),
        .I2(imgOutput_rows_c_empty_n),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I4(Q),
        .I5(imgOutput_cols_c_empty_n),
        .O(\mOutPtr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[4]_i_3__0 
       (.I0(imgOutput_rows_c_empty_n),
        .I1(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I2(Q),
        .I3(imgOutput_cols_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgOutput_cols_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_1__12_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[2]_i_1__8_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[3]_i_1__8_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[4]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d9_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d9_S_11
   (out,
    imgOutput_rows_c_full_n,
    imgOutput_rows_c_empty_n,
    Q,
    ap_clk,
    ap_rst_n_inv,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    imgOutput_cols_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    xfMat2axis_24_0_2160_3840_1_U0_img_rows_read);
  output [31:0]out;
  output imgOutput_rows_c_full_n;
  output imgOutput_rows_c_empty_n;
  input [31:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input imgOutput_cols_c_empty_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input xfMat2axis_24_0_2160_3840_1_U0_img_rows_read;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_rows_c_empty_n;
  wire imgOutput_rows_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__32_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__32_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__13_n_3 ;
  wire \mOutPtr[2]_i_1__7_n_3 ;
  wire \mOutPtr[3]_i_1__7_n_3 ;
  wire \mOutPtr[4]_i_1_n_3 ;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [31:0]out;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_img_rows_read;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d9_S_shiftReg U_colordetect_accel_fifo_w32_d9_S_ram
       (.Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .out(out),
        .\rows_reg_210_reg[0] (imgOutput_rows_c_full_n),
        .\rows_reg_210_reg[31] (Q));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(imgOutput_rows_c_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I3(imgOutput_rows_c_empty_n),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__32_n_3));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__27
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_3),
        .Q(imgOutput_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read),
        .I3(imgOutput_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgOutput_rows_c_full_n),
        .O(internal_full_n_i_1__32_n_3));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__28
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_3),
        .Q(imgOutput_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__7 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__7_n_3 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[4]_i_1 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(imgOutput_rows_c_full_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I3(imgOutput_cols_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(imgOutput_rows_c_empty_n),
        .O(\mOutPtr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[4]_i_3 
       (.I0(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I1(imgOutput_cols_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(imgOutput_rows_c_empty_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(imgOutput_rows_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1__13_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1__7_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_1__7_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_3 ),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d9_S_shiftReg
   (out,
    Q,
    \rows_reg_210_reg[0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    \rows_reg_210_reg[31] ,
    ap_clk);
  output [31:0]out;
  input [4:0]Q;
  input \rows_reg_210_reg[0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [31:0]\rows_reg_210_reg[31] ;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [4:0]Q;
  wire \SRL_SIG_reg[8][0]_srl9_i_4_n_3 ;
  wire ap_clk;
  wire [31:0]out;
  wire \rows_reg_210_reg[0] ;
  wire [31:0]\rows_reg_210_reg[31] ;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][0]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][0]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[8][0]_srl9_i_1 
       (.I0(\rows_reg_210_reg[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][10]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][10]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][11]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][11]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][12]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][12]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][13]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][13]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][14]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][14]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][15]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][15]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][16]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][16]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][17]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][17]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][18]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][18]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][19]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][19]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][1]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][1]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][20]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][20]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][21]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][21]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][22]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][22]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][23]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][23]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][24]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][24]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][25]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][25]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][26]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][26]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][27]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][27]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][28]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][28]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][29]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][29]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][2]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][2]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][30]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][30]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][31]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][31]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][3]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][3]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][4]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][4]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][5]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][5]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][6]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][6]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][7]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][7]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][8]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][8]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][9]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][9]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_210_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w32_d9_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w32_d9_S_shiftReg_15
   (out,
    Q,
    \cols_reg_215_reg[0] ,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    \cols_reg_215_reg[31] ,
    ap_clk);
  output [31:0]out;
  input [4:0]Q;
  input \cols_reg_215_reg[0] ;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input [31:0]\cols_reg_215_reg[31] ;
  input ap_clk;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire [4:0]Q;
  wire \SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ;
  wire ap_clk;
  wire \cols_reg_215_reg[0] ;
  wire [31:0]\cols_reg_215_reg[31] ;
  wire [31:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][0]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][0]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[8][0]_srl9_i_1__0 
       (.I0(\cols_reg_215_reg[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_3__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_4__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_5__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][10]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][10]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][11]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][11]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][12]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][12]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][13]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][13]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][14]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][14]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][15]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][15]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][16]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][16]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][17]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][17]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][18]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][18]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][19]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][19]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][1]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][1]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][20]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][20]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][21]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][21]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][22]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][22]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][23]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][23]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][24]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][24]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][25]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][25]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][26]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][26]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][27]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][27]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][28]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][28]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][29]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][29]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][2]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][2]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][30]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][30]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][31]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][31]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][3]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][3]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][4]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][4]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][5]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][5]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][6]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][6]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][7]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][7]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][8]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][8]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_colordetect_accel_fifo_w32_d9_S_ram/SRL_SIG_reg[8][9]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][9]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_3 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_215_reg[31] [9]),
        .Q(out[9]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S
   (imgHelper1_data_full_n,
    imgHelper1_data_empty_n,
    \SRL_SIG_reg[0]_0 ,
    DIADI,
    imgHelper1_data_dout,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    ram_reg,
    ap_rst_n,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    icmp_ln92_reg_705_pp0_iter1_reg,
    \SRL_SIG_reg[1][0]_0 ,
    ap_rst_n_inv);
  output imgHelper1_data_full_n;
  output imgHelper1_data_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]DIADI;
  output [0:0]imgHelper1_data_dout;
  input ap_clk;
  input \SRL_SIG_reg[0][7] ;
  input ram_reg;
  input ap_rst_n;
  input erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read;
  input \mOutPtr_reg[0]_0 ;
  input \SRL_SIG_reg[1][0] ;
  input icmp_ln92_reg_705_pp0_iter1_reg;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_rst_n_inv;

  wire [0:0]DIADI;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read;
  wire icmp_ln92_reg_705_pp0_iter1_reg;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_data_full_n;
  wire internal_empty_n_i_1__38_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__38_n_3;
  wire \mOutPtr[0]_i_1__17_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire ram_reg;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg_26 U_colordetect_accel_fifo_w8_d2_S_ram
       (.DIADI(DIADI),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .ap_clk(ap_clk),
        .icmp_ln92_reg_705_pp0_iter1_reg(icmp_ln92_reg_705_pp0_iter1_reg),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_full_n(imgHelper1_data_full_n),
        .ram_reg(\mOutPtr_reg_n_3_[1] ),
        .ram_reg_0(\mOutPtr_reg_n_3_[0] ),
        .ram_reg_1(ram_reg));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__38
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgHelper1_data_empty_n),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__38_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_3),
        .Q(imgHelper1_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__38
       (.I0(internal_full_n),
        .I1(imgHelper1_data_full_n),
        .I2(ap_rst_n),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read),
        .I4(imgHelper1_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__38_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__31
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_3),
        .Q(imgHelper1_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__17 
       (.I0(imgHelper1_data_empty_n),
        .I1(erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read),
        .I3(imgHelper1_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_1
   (imgHelper2_data_full_n,
    imgHelper2_data_empty_n,
    DIADI,
    \mOutPtr_reg[1]_0 ,
    \cmp_i_i115_i_reg_903_reg[0] ,
    imgHelper2_data_dout,
    ap_clk,
    buf_V_0_address1140_out__0,
    buf_V_1_address11__0,
    ram_reg,
    ap_rst_n,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][7] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0] );
  output imgHelper2_data_full_n;
  output imgHelper2_data_empty_n;
  output [7:0]DIADI;
  output [7:0]\mOutPtr_reg[1]_0 ;
  output [7:0]\cmp_i_i115_i_reg_903_reg[0] ;
  output [7:0]imgHelper2_data_dout;
  input ap_clk;
  input buf_V_0_address1140_out__0;
  input buf_V_1_address11__0;
  input ram_reg;
  input ap_rst_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][7] ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_0 ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0] ;

  wire [7:0]DIADI;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_address1140_out__0;
  wire buf_V_1_address11__0;
  wire [7:0]\cmp_i_i115_i_reg_903_reg[0] ;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read;
  wire [7:0]imgHelper2_data_dout;
  wire imgHelper2_data_empty_n;
  wire imgHelper2_data_full_n;
  wire internal_empty_n_i_1__39_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__39_n_3;
  wire \mOutPtr[0]_i_1__18_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire ram_reg;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg_24 U_colordetect_accel_fifo_w8_d2_S_ram
       (.DIADI(DIADI),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .ap_clk(ap_clk),
        .buf_V_0_address1140_out__0(buf_V_0_address1140_out__0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .\cmp_i_i115_i_reg_903_reg[0] (\cmp_i_i115_i_reg_903_reg[0] ),
        .imgHelper2_data_dout(imgHelper2_data_dout),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .ram_reg(\mOutPtr_reg_n_3_[1] ),
        .ram_reg_0(\mOutPtr_reg_n_3_[0] ),
        .ram_reg_1(ram_reg),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__39
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgHelper2_data_empty_n),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__39_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_3),
        .Q(imgHelper2_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__39
       (.I0(internal_full_n),
        .I1(imgHelper2_data_full_n),
        .I2(ap_rst_n),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read),
        .I4(imgHelper2_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__39_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__32
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_3),
        .Q(imgHelper2_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__18 
       (.I0(imgHelper2_data_empty_n),
        .I1(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read),
        .I3(imgHelper2_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_10
   (imgOutput_data_full_n,
    imgOutput_data_empty_n,
    D,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][7] );
  output imgOutput_data_full_n;
  output imgOutput_data_empty_n;
  output [7:0]D;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput_data_empty_n;
  wire imgOutput_data_full_n;
  wire internal_empty_n_i_1__42_n_3;
  wire internal_full_n_i_1__42_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__21_n_3 ;
  wire \mOutPtr[1]_i_1__11_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg U_colordetect_accel_fifo_w8_d2_S_ram
       (.\B_V_data_1_payload_B_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\B_V_data_1_payload_B_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__42
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgOutput_data_empty_n),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__42_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__42_n_3),
        .Q(imgOutput_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__42
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(imgOutput_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__42_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__42_n_3),
        .Q(imgOutput_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__21 
       (.I0(imgOutput_data_empty_n),
        .I1(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read),
        .I3(imgOutput_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_3
   (imgHelper3_data_full_n,
    imgHelper3_data_empty_n,
    DIADI,
    \mOutPtr_reg[1]_0 ,
    \cmp_i_i115_i_reg_903_reg[0] ,
    imgHelper3_data_dout,
    ap_clk,
    buf_V_0_address1140_out__0,
    buf_V_1_address11__0,
    ram_reg,
    ap_rst_n,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output imgHelper3_data_full_n;
  output imgHelper3_data_empty_n;
  output [7:0]DIADI;
  output [7:0]\mOutPtr_reg[1]_0 ;
  output [7:0]\cmp_i_i115_i_reg_903_reg[0] ;
  output [7:0]imgHelper3_data_dout;
  input ap_clk;
  input buf_V_0_address1140_out__0;
  input buf_V_1_address11__0;
  input ram_reg;
  input ap_rst_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_address1140_out__0;
  wire buf_V_1_address11__0;
  wire [7:0]\cmp_i_i115_i_reg_903_reg[0] ;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read;
  wire [7:0]imgHelper3_data_dout;
  wire imgHelper3_data_empty_n;
  wire imgHelper3_data_full_n;
  wire internal_empty_n_i_1__40_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__40_n_3;
  wire \mOutPtr[0]_i_1__19_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire ram_reg;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg_22 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .ap_clk(ap_clk),
        .buf_V_0_address1140_out__0(buf_V_0_address1140_out__0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .\cmp_i_i115_i_reg_903_reg[0] (\cmp_i_i115_i_reg_903_reg[0] ),
        .imgHelper3_data_dout(imgHelper3_data_dout),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .ram_reg(\mOutPtr_reg_n_3_[1] ),
        .ram_reg_0(\mOutPtr_reg_n_3_[0] ),
        .ram_reg_1(ram_reg));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__40
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgHelper3_data_empty_n),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__40_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_3),
        .Q(imgHelper3_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__40
       (.I0(internal_full_n),
        .I1(imgHelper3_data_full_n),
        .I2(ap_rst_n),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read),
        .I4(imgHelper3_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__40_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__33
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__40_n_3),
        .Q(imgHelper3_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__19 
       (.I0(imgHelper3_data_empty_n),
        .I1(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read),
        .I3(imgHelper3_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_5
   (imgHelper4_data_full_n,
    imgHelper4_data_empty_n,
    DIADI,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_clk,
    buf_V_0_address1139_out__0,
    ram_reg,
    ram_reg_0,
    icmp_ln878_5_reg_930,
    icmp_ln878_4_reg_926,
    buf_V_1_address11__0,
    ap_rst_n,
    erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output imgHelper4_data_full_n;
  output imgHelper4_data_empty_n;
  output [7:0]DIADI;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output [7:0]\mOutPtr_reg[1]_0 ;
  output [7:0]\mOutPtr_reg[1]_1 ;
  input ap_clk;
  input buf_V_0_address1139_out__0;
  input ram_reg;
  input ram_reg_0;
  input icmp_ln878_5_reg_930;
  input icmp_ln878_4_reg_926;
  input buf_V_1_address11__0;
  input ap_rst_n;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_address1139_out__0;
  wire buf_V_1_address11__0;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read;
  wire icmp_ln878_4_reg_926;
  wire icmp_ln878_5_reg_930;
  wire imgHelper4_data_empty_n;
  wire imgHelper4_data_full_n;
  wire internal_empty_n_i_1__41_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__41_n_3;
  wire \mOutPtr[0]_i_1__20_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]\mOutPtr_reg[1]_0 ;
  wire [7:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire ram_reg;
  wire ram_reg_0;
  wire shiftReg_addr;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg_20 U_colordetect_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .buf_V_0_address1139_out__0(buf_V_0_address1139_out__0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .icmp_ln878_4_reg_926(icmp_ln878_4_reg_926),
        .icmp_ln878_5_reg_930(icmp_ln878_5_reg_930),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .ram_reg(\mOutPtr_reg_n_3_[0] ),
        .ram_reg_0(\mOutPtr_reg_n_3_[1] ),
        .ram_reg_1(ram_reg),
        .ram_reg_2(ram_reg_0),
        .shiftReg_addr(shiftReg_addr));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__41
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgHelper4_data_empty_n),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__41_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__41_n_3),
        .Q(imgHelper4_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__41
       (.I0(internal_full_n),
        .I1(imgHelper4_data_full_n),
        .I2(ap_rst_n),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read),
        .I4(imgHelper4_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__41_n_3));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__34
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__41_n_3),
        .Q(imgHelper4_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__20 
       (.I0(imgHelper4_data_empty_n),
        .I1(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read),
        .I3(imgHelper4_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg
   (D,
    \B_V_data_1_payload_B_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \B_V_data_1_payload_B_reg[0] ;
  input \B_V_data_1_payload_B_reg[0]_0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \B_V_data_1_payload_B_reg[0] ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg_20
   (DIADI,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    ram_reg,
    ram_reg_0,
    buf_V_0_address1139_out__0,
    ram_reg_1,
    shiftReg_addr,
    ram_reg_2,
    icmp_ln878_5_reg_930,
    icmp_ln878_4_reg_926,
    buf_V_1_address11__0,
    E,
    D,
    ap_clk);
  output [7:0]DIADI;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output [7:0]\mOutPtr_reg[1] ;
  output [7:0]\mOutPtr_reg[1]_0 ;
  input ram_reg;
  input ram_reg_0;
  input buf_V_0_address1139_out__0;
  input ram_reg_1;
  input shiftReg_addr;
  input ram_reg_2;
  input icmp_ln878_5_reg_930;
  input icmp_ln878_4_reg_926;
  input buf_V_1_address11__0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire buf_V_0_address1139_out__0;
  wire buf_V_1_address11__0;
  wire icmp_ln878_4_reg_926;
  wire icmp_ln878_5_reg_930;
  wire [7:0]\mOutPtr_reg[1] ;
  wire [7:0]\mOutPtr_reg[1]_0 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire shiftReg_addr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[0]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(ram_reg_2),
        .I4(icmp_ln878_5_reg_930),
        .I5(icmp_ln878_4_reg_926),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[1]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(ram_reg_2),
        .I4(icmp_ln878_5_reg_930),
        .I5(icmp_ln878_4_reg_926),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[2]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(ram_reg_2),
        .I4(icmp_ln878_5_reg_930),
        .I5(icmp_ln878_4_reg_926),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[3]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(ram_reg_2),
        .I4(icmp_ln878_5_reg_930),
        .I5(icmp_ln878_4_reg_926),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[4]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(ram_reg_2),
        .I4(icmp_ln878_5_reg_930),
        .I5(icmp_ln878_4_reg_926),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[5]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(ram_reg_2),
        .I4(icmp_ln878_5_reg_930),
        .I5(icmp_ln878_4_reg_926),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[6]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(ram_reg_2),
        .I4(icmp_ln878_5_reg_930),
        .I5(icmp_ln878_4_reg_926),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_3 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(ram_reg_2),
        .I4(icmp_ln878_5_reg_930),
        .I5(icmp_ln878_4_reg_926),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4B0)) 
    ram_reg_i_14__5
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCAC0000)) 
    ram_reg_i_15__5
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(buf_V_0_address1139_out__0),
        .I5(ram_reg_1),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'hFFFFF4B0)) 
    ram_reg_i_15__6
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCAC0000)) 
    ram_reg_i_16__5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(buf_V_0_address1139_out__0),
        .I5(ram_reg_1),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'hFFFFF4B0)) 
    ram_reg_i_16__6
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCAC0000)) 
    ram_reg_i_17__4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(buf_V_0_address1139_out__0),
        .I5(ram_reg_1),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'hFFFFF4B0)) 
    ram_reg_i_17__5
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCAC0000)) 
    ram_reg_i_18__4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(buf_V_0_address1139_out__0),
        .I5(ram_reg_1),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'hFFFFF4B0)) 
    ram_reg_i_18__5
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCAC0000)) 
    ram_reg_i_19__4
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(buf_V_0_address1139_out__0),
        .I5(ram_reg_1),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hFFFFF4B0)) 
    ram_reg_i_19__5
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCAC0000)) 
    ram_reg_i_20__4
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(buf_V_0_address1139_out__0),
        .I5(ram_reg_1),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'hFFFFF4B0)) 
    ram_reg_i_20__5
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCAC0000)) 
    ram_reg_i_21__3
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(buf_V_0_address1139_out__0),
        .I5(ram_reg_1),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'hFFFFF4B0)) 
    ram_reg_i_21__4
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCAC0000)) 
    ram_reg_i_22__4
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(buf_V_0_address1139_out__0),
        .I5(ram_reg_1),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hF4B0FFFF)) 
    ram_reg_i_2__9
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(ram_reg_2),
        .O(\mOutPtr_reg[1]_0 [7]));
  LUT5 #(
    .INIT(32'hF4B0FFFF)) 
    ram_reg_i_3__7
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(ram_reg_2),
        .O(\mOutPtr_reg[1]_0 [6]));
  LUT5 #(
    .INIT(32'hF4B0FFFF)) 
    ram_reg_i_4__7
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(ram_reg_2),
        .O(\mOutPtr_reg[1]_0 [5]));
  LUT5 #(
    .INIT(32'hF4B0FFFF)) 
    ram_reg_i_5__7
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(ram_reg_2),
        .O(\mOutPtr_reg[1]_0 [4]));
  LUT5 #(
    .INIT(32'hF4B0FFFF)) 
    ram_reg_i_6__7
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(ram_reg_2),
        .O(\mOutPtr_reg[1]_0 [3]));
  LUT5 #(
    .INIT(32'hF4B0FFFF)) 
    ram_reg_i_7__7
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(ram_reg_2),
        .O(\mOutPtr_reg[1]_0 [2]));
  LUT5 #(
    .INIT(32'hF4B0FFFF)) 
    ram_reg_i_8__7
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(ram_reg_2),
        .O(\mOutPtr_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hF4B0FFFF)) 
    ram_reg_i_9__7
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(ram_reg_2),
        .O(\mOutPtr_reg[1]_0 [0]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg_22
   (DIADI,
    \mOutPtr_reg[1] ,
    \cmp_i_i115_i_reg_903_reg[0] ,
    imgHelper3_data_dout,
    buf_V_0_address1140_out__0,
    ram_reg,
    ram_reg_0,
    buf_V_1_address11__0,
    ram_reg_1,
    E,
    D,
    ap_clk);
  output [7:0]DIADI;
  output [7:0]\mOutPtr_reg[1] ;
  output [7:0]\cmp_i_i115_i_reg_903_reg[0] ;
  output [7:0]imgHelper3_data_dout;
  input buf_V_0_address1140_out__0;
  input ram_reg;
  input ram_reg_0;
  input buf_V_1_address11__0;
  input ram_reg_1;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire buf_V_0_address1140_out__0;
  wire buf_V_1_address11__0;
  wire [7:0]\cmp_i_i115_i_reg_903_reg[0] ;
  wire [7:0]imgHelper3_data_dout;
  wire [7:0]\mOutPtr_reg[1] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper3_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper3_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper3_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper3_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper3_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper3_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper3_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_3__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper3_data_dout[7]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_14__3
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_15__3
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_15__4
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_16__3
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_16__4
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_17__2
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_17__3
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_18__2
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_18__3
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_19__2
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_19__3
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_20__2
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_20__3
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_21__1
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_21__2
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_22__2
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_2__6
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_3__4
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_4__4
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_5__4
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_6__4
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_7__4
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_8__4
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_9__4
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [0]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg_24
   (DIADI,
    \mOutPtr_reg[1] ,
    \cmp_i_i115_i_reg_903_reg[0] ,
    imgHelper2_data_dout,
    buf_V_0_address1140_out__0,
    ram_reg,
    ram_reg_0,
    buf_V_1_address11__0,
    ram_reg_1,
    \SRL_SIG_reg[0][7]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_0 );
  output [7:0]DIADI;
  output [7:0]\mOutPtr_reg[1] ;
  output [7:0]\cmp_i_i115_i_reg_903_reg[0] ;
  output [7:0]imgHelper2_data_dout;
  input buf_V_0_address1140_out__0;
  input ram_reg;
  input ram_reg_0;
  input buf_V_1_address11__0;
  input ram_reg_1;
  input \SRL_SIG_reg[0][7]_0 ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [7:0]DIADI;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire buf_V_0_address1140_out__0;
  wire buf_V_1_address11__0;
  wire [7:0]\cmp_i_i115_i_reg_903_reg[0] ;
  wire [7:0]imgHelper2_data_dout;
  wire [7:0]\mOutPtr_reg[1] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire shiftReg_ce;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .S(\SRL_SIG_reg[0][7]_0 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .S(\SRL_SIG_reg[0][7]_0 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .S(\SRL_SIG_reg[0][7]_0 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .S(\SRL_SIG_reg[0][7]_0 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .S(\SRL_SIG_reg[0][7]_0 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .S(\SRL_SIG_reg[0][7]_0 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .S(\SRL_SIG_reg[0][7]_0 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_1 ),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .S(\SRL_SIG_reg[0][7]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper2_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper2_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper2_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper2_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper2_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper2_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper2_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper2_data_dout[7]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_14__1
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_15__1
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_15__2
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_16__1
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_16__2
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_17__0
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_17__1
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_18__0
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_18__1
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_19__0
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_19__1
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_20__0
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_20__1
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_21
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_21__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_22__0
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_2__3
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_3__1
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_4__1
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_5__1
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_6__1
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_7__1
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_8__1
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_9__1
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\cmp_i_i115_i_reg_903_reg[0] [0]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d2_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d2_S_shiftReg_26
   (\SRL_SIG_reg[0][7]_0 ,
    DIADI,
    imgHelper1_data_dout,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    imgHelper1_data_full_n,
    \SRL_SIG_reg[1][0]_0 ,
    icmp_ln92_reg_705_pp0_iter1_reg,
    \SRL_SIG_reg[1][0]_1 );
  output \SRL_SIG_reg[0][7]_0 ;
  output [0:0]DIADI;
  output [0:0]imgHelper1_data_dout;
  input \SRL_SIG_reg[0][7]_1 ;
  input ap_clk;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input imgHelper1_data_full_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input icmp_ln92_reg_705_pp0_iter1_reg;
  input \SRL_SIG_reg[1][0]_1 ;

  wire [0:0]DIADI;
  wire \SRL_SIG[1][0]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire icmp_ln92_reg_705_pp0_iter1_reg;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_full_n;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(imgHelper1_data_full_n),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(icmp_ln92_reg_705_pp0_iter1_reg),
        .I4(\SRL_SIG_reg[1][0]_1 ),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1_n_3 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_1 ),
        .Q(\SRL_SIG_reg[0][7]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_3 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_21__5
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(imgHelper1_data_dout));
  LUT5 #(
    .INIT(32'hF4B0FFFF)) 
    ram_reg_i_2__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0][7]_0 ),
        .I3(\SRL_SIG_reg[1]_0 ),
        .I4(ram_reg_1),
        .O(DIADI));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S
   (high_th_0_0_full_n,
    high_th_0_0_empty_n,
    \high_th_2_0_1_fu_94_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_high_th_0_0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[2]_0 );
  output high_th_0_0_full_n;
  output high_th_0_0_empty_n;
  output [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_0_0;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_0_0;
  wire high_th_0_0_empty_n;
  wire high_th_0_0_full_n;
  wire [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__19_n_3;
  wire internal_empty_n_i_2__14_n_3;
  wire internal_full_n_i_1__19_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_92 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_0_1_fu_94_reg[7] (\high_th_2_0_1_fu_94_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__19
       (.I0(internal_empty_n_i_2__14_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(high_th_0_0_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__19_n_3));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[0]),
        .I1(high_th_0_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__14_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_3),
        .Q(high_th_0_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(high_th_0_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_3),
        .Q(high_th_0_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_0_0_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_0_0),
        .I3(high_th_0_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_0_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_0_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_53
   (high_th_0_1_full_n,
    high_th_0_1_empty_n,
    \high_th_2_1_2_fu_106_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_0_1,
    \mOutPtr_reg[0]_1 );
  output high_th_0_1_full_n;
  output high_th_0_1_empty_n;
  output [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_0_1;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_0_1;
  wire high_th_0_1_empty_n;
  wire high_th_0_1_full_n;
  wire [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__18_n_3;
  wire internal_empty_n_i_2__13_n_3;
  wire internal_full_n_i_1__18_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_91 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_1_2_fu_106_reg[7] (\high_th_2_1_2_fu_106_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__18
       (.I0(internal_empty_n_i_2__13_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(high_th_0_1_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__18_n_3));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[0]),
        .I1(high_th_0_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_3),
        .Q(high_th_0_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__18
       (.I0(ap_rst_n),
        .I1(high_th_0_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_3),
        .Q(high_th_0_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_0_1_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_0_1_full_n),
        .I4(ap_sync_reg_channel_write_high_th_0_1),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_0_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_0_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_54
   (high_th_0_2_full_n,
    high_th_0_2_empty_n,
    internal_empty_n_reg_0,
    \high_th_2_2_2_fu_118_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    high_th_0_0_empty_n,
    low_th_1_0_empty_n,
    high_th_0_1_empty_n,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_0_2,
    \mOutPtr_reg[2]_0 );
  output high_th_0_2_full_n;
  output high_th_0_2_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input high_th_0_0_empty_n;
  input low_th_1_0_empty_n;
  input high_th_0_1_empty_n;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_0_2;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_0_2;
  wire high_th_0_0_empty_n;
  wire high_th_0_1_empty_n;
  wire high_th_0_2_empty_n;
  wire high_th_0_2_full_n;
  wire [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__17_n_3;
  wire internal_empty_n_i_2__12_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__17_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_0_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_90 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_2_2_fu_118_reg[7] (\high_th_2_2_2_fu_118_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_11
       (.I0(high_th_0_2_empty_n),
        .I1(high_th_0_0_empty_n),
        .I2(low_th_1_0_empty_n),
        .I3(high_th_0_1_empty_n),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__17
       (.I0(internal_empty_n_i_2__12_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(high_th_0_2_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[0]),
        .I1(high_th_0_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_3),
        .Q(high_th_0_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(high_th_0_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__17_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_3),
        .Q(high_th_0_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_0_2_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_0_2_full_n),
        .I4(ap_sync_reg_channel_write_high_th_0_2),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_0_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_0_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_55
   (high_th_1_0_full_n,
    high_th_1_0_empty_n,
    internal_empty_n_reg_0,
    \high_th_2_0_2_fu_98_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    low_th_1_2_empty_n,
    low_th_2_1_empty_n,
    low_th_1_0_empty_n,
    in,
    ap_sync_reg_channel_write_high_th_1_0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[2]_0 );
  output high_th_1_0_full_n;
  output high_th_1_0_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input low_th_1_2_empty_n;
  input low_th_2_1_empty_n;
  input low_th_1_0_empty_n;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_1_0;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_1_0;
  wire high_th_1_0_empty_n;
  wire high_th_1_0_full_n;
  wire [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  wire [7:0]in;
  wire internal_empty_n_i_1__13_n_3;
  wire internal_empty_n_i_2__8_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_0_empty_n;
  wire low_th_1_2_empty_n;
  wire low_th_2_1_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_89 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_0_2_fu_98_reg[7] (\high_th_2_0_2_fu_98_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(high_th_1_0_empty_n),
        .I1(low_th_1_2_empty_n),
        .I2(low_th_2_1_empty_n),
        .I3(low_th_1_0_empty_n),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__13
       (.I0(internal_empty_n_i_2__8_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(high_th_1_0_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[0]),
        .I1(high_th_1_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_3),
        .Q(high_th_1_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(high_th_1_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_3),
        .Q(high_th_1_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_1_0_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_1_0),
        .I3(high_th_1_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_1_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_1_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_56
   (high_th_1_1_full_n,
    high_th_1_1_empty_n,
    internal_empty_n_reg_0,
    \high_th_2_1_1_fu_90_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    low_th_2_2_empty_n,
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    int_ap_idle_i_7,
    int_ap_idle_i_7_0,
    in,
    ap_sync_reg_channel_write_high_th_1_1,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 );
  output high_th_1_1_full_n;
  output high_th_1_1_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input low_th_2_2_empty_n;
  input colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  input [0:0]int_ap_idle_i_7;
  input int_ap_idle_i_7_0;
  input [7:0]in;
  input ap_sync_reg_channel_write_high_th_1_1;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_1_1;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire high_th_1_1_empty_n;
  wire high_th_1_1_full_n;
  wire [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  wire [7:0]in;
  wire [0:0]int_ap_idle_i_7;
  wire int_ap_idle_i_7_0;
  wire internal_empty_n_i_1__12_n_3;
  wire internal_empty_n_i_2__7_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_3;
  wire internal_full_n_reg_0;
  wire low_th_2_2_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_88 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_1_1_fu_90_reg[7] (\high_th_2_1_1_fu_90_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    int_ap_idle_i_10
       (.I0(high_th_1_1_empty_n),
        .I1(low_th_2_2_empty_n),
        .I2(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I3(int_ap_idle_i_7),
        .I4(int_ap_idle_i_7_0),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__12
       (.I0(internal_empty_n_i_2__7_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(high_th_1_1_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[0]),
        .I1(high_th_1_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_3),
        .Q(high_th_1_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(high_th_1_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_3),
        .Q(high_th_1_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_1_1_empty_n),
        .I2(ap_sync_reg_channel_write_high_th_1_1),
        .I3(high_th_1_1_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_1_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_1_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_57
   (high_th_1_2_full_n,
    high_th_1_2_empty_n,
    internal_empty_n_reg_0,
    \high_th_2_2_1_fu_86_reg[7] ,
    ap_clk,
    high_th_2_0_empty_n,
    low_th_1_1_empty_n,
    high_th_2_1_empty_n,
    low_th_1_2_empty_n,
    int_ap_idle_i_4,
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
    ap_start,
    int_ap_idle_i_7_0,
    low_th_0_0_empty_n,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_1_2,
    \mOutPtr_reg[2]_0 );
  output high_th_1_2_full_n;
  output high_th_1_2_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  input ap_clk;
  input high_th_2_0_empty_n;
  input low_th_1_1_empty_n;
  input high_th_2_1_empty_n;
  input low_th_1_2_empty_n;
  input int_ap_idle_i_4;
  input ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  input ap_start;
  input int_ap_idle_i_7_0;
  input low_th_0_0_empty_n;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_1_2;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_channel_write_high_th_1_2;
  wire ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready;
  wire high_th_1_2_empty_n;
  wire high_th_1_2_full_n;
  wire high_th_2_0_empty_n;
  wire high_th_2_1_empty_n;
  wire [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  wire [7:0]in;
  wire int_ap_idle_i_4;
  wire int_ap_idle_i_7_0;
  wire int_ap_idle_i_9_n_3;
  wire internal_empty_n_i_1__11_n_3;
  wire internal_empty_n_i_2__6_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_0_empty_n;
  wire low_th_1_1_empty_n;
  wire low_th_1_2_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_87 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_2_1_fu_86_reg[7] (\high_th_2_2_1_fu_86_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_7
       (.I0(int_ap_idle_i_9_n_3),
        .I1(high_th_2_0_empty_n),
        .I2(low_th_1_1_empty_n),
        .I3(high_th_2_1_empty_n),
        .I4(low_th_1_2_empty_n),
        .I5(int_ap_idle_i_4),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    int_ap_idle_i_9
       (.I0(ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(int_ap_idle_i_7_0),
        .I3(high_th_1_2_empty_n),
        .I4(low_th_0_0_empty_n),
        .O(int_ap_idle_i_9_n_3));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__11
       (.I0(internal_empty_n_i_2__6_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(high_th_1_2_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[0]),
        .I1(high_th_1_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_3),
        .Q(high_th_1_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(high_th_1_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_3),
        .Q(high_th_1_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_1_2_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_1_2_full_n),
        .I4(ap_sync_reg_channel_write_high_th_1_2),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_1_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_1_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_58
   (high_th_2_0_full_n,
    high_th_2_0_empty_n,
    \high_th_2_0_fu_62_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_2_0,
    \mOutPtr_reg[2]_0 );
  output high_th_2_0_full_n;
  output high_th_2_0_empty_n;
  output [7:0]\high_th_2_0_fu_62_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_2_0;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_2_0;
  wire high_th_2_0_empty_n;
  wire [7:0]\high_th_2_0_fu_62_reg[7] ;
  wire high_th_2_0_full_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_empty_n_i_2__2_n_3;
  wire internal_full_n_i_1__7_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_86 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_0_fu_62_reg[7] (\high_th_2_0_fu_62_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n_i_2__2_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(high_th_2_0_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(high_th_2_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(high_th_2_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(high_th_2_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(high_th_2_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_2_0_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_2_0_full_n),
        .I4(ap_sync_reg_channel_write_high_th_2_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_2_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_2_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_59
   (high_th_2_1_full_n,
    high_th_2_1_empty_n,
    internal_empty_n_reg_0,
    \high_th_2_1_fu_54_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    high_th_2_2_empty_n,
    high_th_1_2_empty_n,
    high_th_2_0_empty_n,
    \ap_CS_fsm[1]_i_2__0 ,
    \ap_CS_fsm[1]_i_2__0_0 ,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_2_1,
    \mOutPtr_reg[0]_1 );
  output high_th_2_1_full_n;
  output high_th_2_1_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]\high_th_2_1_fu_54_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input high_th_2_2_empty_n;
  input high_th_1_2_empty_n;
  input high_th_2_0_empty_n;
  input \ap_CS_fsm[1]_i_2__0 ;
  input \ap_CS_fsm[1]_i_2__0_0 ;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_2_1;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_2__0 ;
  wire \ap_CS_fsm[1]_i_2__0_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_2_1;
  wire high_th_1_2_empty_n;
  wire high_th_2_0_empty_n;
  wire high_th_2_1_empty_n;
  wire [7:0]\high_th_2_1_fu_54_reg[7] ;
  wire high_th_2_1_full_n;
  wire high_th_2_2_empty_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_empty_n_i_2__1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_85 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_1_fu_54_reg[7] (\high_th_2_1_fu_54_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(high_th_2_1_empty_n),
        .I1(high_th_2_2_empty_n),
        .I2(high_th_1_2_empty_n),
        .I3(high_th_2_0_empty_n),
        .I4(\ap_CS_fsm[1]_i_2__0 ),
        .I5(\ap_CS_fsm[1]_i_2__0_0 ),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n_i_2__1_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(high_th_2_1_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(high_th_2_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(high_th_2_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(high_th_2_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(high_th_2_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_2_1_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_2_1_full_n),
        .I4(ap_sync_reg_channel_write_high_th_2_1),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_2_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_2_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_60
   (high_th_2_2_full_n,
    high_th_2_2_empty_n,
    internal_empty_n_reg_0,
    \high_th_2_2_fu_50_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    low_th_0_2_empty_n,
    img_width_loc_i_channel_empty_n,
    low_th_2_0_empty_n,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_high_th_2_2,
    \mOutPtr_reg[2]_0 );
  output high_th_2_2_full_n;
  output high_th_2_2_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]\high_th_2_2_fu_50_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input low_th_0_2_empty_n;
  input img_width_loc_i_channel_empty_n;
  input low_th_2_0_empty_n;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_high_th_2_2;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_high_th_2_2;
  wire high_th_2_2_empty_n;
  wire [7:0]\high_th_2_2_fu_50_reg[7] ;
  wire high_th_2_2_full_n;
  wire img_width_loc_i_channel_empty_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_empty_n_i_2__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_2_empty_n;
  wire low_th_2_0_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_84 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .\high_th_2_2_fu_50_reg[7] (\high_th_2_2_fu_50_reg[7] ),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_8
       (.I0(high_th_2_2_empty_n),
        .I1(low_th_0_2_empty_n),
        .I2(img_width_loc_i_channel_empty_n),
        .I3(low_th_2_0_empty_n),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n_i_2__0_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(high_th_2_2_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(high_th_2_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(high_th_2_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(high_th_2_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(high_th_2_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(high_th_2_2_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_th_2_2_full_n),
        .I4(ap_sync_reg_channel_write_high_th_2_2),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(high_th_2_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(high_th_2_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_62
   (low_th_0_0_full_n,
    low_th_0_0_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_low_th_0_0,
    \mOutPtr_reg[0]_1 );
  output low_th_0_0_full_n;
  output low_th_0_0_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_low_th_0_0;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_0_0;
  wire [7:0]in;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_empty_n_i_2_n_3;
  wire internal_full_n_i_1__4_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_0_empty_n;
  wire low_th_0_0_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [7:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_81 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__4
       (.I0(internal_empty_n_i_2_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(low_th_0_0_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[0]),
        .I1(low_th_0_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(low_th_0_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(low_th_0_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(low_th_0_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_0_0_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_0_0_full_n),
        .I4(ap_sync_reg_channel_write_low_th_0_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_0_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_0_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_63
   (low_th_0_1_full_n,
    low_th_0_1_empty_n,
    \low_th_2_1_fu_70_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_low_th_0_1,
    \mOutPtr_reg[2]_0 );
  output low_th_0_1_full_n;
  output low_th_0_1_empty_n;
  output [7:0]\low_th_2_1_fu_70_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_low_th_0_1;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_0_1;
  wire [7:0]in;
  wire internal_empty_n_i_1__21_n_3;
  wire internal_empty_n_i_2__16_n_3;
  wire internal_full_n_i_1__21_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_1_empty_n;
  wire low_th_0_1_full_n;
  wire [7:0]\low_th_2_1_fu_70_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_80 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_1_fu_70_reg[7] (\low_th_2_1_fu_70_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__21
       (.I0(internal_empty_n_i_2__16_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(low_th_0_1_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__21_n_3));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__16
       (.I0(mOutPtr[0]),
        .I1(low_th_0_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_3),
        .Q(low_th_0_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__21
       (.I0(ap_rst_n),
        .I1(low_th_0_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__21_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_3),
        .Q(low_th_0_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_0_1_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_0_1_full_n),
        .I4(ap_sync_reg_channel_write_low_th_0_1),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_0_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_0_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_64
   (low_th_0_2_full_n,
    low_th_0_2_empty_n,
    \low_th_2_2_1_fu_82_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_low_th_0_2,
    \mOutPtr_reg[0]_1 );
  output low_th_0_2_full_n;
  output low_th_0_2_empty_n;
  output [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_low_th_0_2;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_0_2;
  wire [7:0]in;
  wire internal_empty_n_i_1__20_n_3;
  wire internal_empty_n_i_2__15_n_3;
  wire internal_full_n_i_1__20_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_2_empty_n;
  wire low_th_0_2_full_n;
  wire [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_79 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_2_1_fu_82_reg[7] (\low_th_2_2_1_fu_82_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__20
       (.I0(internal_empty_n_i_2__15_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(low_th_0_2_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__20_n_3));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__15
       (.I0(mOutPtr[0]),
        .I1(low_th_0_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_3),
        .Q(low_th_0_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(low_th_0_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__20_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_3),
        .Q(low_th_0_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_0_2_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_0_2_full_n),
        .I4(ap_sync_reg_channel_write_low_th_0_2),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_0_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_0_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_65
   (low_th_1_0_full_n,
    low_th_1_0_empty_n,
    \low_th_2_0_2_fu_114_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_low_th_1_0,
    \mOutPtr_reg[0]_1 );
  output low_th_1_0_full_n;
  output low_th_1_0_empty_n;
  output [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_low_th_1_0;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_1_0;
  wire [7:0]in;
  wire internal_empty_n_i_1__16_n_3;
  wire internal_empty_n_i_2__11_n_3;
  wire internal_full_n_i_1__16_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_0_empty_n;
  wire low_th_1_0_full_n;
  wire [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_78 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_0_2_fu_114_reg[7] (\low_th_2_0_2_fu_114_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__16
       (.I0(internal_empty_n_i_2__11_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(low_th_1_0_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr[0]),
        .I1(low_th_1_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_3),
        .Q(low_th_1_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(low_th_1_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_3),
        .Q(low_th_1_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_1_0_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_1_0_full_n),
        .I4(ap_sync_reg_channel_write_low_th_1_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_1_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_1_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_66
   (low_th_1_1_full_n,
    low_th_1_1_empty_n,
    \low_th_2_1_2_fu_110_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_low_th_1_1,
    \mOutPtr_reg[2]_0 );
  output low_th_1_1_full_n;
  output low_th_1_1_empty_n;
  output [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_low_th_1_1;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_1_1;
  wire [7:0]in;
  wire internal_empty_n_i_1__15_n_3;
  wire internal_empty_n_i_2__10_n_3;
  wire internal_full_n_i_1__15_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_1_empty_n;
  wire low_th_1_1_full_n;
  wire [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_77 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_1_2_fu_110_reg[7] (\low_th_2_1_2_fu_110_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__15
       (.I0(internal_empty_n_i_2__10_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(low_th_1_1_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr[0]),
        .I1(low_th_1_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_3),
        .Q(low_th_1_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(low_th_1_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_3),
        .Q(low_th_1_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_1_1_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_1_1_full_n),
        .I4(ap_sync_reg_channel_write_low_th_1_1),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_1_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_1_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_67
   (low_th_1_2_full_n,
    low_th_1_2_empty_n,
    \low_th_2_2_2_fu_102_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_low_th_1_2,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 );
  output low_th_1_2_full_n;
  output low_th_1_2_empty_n;
  output [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_1_2;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_1_2;
  wire [7:0]in;
  wire internal_empty_n_i_1__14_n_3;
  wire internal_empty_n_i_2__9_n_3;
  wire internal_full_n_i_1__14_n_3;
  wire internal_full_n_reg_0;
  wire low_th_1_2_empty_n;
  wire low_th_1_2_full_n;
  wire [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_76 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_2_2_fu_102_reg[7] (\low_th_2_2_2_fu_102_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__14
       (.I0(internal_empty_n_i_2__9_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(low_th_1_2_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[0]),
        .I1(low_th_1_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_3),
        .Q(low_th_1_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(low_th_1_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__14_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_3),
        .Q(low_th_1_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_1_2_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_1_2),
        .I3(low_th_1_2_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_1_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_1_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_68
   (low_th_2_0_full_n,
    low_th_2_0_empty_n,
    internal_empty_n_reg_0,
    \low_th_2_0_1_fu_78_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    low_th_0_2_empty_n,
    high_th_1_1_empty_n,
    high_th_0_2_empty_n,
    in,
    ap_sync_reg_channel_write_low_th_2_0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 );
  output low_th_2_0_full_n;
  output low_th_2_0_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input low_th_0_2_empty_n;
  input high_th_1_1_empty_n;
  input high_th_0_2_empty_n;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_2_0;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_2_0;
  wire high_th_0_2_empty_n;
  wire high_th_1_1_empty_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__10_n_3;
  wire internal_empty_n_i_2__5_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_2_empty_n;
  wire [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  wire low_th_2_0_empty_n;
  wire low_th_2_0_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_75 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_0_1_fu_78_reg[7] (\low_th_2_0_1_fu_78_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(low_th_2_0_empty_n),
        .I1(low_th_0_2_empty_n),
        .I2(high_th_1_1_empty_n),
        .I3(high_th_0_2_empty_n),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__10
       (.I0(internal_empty_n_i_2__5_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(low_th_2_0_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[0]),
        .I1(low_th_2_0_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_3),
        .Q(low_th_2_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(low_th_2_0_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_3),
        .Q(low_th_2_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_2_0_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_2_0),
        .I3(low_th_2_0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_2_0_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_2_0_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_69
   (low_th_2_1_full_n,
    low_th_2_1_empty_n,
    \low_th_2_1_1_fu_74_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    ap_sync_reg_channel_write_low_th_2_1,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[2]_0 );
  output low_th_2_1_full_n;
  output low_th_2_1_empty_n;
  output [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input ap_sync_reg_channel_write_low_th_2_1;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_low_th_2_1;
  wire [7:0]in;
  wire internal_empty_n_i_1__9_n_3;
  wire internal_empty_n_i_2__4_n_3;
  wire internal_full_n_i_1__9_n_3;
  wire internal_full_n_reg_0;
  wire [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  wire low_th_2_1_empty_n;
  wire low_th_2_1_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_74 U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_1_1_fu_74_reg[7] (\low_th_2_1_1_fu_74_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__9
       (.I0(internal_empty_n_i_2__4_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(low_th_2_1_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[0]),
        .I1(low_th_2_1_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_3),
        .Q(low_th_2_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(low_th_2_1_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_3),
        .Q(low_th_2_1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_2_1_empty_n),
        .I2(ap_sync_reg_channel_write_low_th_2_1),
        .I3(low_th_2_1_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_2_1_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_2_1_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_70
   (low_th_2_2_full_n,
    low_th_2_2_empty_n,
    \low_th_2_2_fu_66_reg[7] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    in,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 );
  output low_th_2_2_full_n;
  output low_th_2_2_empty_n;
  output [7:0]\low_th_2_2_fu_66_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [7:0]in;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_empty_n_i_2__3_n_3;
  wire internal_full_n_i_1__8_n_3;
  wire internal_full_n_reg_0;
  wire low_th_2_2_empty_n;
  wire [7:0]\low_th_2_2_fu_66_reg[7] ;
  wire low_th_2_2_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg U_colordetect_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .\low_th_2_2_fu_66_reg[7] (\low_th_2_2_fu_66_reg[7] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2__3_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(low_th_2_2_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(low_th_2_2_empty_n),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(low_th_2_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(low_th_2_2_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(low_th_2_2_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777787788888788)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(low_th_2_2_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_th_2_2_full_n),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(low_th_2_2_empty_n),
        .I3(Q),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(low_th_2_2_empty_n),
        .I4(Q),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_2 ));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    \low_th_2_2_fu_66_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_2_fu_66_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_2_fu_66_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_2_fu_66_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__13 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__13 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_2_fu_66_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_2_fu_66_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_2_fu_66_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_2_fu_66_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_2_fu_66_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_2_fu_66_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_2_fu_66_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_74
   (\mOutPtr_reg[0] ,
    \low_th_2_1_1_fu_74_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_1_1_fu_74_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__12 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_1_1_fu_74_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_75
   (\mOutPtr_reg[0] ,
    \low_th_2_0_1_fu_78_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_0_1_fu_78_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__11 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_0_1_fu_78_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_76
   (\mOutPtr_reg[0] ,
    \low_th_2_2_2_fu_102_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_2_2_fu_102_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__7 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_2_2_fu_102_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_77
   (\mOutPtr_reg[0] ,
    \low_th_2_1_2_fu_110_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_1_2_fu_110_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__6 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_1_2_fu_110_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_78
   (\mOutPtr_reg[0] ,
    \low_th_2_0_2_fu_114_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_0_2_fu_114_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_0_2_fu_114_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_79
   (\mOutPtr_reg[0] ,
    \low_th_2_2_1_fu_82_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_2_1_fu_82_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_2_1_fu_82_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_80
   (\mOutPtr_reg[0] ,
    \low_th_2_1_fu_70_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\low_th_2_1_fu_70_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\low_th_2_1_fu_70_reg[7] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\low_th_2_1_fu_70_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\low_th_2_1_fu_70_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\low_th_2_1_fu_70_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\low_th_2_1_fu_70_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\low_th_2_1_fu_70_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\low_th_2_1_fu_70_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\low_th_2_1_fu_70_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\low_th_2_1_fu_70_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_81
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [7:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/low_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_84
   (\mOutPtr_reg[0] ,
    \high_th_2_2_fu_50_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_2_fu_50_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_2_fu_50_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_2_fu_50_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__16 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__16 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_2_fu_50_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_2_fu_50_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_2_fu_50_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_2_fu_50_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_2_fu_50_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_2_fu_50_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_2_fu_50_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_85
   (\mOutPtr_reg[0] ,
    \high_th_2_1_fu_54_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_1_fu_54_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_1_fu_54_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_1_fu_54_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__15 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__15 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_1_fu_54_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_1_fu_54_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_1_fu_54_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_1_fu_54_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_1_fu_54_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_1_fu_54_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_1_fu_54_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_86
   (\mOutPtr_reg[0] ,
    \high_th_2_0_fu_62_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_0_fu_62_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_0_fu_62_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_0_fu_62_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__14 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__14 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_0_fu_62_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_0_fu_62_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_0_fu_62_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_0_fu_62_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_0_fu_62_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_0_fu_62_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_2_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_0_fu_62_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_87
   (\mOutPtr_reg[0] ,
    \high_th_2_2_1_fu_86_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_2_1_fu_86_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__10 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_2_1_fu_86_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_88
   (\mOutPtr_reg[0] ,
    \high_th_2_1_1_fu_90_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_1_1_fu_90_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__9 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_1_1_fu_90_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_89
   (\mOutPtr_reg[0] ,
    \high_th_2_0_2_fu_98_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_0_2_fu_98_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__8 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_1_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_0_2_fu_98_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_90
   (\mOutPtr_reg[0] ,
    \high_th_2_2_2_fu_118_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_2_2_fu_118_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_2_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_2_2_fu_118_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_91
   (\mOutPtr_reg[0] ,
    \high_th_2_1_2_fu_106_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_1_2_fu_106_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_1_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_1_2_fu_106_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_fifo_w8_d3_S_shiftReg" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_fifo_w8_d3_S_shiftReg_92
   (\mOutPtr_reg[0] ,
    \high_th_2_0_1_fu_94_reg[7] ,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]\high_th_2_0_1_fu_94_reg[7] ;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [1]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [2]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [3]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [4]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [5]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [6]));
  (* srl_bus_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\colorthresholding_9_0_3_2160_3840_1_U0/high_th_0_0_U/U_colordetect_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\high_th_2_0_1_fu_94_reg[7] [7]));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1
   (D,
    grp_fu_632_ce,
    ap_clk,
    B,
    A,
    Q,
    ap_block_pp0_stage0_11001);
  output [7:0]D;
  output grp_fu_632_ce;
  input ap_clk;
  input [7:0]B;
  input [19:0]A;
  input [0:0]Q;
  input ap_block_pp0_stage0_11001;

  wire [19:0]A;
  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire grp_fu_632_ce;

  colordetect_colordetect_accel_0_0_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0 colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (grp_fu_632_ce),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0
   (D,
    \ap_CS_fsm_reg[2] ,
    ap_clk,
    B,
    A,
    Q,
    ap_block_pp0_stage0_11001);
  output [7:0]D;
  output \ap_CS_fsm_reg[2] ;
  input ap_clk;
  input [7:0]B;
  input [19:0]A;
  input [0:0]Q;
  input ap_block_pp0_stage0_11001;

  wire [19:0]A;
  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[19],A[19],A[19],A[19],A[19],A[19],A[19],A[19],A[19],A[19],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2] ),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],D,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2
       (.I0(Q),
        .I1(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_mul_32ns_32ns_64_1_1
   (D,
    PCOUT,
    ACOUT,
    p__0,
    p__0_0,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[2] ,
    indvar_flatten_reg_2180,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    indvar_flatten_reg_218,
    Q,
    ap_clk,
    imgInput_rows_c19_dout,
    imgInput_cols_c20_dout,
    P,
    \indvar_flatten_reg_218[0]_i_27 ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    ap_block_pp0_stage0_11001,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter9,
    p_carry__10,
    indvar_flatten_reg_218_reg,
    CO,
    S,
    p_carry__3,
    \icmp_ln128_reg_673_reg[0] );
  output [16:0]D;
  output [47:0]PCOUT;
  output [29:0]ACOUT;
  output [16:0]p__0;
  output [47:0]p__0_0;
  output ap_enable_reg_pp0_iter0_reg;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output indvar_flatten_reg_2180;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output indvar_flatten_reg_218;
  input [2:0]Q;
  input ap_clk;
  input [31:0]imgInput_rows_c19_dout;
  input [16:0]imgInput_cols_c20_dout;
  input [46:0]P;
  input [1:0]\indvar_flatten_reg_218[0]_i_27 ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input ap_block_pp0_stage0_11001;
  input \ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter9;
  input [29:0]p_carry__10;
  input [48:0]indvar_flatten_reg_218_reg;
  input [0:0]CO;
  input [0:0]S;
  input [16:0]p_carry__3;
  input \icmp_ln128_reg_673_reg[0] ;

  wire [29:0]ACOUT;
  wire [0:0]CO;
  wire [16:0]D;
  wire [46:0]P;
  wire [47:0]PCOUT;
  wire [2:0]Q;
  wire [0:0]S;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire \icmp_ln128_reg_673_reg[0] ;
  wire [16:0]imgInput_cols_c20_dout;
  wire [31:0]imgInput_rows_c19_dout;
  wire indvar_flatten_reg_218;
  wire indvar_flatten_reg_2180;
  wire [1:0]\indvar_flatten_reg_218[0]_i_27 ;
  wire [48:0]indvar_flatten_reg_218_reg;
  wire [16:0]p__0;
  wire [47:0]p__0_0;
  wire [29:0]p_carry__10;
  wire [16:0]p_carry__3;

  colordetect_colordetect_accel_0_0_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0 colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U
       (.ACOUT(ACOUT),
        .CO(CO),
        .D(D),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\icmp_ln128_reg_673_reg[0] (\icmp_ln128_reg_673_reg[0] ),
        .imgInput_cols_c20_dout(imgInput_cols_c20_dout),
        .imgInput_rows_c19_dout(imgInput_rows_c19_dout),
        .indvar_flatten_reg_218(indvar_flatten_reg_218),
        .indvar_flatten_reg_2180(indvar_flatten_reg_2180),
        .\indvar_flatten_reg_218[0]_i_27_0 (\indvar_flatten_reg_218[0]_i_27 ),
        .indvar_flatten_reg_218_reg(indvar_flatten_reg_218_reg),
        .p__0_0(p__0),
        .p__0_1(p__0_0),
        .p_carry__10_0(p_carry__10),
        .p_carry__3_0(p_carry__3));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0
   (D,
    PCOUT,
    ACOUT,
    p__0_0,
    p__0_1,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[2] ,
    indvar_flatten_reg_2180,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    indvar_flatten_reg_218,
    Q,
    ap_clk,
    imgInput_rows_c19_dout,
    imgInput_cols_c20_dout,
    P,
    \indvar_flatten_reg_218[0]_i_27_0 ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    ap_block_pp0_stage0_11001,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter9,
    p_carry__10_0,
    indvar_flatten_reg_218_reg,
    CO,
    S,
    p_carry__3_0,
    \icmp_ln128_reg_673_reg[0] );
  output [16:0]D;
  output [47:0]PCOUT;
  output [29:0]ACOUT;
  output [16:0]p__0_0;
  output [47:0]p__0_1;
  output ap_enable_reg_pp0_iter0_reg;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output indvar_flatten_reg_2180;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output indvar_flatten_reg_218;
  input [2:0]Q;
  input ap_clk;
  input [31:0]imgInput_rows_c19_dout;
  input [16:0]imgInput_cols_c20_dout;
  input [46:0]P;
  input [1:0]\indvar_flatten_reg_218[0]_i_27_0 ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input ap_block_pp0_stage0_11001;
  input \ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter9;
  input [29:0]p_carry__10_0;
  input [48:0]indvar_flatten_reg_218_reg;
  input [0:0]CO;
  input [0:0]S;
  input [16:0]p_carry__3_0;
  input \icmp_ln128_reg_673_reg[0] ;

  wire [29:0]ACOUT;
  wire [0:0]CO;
  wire [16:0]D;
  wire [46:0]P;
  wire [47:0]PCOUT;
  wire [2:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[3]_i_2__0_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire \icmp_ln128_reg_673_reg[0] ;
  wire [16:0]imgInput_cols_c20_dout;
  wire [31:0]imgInput_rows_c19_dout;
  wire indvar_flatten_reg_218;
  wire indvar_flatten_reg_2180;
  wire \indvar_flatten_reg_218[0]_i_10_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_11_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_12_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_13_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_15_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_16_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_17_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_18_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_20_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_21_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_22_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_23_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_25_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_26_n_3 ;
  wire [1:0]\indvar_flatten_reg_218[0]_i_27_0 ;
  wire \indvar_flatten_reg_218[0]_i_27_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_7_n_3 ;
  wire \indvar_flatten_reg_218[0]_i_8_n_3 ;
  wire [48:0]indvar_flatten_reg_218_reg;
  wire \indvar_flatten_reg_218_reg[0]_i_14_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_14_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_14_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_14_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_19_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_19_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_19_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_19_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_4_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_6_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_6_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_6_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_6_n_6 ;
  wire \indvar_flatten_reg_218_reg[0]_i_9_n_3 ;
  wire \indvar_flatten_reg_218_reg[0]_i_9_n_4 ;
  wire \indvar_flatten_reg_218_reg[0]_i_9_n_5 ;
  wire \indvar_flatten_reg_218_reg[0]_i_9_n_6 ;
  wire [63:16]mul_ln73_reg_663_reg__1;
  wire [16:0]p__0_0;
  wire [47:0]p__0_1;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p_carry__0_i_1_n_3;
  wire p_carry__0_i_2_n_3;
  wire p_carry__0_i_3_n_3;
  wire p_carry__0_i_4_n_3;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire [29:0]p_carry__10_0;
  wire p_carry__10_i_1_n_3;
  wire p_carry__10_i_2_n_3;
  wire p_carry__10_i_3_n_3;
  wire p_carry__10_i_4_n_3;
  wire p_carry__10_n_4;
  wire p_carry__10_n_5;
  wire p_carry__10_n_6;
  wire p_carry__1_i_1_n_3;
  wire p_carry__1_i_2_n_3;
  wire p_carry__1_i_3_n_3;
  wire p_carry__1_i_4_n_3;
  wire p_carry__1_n_3;
  wire p_carry__1_n_4;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__2_i_1_n_3;
  wire p_carry__2_i_2_n_3;
  wire p_carry__2_i_3_n_3;
  wire p_carry__2_i_4_n_3;
  wire p_carry__2_n_3;
  wire p_carry__2_n_4;
  wire p_carry__2_n_5;
  wire p_carry__2_n_6;
  wire [16:0]p_carry__3_0;
  wire p_carry__3_i_1_n_3;
  wire p_carry__3_i_2_n_3;
  wire p_carry__3_i_3_n_3;
  wire p_carry__3_i_4_n_3;
  wire p_carry__3_n_3;
  wire p_carry__3_n_4;
  wire p_carry__3_n_5;
  wire p_carry__3_n_6;
  wire p_carry__4_i_1_n_3;
  wire p_carry__4_i_2_n_3;
  wire p_carry__4_i_3_n_3;
  wire p_carry__4_i_4_n_3;
  wire p_carry__4_n_3;
  wire p_carry__4_n_4;
  wire p_carry__4_n_5;
  wire p_carry__4_n_6;
  wire p_carry__5_i_1_n_3;
  wire p_carry__5_i_2_n_3;
  wire p_carry__5_i_3_n_3;
  wire p_carry__5_i_4_n_3;
  wire p_carry__5_n_3;
  wire p_carry__5_n_4;
  wire p_carry__5_n_5;
  wire p_carry__5_n_6;
  wire p_carry__6_i_1_n_3;
  wire p_carry__6_i_2_n_3;
  wire p_carry__6_i_3_n_3;
  wire p_carry__6_i_4_n_3;
  wire p_carry__6_n_3;
  wire p_carry__6_n_4;
  wire p_carry__6_n_5;
  wire p_carry__6_n_6;
  wire p_carry__7_i_1_n_3;
  wire p_carry__7_i_2_n_3;
  wire p_carry__7_i_3_n_3;
  wire p_carry__7_i_4_n_3;
  wire p_carry__7_n_3;
  wire p_carry__7_n_4;
  wire p_carry__7_n_5;
  wire p_carry__7_n_6;
  wire p_carry__8_i_1_n_3;
  wire p_carry__8_i_2_n_3;
  wire p_carry__8_i_3_n_3;
  wire p_carry__8_i_4_n_3;
  wire p_carry__8_n_3;
  wire p_carry__8_n_4;
  wire p_carry__8_n_5;
  wire p_carry__8_n_6;
  wire p_carry__9_i_1_n_3;
  wire p_carry__9_i_2_n_3;
  wire p_carry__9_i_3_n_3;
  wire p_carry__9_i_4_n_3;
  wire p_carry__9_n_3;
  wire p_carry__9_n_4;
  wire p_carry__9_n_5;
  wire p_carry__9_n_6;
  wire p_carry_i_1_n_3;
  wire p_carry_i_2_n_3;
  wire p_carry_i_3_n_3;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_218_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_218_reg[0]_i_9_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_p_carry__10_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(ap_enable_reg_pp0_iter9),
        .O(\ap_CS_fsm[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(Q[2]),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln128_reg_673[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(Q[2]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln128_reg_673_reg[0] ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \indvar_flatten_reg_218[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(indvar_flatten_reg_218));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_10 
       (.I0(indvar_flatten_reg_218_reg[43]),
        .I1(mul_ln73_reg_663_reg__1[58]),
        .I2(indvar_flatten_reg_218_reg[42]),
        .I3(mul_ln73_reg_663_reg__1[57]),
        .I4(mul_ln73_reg_663_reg__1[59]),
        .I5(indvar_flatten_reg_218_reg[44]),
        .O(\indvar_flatten_reg_218[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_11 
       (.I0(indvar_flatten_reg_218_reg[40]),
        .I1(mul_ln73_reg_663_reg__1[55]),
        .I2(indvar_flatten_reg_218_reg[39]),
        .I3(mul_ln73_reg_663_reg__1[54]),
        .I4(mul_ln73_reg_663_reg__1[56]),
        .I5(indvar_flatten_reg_218_reg[41]),
        .O(\indvar_flatten_reg_218[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_12 
       (.I0(indvar_flatten_reg_218_reg[37]),
        .I1(mul_ln73_reg_663_reg__1[52]),
        .I2(indvar_flatten_reg_218_reg[36]),
        .I3(mul_ln73_reg_663_reg__1[51]),
        .I4(mul_ln73_reg_663_reg__1[53]),
        .I5(indvar_flatten_reg_218_reg[38]),
        .O(\indvar_flatten_reg_218[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_13 
       (.I0(indvar_flatten_reg_218_reg[34]),
        .I1(mul_ln73_reg_663_reg__1[49]),
        .I2(indvar_flatten_reg_218_reg[33]),
        .I3(mul_ln73_reg_663_reg__1[48]),
        .I4(mul_ln73_reg_663_reg__1[50]),
        .I5(indvar_flatten_reg_218_reg[35]),
        .O(\indvar_flatten_reg_218[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_15 
       (.I0(indvar_flatten_reg_218_reg[31]),
        .I1(mul_ln73_reg_663_reg__1[46]),
        .I2(indvar_flatten_reg_218_reg[30]),
        .I3(mul_ln73_reg_663_reg__1[45]),
        .I4(mul_ln73_reg_663_reg__1[47]),
        .I5(indvar_flatten_reg_218_reg[32]),
        .O(\indvar_flatten_reg_218[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_16 
       (.I0(indvar_flatten_reg_218_reg[28]),
        .I1(mul_ln73_reg_663_reg__1[43]),
        .I2(indvar_flatten_reg_218_reg[27]),
        .I3(mul_ln73_reg_663_reg__1[42]),
        .I4(mul_ln73_reg_663_reg__1[44]),
        .I5(indvar_flatten_reg_218_reg[29]),
        .O(\indvar_flatten_reg_218[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_17 
       (.I0(indvar_flatten_reg_218_reg[25]),
        .I1(mul_ln73_reg_663_reg__1[40]),
        .I2(indvar_flatten_reg_218_reg[24]),
        .I3(mul_ln73_reg_663_reg__1[39]),
        .I4(mul_ln73_reg_663_reg__1[41]),
        .I5(indvar_flatten_reg_218_reg[26]),
        .O(\indvar_flatten_reg_218[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_18 
       (.I0(indvar_flatten_reg_218_reg[22]),
        .I1(mul_ln73_reg_663_reg__1[37]),
        .I2(indvar_flatten_reg_218_reg[21]),
        .I3(mul_ln73_reg_663_reg__1[36]),
        .I4(mul_ln73_reg_663_reg__1[38]),
        .I5(indvar_flatten_reg_218_reg[23]),
        .O(\indvar_flatten_reg_218[0]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \indvar_flatten_reg_218[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(Q[2]),
        .O(indvar_flatten_reg_2180));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_20 
       (.I0(indvar_flatten_reg_218_reg[19]),
        .I1(mul_ln73_reg_663_reg__1[34]),
        .I2(indvar_flatten_reg_218_reg[18]),
        .I3(mul_ln73_reg_663_reg__1[33]),
        .I4(mul_ln73_reg_663_reg__1[35]),
        .I5(indvar_flatten_reg_218_reg[20]),
        .O(\indvar_flatten_reg_218[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_21 
       (.I0(indvar_flatten_reg_218_reg[16]),
        .I1(mul_ln73_reg_663_reg__1[31]),
        .I2(indvar_flatten_reg_218_reg[15]),
        .I3(mul_ln73_reg_663_reg__1[30]),
        .I4(mul_ln73_reg_663_reg__1[32]),
        .I5(indvar_flatten_reg_218_reg[17]),
        .O(\indvar_flatten_reg_218[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_22 
       (.I0(indvar_flatten_reg_218_reg[13]),
        .I1(mul_ln73_reg_663_reg__1[28]),
        .I2(indvar_flatten_reg_218_reg[12]),
        .I3(mul_ln73_reg_663_reg__1[27]),
        .I4(mul_ln73_reg_663_reg__1[29]),
        .I5(indvar_flatten_reg_218_reg[14]),
        .O(\indvar_flatten_reg_218[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_23 
       (.I0(indvar_flatten_reg_218_reg[10]),
        .I1(mul_ln73_reg_663_reg__1[25]),
        .I2(indvar_flatten_reg_218_reg[9]),
        .I3(mul_ln73_reg_663_reg__1[24]),
        .I4(mul_ln73_reg_663_reg__1[26]),
        .I5(indvar_flatten_reg_218_reg[11]),
        .O(\indvar_flatten_reg_218[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_25 
       (.I0(indvar_flatten_reg_218_reg[7]),
        .I1(mul_ln73_reg_663_reg__1[22]),
        .I2(indvar_flatten_reg_218_reg[6]),
        .I3(mul_ln73_reg_663_reg__1[21]),
        .I4(mul_ln73_reg_663_reg__1[23]),
        .I5(indvar_flatten_reg_218_reg[8]),
        .O(\indvar_flatten_reg_218[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_26 
       (.I0(indvar_flatten_reg_218_reg[4]),
        .I1(mul_ln73_reg_663_reg__1[19]),
        .I2(indvar_flatten_reg_218_reg[3]),
        .I3(mul_ln73_reg_663_reg__1[18]),
        .I4(mul_ln73_reg_663_reg__1[20]),
        .I5(indvar_flatten_reg_218_reg[5]),
        .O(\indvar_flatten_reg_218[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_27 
       (.I0(indvar_flatten_reg_218_reg[1]),
        .I1(mul_ln73_reg_663_reg__1[16]),
        .I2(indvar_flatten_reg_218_reg[0]),
        .I3(\indvar_flatten_reg_218[0]_i_27_0 [0]),
        .I4(mul_ln73_reg_663_reg__1[17]),
        .I5(indvar_flatten_reg_218_reg[2]),
        .O(\indvar_flatten_reg_218[0]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_reg_218[0]_i_7 
       (.I0(mul_ln73_reg_663_reg__1[63]),
        .I1(indvar_flatten_reg_218_reg[48]),
        .O(\indvar_flatten_reg_218[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvar_flatten_reg_218[0]_i_8 
       (.I0(indvar_flatten_reg_218_reg[46]),
        .I1(mul_ln73_reg_663_reg__1[61]),
        .I2(indvar_flatten_reg_218_reg[45]),
        .I3(mul_ln73_reg_663_reg__1[60]),
        .I4(mul_ln73_reg_663_reg__1[62]),
        .I5(indvar_flatten_reg_218_reg[47]),
        .O(\indvar_flatten_reg_218[0]_i_8_n_3 ));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_14 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_19_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[0]_i_14_n_3 ,\indvar_flatten_reg_218_reg[0]_i_14_n_4 ,\indvar_flatten_reg_218_reg[0]_i_14_n_5 ,\indvar_flatten_reg_218_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_20_n_3 ,\indvar_flatten_reg_218[0]_i_21_n_3 ,\indvar_flatten_reg_218[0]_i_22_n_3 ,\indvar_flatten_reg_218[0]_i_23_n_3 }));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_19 
       (.CI(CO),
        .CO({\indvar_flatten_reg_218_reg[0]_i_19_n_3 ,\indvar_flatten_reg_218_reg[0]_i_19_n_4 ,\indvar_flatten_reg_218_reg[0]_i_19_n_5 ,\indvar_flatten_reg_218_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_25_n_3 ,\indvar_flatten_reg_218[0]_i_26_n_3 ,\indvar_flatten_reg_218[0]_i_27_n_3 ,S}));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_4 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_6_n_3 ),
        .CO({\NLW_indvar_flatten_reg_218_reg[0]_i_4_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\indvar_flatten_reg_218_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\indvar_flatten_reg_218[0]_i_7_n_3 ,\indvar_flatten_reg_218[0]_i_8_n_3 }));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_6 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_9_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[0]_i_6_n_3 ,\indvar_flatten_reg_218_reg[0]_i_6_n_4 ,\indvar_flatten_reg_218_reg[0]_i_6_n_5 ,\indvar_flatten_reg_218_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_10_n_3 ,\indvar_flatten_reg_218[0]_i_11_n_3 ,\indvar_flatten_reg_218[0]_i_12_n_3 ,\indvar_flatten_reg_218[0]_i_13_n_3 }));
  CARRY4 \indvar_flatten_reg_218_reg[0]_i_9 
       (.CI(\indvar_flatten_reg_218_reg[0]_i_14_n_3 ),
        .CO({\indvar_flatten_reg_218_reg[0]_i_9_n_3 ,\indvar_flatten_reg_218_reg[0]_i_9_n_4 ,\indvar_flatten_reg_218_reg[0]_i_9_n_5 ,\indvar_flatten_reg_218_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_218_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_218[0]_i_15_n_3 ,\indvar_flatten_reg_218[0]_i_16_n_3 ,\indvar_flatten_reg_218[0]_i_17_n_3 ,\indvar_flatten_reg_218[0]_i_18_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgInput_cols_c20_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,imgInput_rows_c19_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,D}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgInput_rows_c19_dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,imgInput_cols_c20_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_0}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(p__0_1),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_3,p_carry_n_4,p_carry_n_5,p_carry_n_6}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln73_reg_663_reg__1[19:16]),
        .S({p_carry_i_1_n_3,p_carry_i_2_n_3,p_carry_i_3_n_3,\indvar_flatten_reg_218[0]_i_27_0 [1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_3),
        .CO({p_carry__0_n_3,p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln73_reg_663_reg__1[23:20]),
        .S({p_carry__0_i_1_n_3,p_carry__0_i_2_n_3,p_carry__0_i_3_n_3,p_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1
       (.I0(P[6]),
        .I1(p_carry__3_0[6]),
        .O(p_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2
       (.I0(P[5]),
        .I1(p_carry__3_0[5]),
        .O(p_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3
       (.I0(P[4]),
        .I1(p_carry__3_0[4]),
        .O(p_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4
       (.I0(P[3]),
        .I1(p_carry__3_0[3]),
        .O(p_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_3),
        .CO({p_carry__1_n_3,p_carry__1_n_4,p_carry__1_n_5,p_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln73_reg_663_reg__1[27:24]),
        .S({p_carry__1_i_1_n_3,p_carry__1_i_2_n_3,p_carry__1_i_3_n_3,p_carry__1_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__10
       (.CI(p_carry__9_n_3),
        .CO({NLW_p_carry__10_CO_UNCONNECTED[3],p_carry__10_n_4,p_carry__10_n_5,p_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,P[45:43]}),
        .O(mul_ln73_reg_663_reg__1[63:60]),
        .S({p_carry__10_i_1_n_3,p_carry__10_i_2_n_3,p_carry__10_i_3_n_3,p_carry__10_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__10_i_1
       (.I0(P[46]),
        .I1(p_carry__10_0[29]),
        .O(p_carry__10_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__10_i_2
       (.I0(P[45]),
        .I1(p_carry__10_0[28]),
        .O(p_carry__10_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__10_i_3
       (.I0(P[44]),
        .I1(p_carry__10_0[27]),
        .O(p_carry__10_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__10_i_4
       (.I0(P[43]),
        .I1(p_carry__10_0[26]),
        .O(p_carry__10_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_1
       (.I0(P[10]),
        .I1(p_carry__3_0[10]),
        .O(p_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_2
       (.I0(P[9]),
        .I1(p_carry__3_0[9]),
        .O(p_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3
       (.I0(P[8]),
        .I1(p_carry__3_0[8]),
        .O(p_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_4
       (.I0(P[7]),
        .I1(p_carry__3_0[7]),
        .O(p_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__2
       (.CI(p_carry__1_n_3),
        .CO({p_carry__2_n_3,p_carry__2_n_4,p_carry__2_n_5,p_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(P[14:11]),
        .O(mul_ln73_reg_663_reg__1[31:28]),
        .S({p_carry__2_i_1_n_3,p_carry__2_i_2_n_3,p_carry__2_i_3_n_3,p_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_1
       (.I0(P[14]),
        .I1(p_carry__3_0[14]),
        .O(p_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_2
       (.I0(P[13]),
        .I1(p_carry__3_0[13]),
        .O(p_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_3
       (.I0(P[12]),
        .I1(p_carry__3_0[12]),
        .O(p_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_4
       (.I0(P[11]),
        .I1(p_carry__3_0[11]),
        .O(p_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__3
       (.CI(p_carry__2_n_3),
        .CO({p_carry__3_n_3,p_carry__3_n_4,p_carry__3_n_5,p_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(P[18:15]),
        .O(mul_ln73_reg_663_reg__1[35:32]),
        .S({p_carry__3_i_1_n_3,p_carry__3_i_2_n_3,p_carry__3_i_3_n_3,p_carry__3_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_1
       (.I0(P[18]),
        .I1(p_carry__10_0[1]),
        .O(p_carry__3_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_2
       (.I0(P[17]),
        .I1(p_carry__10_0[0]),
        .O(p_carry__3_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_3
       (.I0(P[16]),
        .I1(p_carry__3_0[16]),
        .O(p_carry__3_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_4
       (.I0(P[15]),
        .I1(p_carry__3_0[15]),
        .O(p_carry__3_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__4
       (.CI(p_carry__3_n_3),
        .CO({p_carry__4_n_3,p_carry__4_n_4,p_carry__4_n_5,p_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(P[22:19]),
        .O(mul_ln73_reg_663_reg__1[39:36]),
        .S({p_carry__4_i_1_n_3,p_carry__4_i_2_n_3,p_carry__4_i_3_n_3,p_carry__4_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_1
       (.I0(P[22]),
        .I1(p_carry__10_0[5]),
        .O(p_carry__4_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_2
       (.I0(P[21]),
        .I1(p_carry__10_0[4]),
        .O(p_carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_3
       (.I0(P[20]),
        .I1(p_carry__10_0[3]),
        .O(p_carry__4_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_4
       (.I0(P[19]),
        .I1(p_carry__10_0[2]),
        .O(p_carry__4_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__5
       (.CI(p_carry__4_n_3),
        .CO({p_carry__5_n_3,p_carry__5_n_4,p_carry__5_n_5,p_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(P[26:23]),
        .O(mul_ln73_reg_663_reg__1[43:40]),
        .S({p_carry__5_i_1_n_3,p_carry__5_i_2_n_3,p_carry__5_i_3_n_3,p_carry__5_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__5_i_1
       (.I0(P[26]),
        .I1(p_carry__10_0[9]),
        .O(p_carry__5_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__5_i_2
       (.I0(P[25]),
        .I1(p_carry__10_0[8]),
        .O(p_carry__5_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__5_i_3
       (.I0(P[24]),
        .I1(p_carry__10_0[7]),
        .O(p_carry__5_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__5_i_4
       (.I0(P[23]),
        .I1(p_carry__10_0[6]),
        .O(p_carry__5_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__6
       (.CI(p_carry__5_n_3),
        .CO({p_carry__6_n_3,p_carry__6_n_4,p_carry__6_n_5,p_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI(P[30:27]),
        .O(mul_ln73_reg_663_reg__1[47:44]),
        .S({p_carry__6_i_1_n_3,p_carry__6_i_2_n_3,p_carry__6_i_3_n_3,p_carry__6_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__6_i_1
       (.I0(P[30]),
        .I1(p_carry__10_0[13]),
        .O(p_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__6_i_2
       (.I0(P[29]),
        .I1(p_carry__10_0[12]),
        .O(p_carry__6_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__6_i_3
       (.I0(P[28]),
        .I1(p_carry__10_0[11]),
        .O(p_carry__6_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__6_i_4
       (.I0(P[27]),
        .I1(p_carry__10_0[10]),
        .O(p_carry__6_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__7
       (.CI(p_carry__6_n_3),
        .CO({p_carry__7_n_3,p_carry__7_n_4,p_carry__7_n_5,p_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI(P[34:31]),
        .O(mul_ln73_reg_663_reg__1[51:48]),
        .S({p_carry__7_i_1_n_3,p_carry__7_i_2_n_3,p_carry__7_i_3_n_3,p_carry__7_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__7_i_1
       (.I0(P[34]),
        .I1(p_carry__10_0[17]),
        .O(p_carry__7_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__7_i_2
       (.I0(P[33]),
        .I1(p_carry__10_0[16]),
        .O(p_carry__7_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__7_i_3
       (.I0(P[32]),
        .I1(p_carry__10_0[15]),
        .O(p_carry__7_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__7_i_4
       (.I0(P[31]),
        .I1(p_carry__10_0[14]),
        .O(p_carry__7_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__8
       (.CI(p_carry__7_n_3),
        .CO({p_carry__8_n_3,p_carry__8_n_4,p_carry__8_n_5,p_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI(P[38:35]),
        .O(mul_ln73_reg_663_reg__1[55:52]),
        .S({p_carry__8_i_1_n_3,p_carry__8_i_2_n_3,p_carry__8_i_3_n_3,p_carry__8_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__8_i_1
       (.I0(P[38]),
        .I1(p_carry__10_0[21]),
        .O(p_carry__8_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__8_i_2
       (.I0(P[37]),
        .I1(p_carry__10_0[20]),
        .O(p_carry__8_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__8_i_3
       (.I0(P[36]),
        .I1(p_carry__10_0[19]),
        .O(p_carry__8_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__8_i_4
       (.I0(P[35]),
        .I1(p_carry__10_0[18]),
        .O(p_carry__8_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__9
       (.CI(p_carry__8_n_3),
        .CO({p_carry__9_n_3,p_carry__9_n_4,p_carry__9_n_5,p_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI(P[42:39]),
        .O(mul_ln73_reg_663_reg__1[59:56]),
        .S({p_carry__9_i_1_n_3,p_carry__9_i_2_n_3,p_carry__9_i_3_n_3,p_carry__9_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__9_i_1
       (.I0(P[42]),
        .I1(p_carry__10_0[25]),
        .O(p_carry__9_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__9_i_2
       (.I0(P[41]),
        .I1(p_carry__10_0[24]),
        .O(p_carry__9_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__9_i_3
       (.I0(P[40]),
        .I1(p_carry__10_0[23]),
        .O(p_carry__9_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__9_i_4
       (.I0(P[39]),
        .I1(p_carry__10_0[22]),
        .O(p_carry__9_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1
       (.I0(P[2]),
        .I1(p_carry__3_0[2]),
        .O(p_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2
       (.I0(P[1]),
        .I1(p_carry__3_0[1]),
        .O(p_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3
       (.I0(P[0]),
        .I1(p_carry__3_0[0]),
        .O(p_carry_i_3_n_3));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_mul_mul_16ns_16ns_32_4_1
   (D,
    ap_clk,
    B,
    A,
    Q,
    p_reg_reg);
  output [31:0]D;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [2:0]Q;
  input p_reg_reg;

  wire [15:0]A;
  wire [15:0]B;
  wire [31:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire p_reg_reg;

  colordetect_colordetect_accel_0_0_colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2 colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2
   (D,
    ap_clk,
    B,
    A,
    Q,
    p_reg_reg_0);
  output [31:0]D;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [2:0]Q;
  input p_reg_reg_0;

  wire [15:0]A;
  wire [15:0]B;
  wire [31:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_i_1__1_n_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_i_1__1_n_3),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_i_1__1_n_3),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_i_1__1_n_3),
        .CEP(p_reg_reg_i_1__1_n_3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0045)) 
    p_reg_reg_i_1__1
       (.I0(Q[2]),
        .I1(p_reg_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_reg_reg_i_1__1_n_3));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter2_reg,
    internal_empty_n_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read,
    D,
    \ap_CS_fsm_reg[2] ,
    j_reg_137,
    j_reg_1370,
    p_4_in,
    xfMat2axis_24_0_2160_3840_1_U0_ap_done,
    E,
    \icmp_ln112_reg_239_reg[0] ,
    \icmp_ln107_reg_249_reg[0] ,
    \ap_CS_fsm_reg[2]_0 ,
    dst_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_0,
    icmp_ln107_reg_249,
    Q,
    imgOutput_data_empty_n,
    internal_full_n_reg,
    CO,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_1,
    dst_TREADY,
    \ap_CS_fsm_reg[2]_1 ,
    \j_reg_137_reg[0] ,
    icmp_ln107_reg_249_pp0_iter1_reg,
    SR,
    imgOutput_cols_c_empty_n,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    imgOutput_rows_c_empty_n,
    icmp_ln112_reg_239,
    \axi_last_V_reg_253_reg[0] ,
    axi_last_V_reg_253,
    \B_V_data_1_payload_B_reg[7]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output mOutPtr110_out;
  output ap_enable_reg_pp0_iter2_reg;
  output internal_empty_n_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read;
  output [3:0]D;
  output \ap_CS_fsm_reg[2] ;
  output j_reg_137;
  output j_reg_1370;
  output p_4_in;
  output xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  output [0:0]E;
  output \icmp_ln112_reg_239_reg[0] ;
  output \icmp_ln107_reg_249_reg[0] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]dst_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_0;
  input icmp_ln107_reg_249;
  input [3:0]Q;
  input imgOutput_data_empty_n;
  input internal_full_n_reg;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg_1;
  input dst_TREADY;
  input \ap_CS_fsm_reg[2]_1 ;
  input [0:0]\j_reg_137_reg[0] ;
  input icmp_ln107_reg_249_pp0_iter1_reg;
  input [0:0]SR;
  input imgOutput_cols_c_empty_n;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input imgOutput_rows_c_empty_n;
  input icmp_ln112_reg_239;
  input [0:0]\axi_last_V_reg_253_reg[0] ;
  input axi_last_V_reg_253;
  input [7:0]\B_V_data_1_payload_B_reg[7]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_253;
  wire [0:0]\axi_last_V_reg_253_reg[0] ;
  wire [7:0]dst_TDATA;
  wire dst_TREADY;
  wire icmp_ln107_reg_249;
  wire icmp_ln107_reg_249_pp0_iter1_reg;
  wire \icmp_ln107_reg_249_reg[0] ;
  wire icmp_ln112_reg_239;
  wire \icmp_ln112_reg_239_reg[0] ;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire j_reg_137;
  wire j_reg_1370;
  wire [0:0]\j_reg_137_reg[0] ;
  wire mOutPtr110_out;
  wire p_4_in;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(dst_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(icmp_ln107_reg_249),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCCCC0888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ap_rst_n),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(dst_TREADY),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(Q[2]),
        .I2(icmp_ln107_reg_249),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .O(p_4_in));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I1(Q[0]),
        .I2(imgOutput_cols_c_empty_n),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I4(imgOutput_rows_c_empty_n),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7000)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(SR),
        .I5(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(\ap_CS_fsm_reg[2]_1 ),
        .I3(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hD5000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(Q[1]),
        .I4(\j_reg_137_reg[0] ),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0000000022220020)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0FFF080808080808)) 
    \ap_CS_fsm[3]_i_2__5 
       (.I0(ap_enable_reg_pp0_iter2_reg_1),
        .I1(icmp_ln107_reg_249_pp0_iter1_reg),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(imgOutput_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(icmp_ln107_reg_249),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(Q[2]),
        .I2(CO),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    \axi_last_V_reg_253[0]_i_1 
       (.I0(icmp_ln112_reg_239),
        .I1(\axi_last_V_reg_253_reg[0] ),
        .I2(CO),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(axi_last_V_reg_253),
        .O(\icmp_ln112_reg_239_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(dst_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(dst_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(dst_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(dst_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(dst_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(dst_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(dst_TDATA[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(dst_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \i_1_reg_230[11]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln107_reg_249[0]_i_1 
       (.I0(CO),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(icmp_ln107_reg_249),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln107_reg_249_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln107_reg_249),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(icmp_ln107_reg_249_pp0_iter1_reg),
        .O(\icmp_ln107_reg_249_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h40550000)) 
    \int_isr[0]_i_3 
       (.I0(\j_reg_137_reg[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(dst_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(Q[1]),
        .O(xfMat2axis_24_0_2160_3840_1_U0_ap_done));
  LUT6 #(
    .INIT(64'h00000000DFFFFFFF)) 
    internal_full_n_i_2__48
       (.I0(imgOutput_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(Q[2]),
        .I3(icmp_ln107_reg_249),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(internal_full_n_reg),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    internal_full_n_i_3__5
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(icmp_ln107_reg_249),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(imgOutput_data_empty_n),
        .I5(internal_full_n_reg),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000000080008888)) 
    \j_reg_137[0]_i_1 
       (.I0(\j_reg_137_reg[0] ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(dst_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(j_reg_1370),
        .O(j_reg_137));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \j_reg_137[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(Q[2]),
        .I3(CO),
        .O(j_reg_1370));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_regslice_both" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_regslice_both_93
   (\B_V_data_1_state_reg[1]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    D,
    \ap_CS_fsm_reg[1] ,
    E,
    B_V_data_1_sel0,
    j_reg_140,
    \icmp_ln82_reg_209_reg[0] ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[2] ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter00,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    Q,
    CO,
    src_TVALID,
    icmp_ln82_reg_209,
    imgInput_data_full_n,
    out,
    \ap_CS_fsm_reg[3]_i_3_0 ,
    src_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output B_V_data_1_sel0;
  output j_reg_140;
  output \icmp_ln82_reg_209_reg[0] ;
  output [0:0]internal_full_n_reg;
  output \ap_CS_fsm_reg[2] ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter00;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input [1:0]Q;
  input [0:0]CO;
  input src_TVALID;
  input icmp_ln82_reg_209;
  input imgInput_data_full_n;
  input [11:0]out;
  input [31:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  input [23:0]src_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm[3]_i_10_n_3 ;
  wire \ap_CS_fsm[3]_i_11_n_3 ;
  wire \ap_CS_fsm[3]_i_12_n_3 ;
  wire \ap_CS_fsm[3]_i_14_n_3 ;
  wire \ap_CS_fsm[3]_i_15_n_3 ;
  wire \ap_CS_fsm[3]_i_16_n_3 ;
  wire \ap_CS_fsm[3]_i_17_n_3 ;
  wire \ap_CS_fsm[3]_i_18_n_3 ;
  wire \ap_CS_fsm[3]_i_19_n_3 ;
  wire \ap_CS_fsm[3]_i_20_n_3 ;
  wire \ap_CS_fsm[3]_i_21_n_3 ;
  wire \ap_CS_fsm[3]_i_23_n_3 ;
  wire \ap_CS_fsm[3]_i_24_n_3 ;
  wire \ap_CS_fsm[3]_i_25_n_3 ;
  wire \ap_CS_fsm[3]_i_26_n_3 ;
  wire \ap_CS_fsm[3]_i_27_n_3 ;
  wire \ap_CS_fsm[3]_i_28_n_3 ;
  wire \ap_CS_fsm[3]_i_29_n_3 ;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm[3]_i_30_n_3 ;
  wire \ap_CS_fsm[3]_i_31_n_3 ;
  wire \ap_CS_fsm[3]_i_32_n_3 ;
  wire \ap_CS_fsm[3]_i_33_n_3 ;
  wire \ap_CS_fsm[3]_i_34_n_3 ;
  wire \ap_CS_fsm[3]_i_35_n_3 ;
  wire \ap_CS_fsm[3]_i_36_n_3 ;
  wire \ap_CS_fsm[3]_i_37_n_3 ;
  wire \ap_CS_fsm[3]_i_38_n_3 ;
  wire \ap_CS_fsm[3]_i_5_n_3 ;
  wire \ap_CS_fsm[3]_i_6_n_3 ;
  wire \ap_CS_fsm[3]_i_7_n_3 ;
  wire \ap_CS_fsm[3]_i_8_n_3 ;
  wire \ap_CS_fsm[3]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_6 ;
  wire [31:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_6 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_2_n_3;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln82_fu_176_p2;
  wire icmp_ln82_reg_209;
  wire \icmp_ln82_reg_209_reg[0] ;
  wire imgInput_data_full_n;
  wire [0:0]internal_full_n_reg;
  wire j_reg_140;
  wire [11:0]out;
  wire [23:0]src_TDATA;
  wire src_TVALID;
  wire src_TVALID_int_regslice;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(src_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(src_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel0),
        .I1(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(src_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(src_TVALID),
        .I2(src_TVALID_int_regslice),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(src_TVALID_int_regslice),
        .I1(B_V_data_1_sel0),
        .I2(src_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(src_TVALID_int_regslice),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(imgInput_data_full_n),
        .I1(icmp_ln82_reg_209),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(icmp_ln82_fu_176_p2),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(Q[1]),
        .I3(icmp_ln82_fu_176_p2),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [28]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [29]),
        .O(\ap_CS_fsm[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [26]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [27]),
        .O(\ap_CS_fsm[3]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [24]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [25]),
        .O(\ap_CS_fsm[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [23]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [22]),
        .O(\ap_CS_fsm[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [21]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [20]),
        .O(\ap_CS_fsm[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [19]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [18]),
        .O(\ap_CS_fsm[3]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [17]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [16]),
        .O(\ap_CS_fsm[3]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [22]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [23]),
        .O(\ap_CS_fsm[3]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [20]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [21]),
        .O(\ap_CS_fsm[3]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(icmp_ln82_reg_209),
        .I2(imgInput_data_full_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln82_fu_176_p2),
        .I5(src_TVALID_int_regslice),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [18]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [19]),
        .O(\ap_CS_fsm[3]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_21 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [16]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [17]),
        .O(\ap_CS_fsm[3]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [15]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [14]),
        .O(\ap_CS_fsm[3]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [13]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [12]),
        .O(\ap_CS_fsm[3]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [11]),
        .I1(out[11]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [10]),
        .I3(out[10]),
        .O(\ap_CS_fsm[3]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [9]),
        .I1(out[9]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [8]),
        .I3(out[8]),
        .O(\ap_CS_fsm[3]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [14]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [15]),
        .O(\ap_CS_fsm[3]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [12]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [13]),
        .O(\ap_CS_fsm[3]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(out[11]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [11]),
        .I2(out[10]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [10]),
        .O(\ap_CS_fsm[3]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(out[9]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [9]),
        .I2(out[8]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [8]),
        .O(\ap_CS_fsm[3]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [7]),
        .I1(out[7]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [6]),
        .I3(out[6]),
        .O(\ap_CS_fsm[3]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [5]),
        .I1(out[5]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [4]),
        .I3(out[4]),
        .O(\ap_CS_fsm[3]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [3]),
        .I1(out[3]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [2]),
        .I3(out[2]),
        .O(\ap_CS_fsm[3]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [1]),
        .I1(out[1]),
        .I2(\ap_CS_fsm_reg[3]_i_3_0 [0]),
        .I3(out[0]),
        .O(\ap_CS_fsm[3]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(out[7]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [7]),
        .I2(out[6]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [6]),
        .O(\ap_CS_fsm[3]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(out[5]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [5]),
        .I2(out[4]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [4]),
        .O(\ap_CS_fsm[3]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(out[3]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [3]),
        .I2(out[2]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [2]),
        .O(\ap_CS_fsm[3]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38 
       (.I0(out[1]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [1]),
        .I2(out[0]),
        .I3(\ap_CS_fsm_reg[3]_i_3_0 [0]),
        .O(\ap_CS_fsm[3]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [30]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [31]),
        .O(\ap_CS_fsm[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [29]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [28]),
        .O(\ap_CS_fsm[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [27]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [26]),
        .O(\ap_CS_fsm[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [25]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [24]),
        .O(\ap_CS_fsm[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(\ap_CS_fsm_reg[3]_i_3_0 [30]),
        .I1(\ap_CS_fsm_reg[3]_i_3_0 [31]),
        .O(\ap_CS_fsm[3]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_13 
       (.CI(\ap_CS_fsm_reg[3]_i_22_n_3 ),
        .CO({\ap_CS_fsm_reg[3]_i_13_n_3 ,\ap_CS_fsm_reg[3]_i_13_n_4 ,\ap_CS_fsm_reg[3]_i_13_n_5 ,\ap_CS_fsm_reg[3]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23_n_3 ,\ap_CS_fsm[3]_i_24_n_3 ,\ap_CS_fsm[3]_i_25_n_3 ,\ap_CS_fsm[3]_i_26_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27_n_3 ,\ap_CS_fsm[3]_i_28_n_3 ,\ap_CS_fsm[3]_i_29_n_3 ,\ap_CS_fsm[3]_i_30_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22_n_3 ,\ap_CS_fsm_reg[3]_i_22_n_4 ,\ap_CS_fsm_reg[3]_i_22_n_5 ,\ap_CS_fsm_reg[3]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31_n_3 ,\ap_CS_fsm[3]_i_32_n_3 ,\ap_CS_fsm[3]_i_33_n_3 ,\ap_CS_fsm[3]_i_34_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35_n_3 ,\ap_CS_fsm[3]_i_36_n_3 ,\ap_CS_fsm[3]_i_37_n_3 ,\ap_CS_fsm[3]_i_38_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_3 ),
        .CO({icmp_ln82_fu_176_p2,\ap_CS_fsm_reg[3]_i_3_n_4 ,\ap_CS_fsm_reg[3]_i_3_n_5 ,\ap_CS_fsm_reg[3]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5_n_3 ,\ap_CS_fsm[3]_i_6_n_3 ,\ap_CS_fsm[3]_i_7_n_3 ,\ap_CS_fsm[3]_i_8_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_3 ,\ap_CS_fsm[3]_i_10_n_3 ,\ap_CS_fsm[3]_i_11_n_3 ,\ap_CS_fsm[3]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(\ap_CS_fsm_reg[3]_i_13_n_3 ),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_3 ,\ap_CS_fsm_reg[3]_i_4_n_4 ,\ap_CS_fsm_reg[3]_i_4_n_5 ,\ap_CS_fsm_reg[3]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14_n_3 ,\ap_CS_fsm[3]_i_15_n_3 ,\ap_CS_fsm[3]_i_16_n_3 ,\ap_CS_fsm[3]_i_17_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18_n_3 ,\ap_CS_fsm[3]_i_19_n_3 ,\ap_CS_fsm[3]_i_20_n_3 ,\ap_CS_fsm[3]_i_21_n_3 }));
  LUT6 #(
    .INIT(64'hEEEEE00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0_i_2_n_3),
        .I1(icmp_ln82_fu_176_p2),
        .I2(Q[0]),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter0_i_2_n_3));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln82_fu_176_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \axi_data_V_reg_213[23]_i_1 
       (.I0(icmp_ln82_fu_176_p2),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_213[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln82_reg_209[0]_i_1 
       (.I0(icmp_ln82_reg_209),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(Q[1]),
        .I3(icmp_ln82_fu_176_p2),
        .O(\icmp_ln82_reg_209_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_reg_140[0]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(B_V_data_1_sel0),
        .O(j_reg_140));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_reg_140[0]_i_2 
       (.I0(icmp_ln82_fu_176_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(B_V_data_1_sel0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(icmp_ln82_reg_209),
        .I4(imgInput_data_full_n),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_regslice_both" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_regslice_both__parameterized1
   (dst_TLAST,
    ap_rst_n_inv,
    ap_clk,
    dst_TREADY,
    icmp_ln107_reg_249,
    \B_V_data_1_state_reg[1]_0 ,
    p_4_in,
    axi_last_V_reg_253,
    Q,
    B_V_data_1_sel_wr_reg_0);
  output [0:0]dst_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input dst_TREADY;
  input icmp_ln107_reg_249;
  input \B_V_data_1_state_reg[1]_0 ;
  input p_4_in;
  input axi_last_V_reg_253;
  input [0:0]Q;
  input B_V_data_1_sel_wr_reg_0;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_253;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire icmp_ln107_reg_249;
  wire p_4_in;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_253),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_253),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(dst_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(icmp_ln107_reg_249),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(Q),
        .I3(B_V_data_1_sel_wr_reg_0),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8080FF80FF00FF00)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(icmp_ln107_reg_249),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(p_4_in),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(dst_TREADY),
        .I5(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFBBBBBBBB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(icmp_ln107_reg_249),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(p_4_in),
        .I5(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(dst_TLAST));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0
   (start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
    axis2xfMat_24_9_2160_3840_1_U0_ap_start,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
    start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n,
    start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n,
    start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n,
    start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n,
    Q,
    CO,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    axis2xfMat_24_9_2160_3840_1_U0_ap_ready,
    ap_rst_n_inv);
  output start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  output axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  output Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  input start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n;
  input start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  input start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n;
  input start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  input [0:0]Q;
  input [0:0]CO;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  input ap_rst_n_inv;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n;
  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  wire internal_empty_n_i_1__50_n_3;
  wire internal_full_n_i_1__50_n_3;
  wire internal_full_n_i_2__44_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
  wire start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n;
  wire start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  wire start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__50
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I1(internal_full_n_i_2__44_n_3),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__50_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__50_n_3),
        .Q(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__50
       (.I0(internal_full_n_i_2__44_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__50_n_3));
  LUT5 #(
    .INIT(32'hF7000000)) 
    internal_full_n_i_2__44
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .O(internal_full_n_i_2__44_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__50_n_3),
        .Q(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08F7F7F7F7080808)) 
    \mOutPtr[0]_i_1 
       (.I0(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I2(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_ap_ready),
        .I4(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    start_once_reg_i_4
       (.I0(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
        .I1(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .I2(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n),
        .I3(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .I4(start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n),
        .I5(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .O(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0
   (start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    ap_clk,
    imgInput_cols_c_empty_n,
    imgInput_cols_c20_full_n,
    imgInput_rows_c19_full_n,
    imgInput_rows_c_empty_n,
    start_once_reg,
    axis2xfMat_24_9_2160_3840_1_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv);
  output start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  output bgr2hsv_9_2160_3840_1_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  input ap_clk;
  input imgInput_cols_c_empty_n;
  input imgInput_cols_c20_full_n;
  input imgInput_rows_c19_full_n;
  input imgInput_rows_c_empty_n;
  input start_once_reg;
  input axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axis2xfMat_24_9_2160_3840_1_U0_ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire imgInput_cols_c20_full_n;
  wire imgInput_cols_c_empty_n;
  wire imgInput_rows_c19_full_n;
  wire imgInput_rows_c_empty_n;
  wire internal_empty_n_i_1__51_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__51_n_3;
  wire internal_full_n_i_2__45_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(internal_full_n_reg_0),
        .I1(imgInput_cols_c_empty_n),
        .I2(imgInput_cols_c20_full_n),
        .I3(imgInput_rows_c19_full_n),
        .I4(imgInput_rows_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'h1F)) 
    \i_reg_129[11]_i_2 
       (.I0(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I1(start_once_reg),
        .I2(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__51
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__51_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__51_n_3),
        .Q(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__51
       (.I0(internal_full_n_i_2__45_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__51_n_3));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__45
       (.I0(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__45_n_3));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__7
       (.I0(Q),
        .I1(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I4(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__51_n_3),
        .Q(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
        .I3(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe
   (colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    E,
    internal_full_n_reg_0,
    ap_clk,
    bgr2hsv_9_2160_3840_1_U0_ap_start,
    Q,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    p_src_mat_rows_c_i_empty_n,
    p_src_mat_cols_c_i_empty_n,
    ap_done_reg,
    p_src_mat_cols_c_i_full_n,
    rgb2hsv_rows_c_empty_n,
    p_src_mat_rows_c_i_full_n,
    rgb2hsv_cols_c_empty_n,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    internal_empty_n_reg_2,
    \mOutPtr_reg[1]_1 ,
    ap_start,
    start_once_reg,
    int_ap_idle_i_4_0,
    img_height_loc_i_channel_empty_n,
    high_th_1_0_empty_n,
    low_th_2_1_empty_n,
    low_th_0_1_empty_n,
    \mOutPtr_reg[0]_0 );
  output colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  output internal_empty_n_reg_0;
  output [0:0]internal_empty_n_reg_1;
  output [0:0]E;
  output internal_full_n_reg_0;
  input ap_clk;
  input bgr2hsv_9_2160_3840_1_U0_ap_start;
  input [0:0]Q;
  input int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input p_src_mat_rows_c_i_empty_n;
  input p_src_mat_cols_c_i_empty_n;
  input ap_done_reg;
  input p_src_mat_cols_c_i_full_n;
  input rgb2hsv_rows_c_empty_n;
  input p_src_mat_rows_c_i_full_n;
  input rgb2hsv_cols_c_empty_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input internal_empty_n_reg_2;
  input \mOutPtr_reg[1]_1 ;
  input ap_start;
  input start_once_reg;
  input int_ap_idle_i_4_0;
  input img_height_loc_i_channel_empty_n;
  input high_th_1_0_empty_n;
  input low_th_2_1_empty_n;
  input low_th_0_1_empty_n;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_start;
  wire bgr2hsv_9_2160_3840_1_U0_ap_start;
  wire colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start;
  wire high_th_1_0_empty_n;
  wire img_height_loc_i_channel_empty_n;
  wire int_ap_idle_i_4_0;
  wire int_ap_idle_i_6_n_3;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__1_n_3;
  wire internal_full_n_i_2_n_3;
  wire internal_full_n_reg_0;
  wire low_th_0_1_empty_n;
  wire low_th_2_1_empty_n;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_i_empty_n;
  wire p_src_mat_cols_c_i_full_n;
  wire p_src_mat_rows_c_i_empty_n;
  wire p_src_mat_rows_c_i_full_n;
  wire rgb2hsv_cols_c_empty_n;
  wire rgb2hsv_rows_c_empty_n;
  wire start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(p_src_mat_cols_c_i_full_n),
        .I2(rgb2hsv_rows_c_empty_n),
        .I3(p_src_mat_rows_c_i_full_n),
        .I4(rgb2hsv_cols_c_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h000000E0)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(internal_empty_n_reg_2),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    int_ap_idle_i_4
       (.I0(bgr2hsv_9_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(int_ap_idle_i_6_n_3),
        .I3(int_ap_idle_reg),
        .I4(int_ap_idle_reg_0),
        .I5(int_ap_idle_reg_1),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_6
       (.I0(internal_full_n_reg_0),
        .I1(int_ap_idle_i_4_0),
        .I2(img_height_loc_i_channel_empty_n),
        .I3(high_th_1_0_empty_n),
        .I4(low_th_2_1_empty_n),
        .I5(low_th_0_1_empty_n),
        .O(int_ap_idle_i_6_n_3));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(internal_full_n_i_2_n_3),
        .I4(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(internal_full_n_i_2_n_3),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    internal_full_n_i_2
       (.I0(internal_empty_n_reg_2),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(ap_start),
        .I3(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .I4(start_once_reg),
        .O(internal_full_n_i_2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hBDBB4244)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(start_once_reg),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \mOutPtr[1]_i_1__0 
       (.I0(E),
        .I1(p_src_mat_rows_c_i_empty_n),
        .I2(colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start),
        .I3(p_src_mat_cols_c_i_empty_n),
        .I4(ap_done_reg),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0
   (start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready,
    ap_rst_n);
  output start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n;
  output dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready;
  input ap_rst_n;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  wire internal_empty_n;
  wire internal_empty_n_i_1__44_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__44_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__23_n_3 ;
  wire \mOutPtr[1]_i_1__25_n_3 ;
  wire \mOutPtr[2]_i_1__10_n_3 ;
  wire \mOutPtr[3]_i_1__10_n_3 ;
  wire \mOutPtr[3]_i_2__8_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__44
       (.I0(ap_rst_n),
        .I1(start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__44_n_3));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__32
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__44_n_3),
        .Q(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__44
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I5(start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n),
        .O(internal_full_n_i_1__44_n_3));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__36
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__44_n_3),
        .Q(start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__23 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__10_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__10 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I1(start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .O(\mOutPtr[3]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__8 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__8_n_3 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__8 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready),
        .I1(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I3(start_for_dilate_0_0_2160_3840_0_3_3_1_1_12_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_3 ),
        .D(\mOutPtr[0]_i_1__23_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_3 ),
        .D(\mOutPtr[1]_i_1__25_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_3 ),
        .D(\mOutPtr[2]_i_1__10_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_3 ),
        .D(\mOutPtr[3]_i_2__8_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0
   (start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready,
    ap_rst_n);
  output start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  output dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  input ap_rst_n;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire internal_empty_n;
  wire internal_empty_n_i_1__45_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__45_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__24_n_3 ;
  wire \mOutPtr[1]_i_1__24_n_3 ;
  wire \mOutPtr[2]_i_1__11_n_3 ;
  wire \mOutPtr[3]_i_1__11_n_3 ;
  wire \mOutPtr[3]_i_2__9_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__45
       (.I0(ap_rst_n),
        .I1(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__45_n_3));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__33
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__45_n_3),
        .Q(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__45
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I5(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .O(internal_full_n_i_1__45_n_3));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__37
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__45_n_3),
        .Q(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__24 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__24 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__11 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I1(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .I2(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .I3(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .O(\mOutPtr[3]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__9 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__9_n_3 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__9 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .I1(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I3(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_3 ),
        .D(\mOutPtr[0]_i_1__24_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_3 ),
        .D(\mOutPtr[1]_i_1__24_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_3 ),
        .D(\mOutPtr[2]_i_1__11_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_3 ),
        .D(\mOutPtr[3]_i_2__9_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0
   (start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    Q,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready,
    mOutPtr110_out,
    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    int_ap_idle_i_2,
    ap_rst_n_inv);
  output start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n;
  output erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input [1:0]Q;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready;
  input mOutPtr110_out;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input [0:0]int_ap_idle_i_2;
  input ap_rst_n_inv;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire [0:0]int_ap_idle_i_2;
  wire internal_empty_n;
  wire internal_empty_n_i_1__43_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__43_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__22_n_3 ;
  wire \mOutPtr[1]_i_1__26_n_3 ;
  wire \mOutPtr[2]_i_1__9_n_3 ;
  wire \mOutPtr[3]_i_1__9_n_3 ;
  wire \mOutPtr[3]_i_2__7_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n;

  LUT4 #(
    .INIT(16'hFBFF)) 
    int_ap_idle_i_5
       (.I0(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .I1(Q[0]),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I3(int_ap_idle_i_2),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__43
       (.I0(ap_rst_n),
        .I1(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .I4(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__43_n_3));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__31
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__43_n_3),
        .Q(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__43
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I5(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n),
        .O(internal_full_n_i_1__43_n_3));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__35
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__43_n_3),
        .Q(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__22 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__26 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__9_n_3 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__9 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I1(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n),
        .I2(Q[1]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .O(\mOutPtr[3]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__7 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__7_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_3 ),
        .D(\mOutPtr[0]_i_1__22_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_3 ),
        .D(\mOutPtr[1]_i_1__26_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_3 ),
        .D(\mOutPtr[2]_i_1__9_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_3 ),
        .D(\mOutPtr[3]_i_2__7_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_start_for_erode_0_0_2160_3840_0_3_3_1_1_U0
   (start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n,
    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    ap_clk,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    Q,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready,
    mOutPtr110_out,
    ap_rst_n_inv);
  output start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  output erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input ap_clk;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input [0:0]Q;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  input mOutPtr110_out;
  input ap_rst_n_inv;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire internal_empty_n;
  wire internal_empty_n_i_1__46_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__46_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__25_n_3 ;
  wire \mOutPtr[1]_i_1__23_n_3 ;
  wire \mOutPtr[2]_i_1__12_n_3 ;
  wire \mOutPtr[3]_i_1__12_n_3 ;
  wire \mOutPtr[3]_i_2__10_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__46
       (.I0(ap_rst_n),
        .I1(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I4(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__46_n_3));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__34
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__46_n_3),
        .Q(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__46
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .I3(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I5(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .O(internal_full_n_i_1__46_n_3));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__38
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__46_n_3),
        .Q(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__12_n_3 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__12 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I1(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .O(\mOutPtr[3]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__10 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__10_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_3 ),
        .D(\mOutPtr[0]_i_1__25_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_3 ),
        .D(\mOutPtr[1]_i_1__23_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_3 ),
        .D(\mOutPtr[2]_i_1__12_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_3 ),
        .D(\mOutPtr[3]_i_2__10_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_start_for_xfMat2axis_24_0_2160_3840_1_U0
   (ap_idle,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
    Q,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    ap_rst_n_inv,
    ap_clk,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    xfMat2axis_24_0_2160_3840_1_U0_ap_done,
    ap_rst_n);
  output ap_idle;
  output xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  output start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  input [0:0]Q;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  input ap_rst_n;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire internal_empty_n;
  wire internal_empty_n_i_1__47_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__47_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__26_n_3 ;
  wire \mOutPtr[1]_i_1__22_n_3 ;
  wire \mOutPtr[2]_i_1__13_n_3 ;
  wire \mOutPtr[3]_i_1__13_n_3 ;
  wire \mOutPtr[4]_i_1__1_n_3 ;
  wire \mOutPtr[4]_i_2__1_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;

  LUT5 #(
    .INIT(32'h00000004)) 
    int_ap_idle_i_1
       (.I0(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I1(Q),
        .I2(int_ap_idle_reg),
        .I3(int_ap_idle_reg_0),
        .I4(int_ap_idle_reg_1),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__47
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I4(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__47_n_3));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__35
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__47_n_3),
        .Q(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__47
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I4(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I5(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .O(internal_full_n_i_1__47_n_3));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__39
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__47_n_3),
        .Q(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__26 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__13 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__13_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[4]_i_1__1 
       (.I0(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I1(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I3(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .O(\mOutPtr[4]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_3 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[4]_i_3__1 
       (.I0(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .I1(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I2(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I3(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__26_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_1__22_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[2]_i_1__13_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[3]_i_1__13_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[4]_i_2__1_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_xFInRange_9_0_2160_3840_15_0_1_9_1_3_s
   (CO,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][22]_1 ,
    \SRL_SIG_reg[0][22]_2 ,
    \SRL_SIG_reg[0][6]_1 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][6]_2 ,
    \SRL_SIG_reg[0][14]_1 ,
    \SRL_SIG_reg[0][14]_2 ,
    \SRL_SIG_reg[0][6]_3 ,
    \SRL_SIG_reg[0][22]_3 ,
    \SRL_SIG_reg[0][22]_4 ,
    \SRL_SIG_reg[0][14]_3 ,
    \SRL_SIG_reg[0][6]_4 ,
    \icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \icmp_ln92_reg_705_reg[0]_0 ,
    internal_empty_n_reg,
    mOutPtr110_out,
    \icmp_ln92_reg_705_reg[0]_1 ,
    \and_ln1348_5_reg_719_reg[0]_0 ,
    internal_empty_n_reg_0,
    Q,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    \ap_CS_fsm_reg[5]_8 ,
    \ap_CS_fsm_reg[5]_9 ,
    \ap_CS_fsm_reg[5]_10 ,
    \ap_CS_fsm_reg[5]_11 ,
    \ap_CS_fsm_reg[5]_12 ,
    \ap_CS_fsm_reg[5]_13 ,
    \ap_CS_fsm_reg[5]_14 ,
    \ap_CS_fsm_reg[5]_15 ,
    \ap_CS_fsm_reg[5]_16 ,
    \ap_CS_fsm_reg[5]_17 ,
    \ap_CS_fsm_reg[5]_18 ,
    \ap_CS_fsm_reg[5]_19 ,
    ap_clk,
    B,
    A,
    DI,
    S,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 ,
    \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 ,
    and_ln1348_5_fu_565_p2,
    and_ln1348_3_fu_469_p2,
    and_ln1348_1_fu_373_p2,
    rgb2hsv_data_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    imgHelper1_data_full_n,
    \SRL_SIG_reg[0]_0 ,
    p_reg_reg,
    ap_rst_n,
    low_th_0_0_empty_n,
    low_th_0_1_empty_n,
    low_th_0_2_empty_n,
    high_th_0_0_empty_n,
    high_th_0_1_empty_n,
    high_th_0_2_empty_n,
    low_th_1_0_empty_n,
    low_th_1_1_empty_n,
    low_th_1_2_empty_n,
    high_th_1_0_empty_n,
    high_th_1_1_empty_n,
    high_th_1_2_empty_n,
    low_th_2_0_empty_n,
    low_th_2_1_empty_n,
    low_th_2_2_empty_n,
    high_th_2_0_empty_n,
    high_th_2_1_empty_n,
    high_th_2_2_empty_n,
    img_height_loc_i_channel_empty_n,
    img_width_loc_i_channel_empty_n,
    \ap_CS_fsm_reg[0]_0 );
  output [0:0]CO;
  output [0:0]\SRL_SIG_reg[0][6] ;
  output [0:0]\SRL_SIG_reg[0][22] ;
  output [0:0]\SRL_SIG_reg[0][22]_0 ;
  output [0:0]\SRL_SIG_reg[0][14] ;
  output [0:0]\SRL_SIG_reg[0][6]_0 ;
  output [0:0]\SRL_SIG_reg[0][22]_1 ;
  output [0:0]\SRL_SIG_reg[0][22]_2 ;
  output [0:0]\SRL_SIG_reg[0][6]_1 ;
  output [0:0]\SRL_SIG_reg[0][14]_0 ;
  output [0:0]\SRL_SIG_reg[0][6]_2 ;
  output [0:0]\SRL_SIG_reg[0][14]_1 ;
  output [0:0]\SRL_SIG_reg[0][14]_2 ;
  output [0:0]\SRL_SIG_reg[0][6]_3 ;
  output [0:0]\SRL_SIG_reg[0][22]_3 ;
  output [0:0]\SRL_SIG_reg[0][22]_4 ;
  output [0:0]\SRL_SIG_reg[0][14]_3 ;
  output [0:0]\SRL_SIG_reg[0][6]_4 ;
  output \icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \icmp_ln92_reg_705_reg[0]_0 ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output \icmp_ln92_reg_705_reg[0]_1 ;
  output \and_ln1348_5_reg_719_reg[0]_0 ;
  output internal_empty_n_reg_0;
  output [1:0]Q;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output \ap_CS_fsm_reg[5]_8 ;
  output \ap_CS_fsm_reg[5]_9 ;
  output \ap_CS_fsm_reg[5]_10 ;
  output \ap_CS_fsm_reg[5]_11 ;
  output \ap_CS_fsm_reg[5]_12 ;
  output \ap_CS_fsm_reg[5]_13 ;
  output \ap_CS_fsm_reg[5]_14 ;
  output \ap_CS_fsm_reg[5]_15 ;
  output \ap_CS_fsm_reg[5]_16 ;
  output \ap_CS_fsm_reg[5]_17 ;
  output \ap_CS_fsm_reg[5]_18 ;
  output \ap_CS_fsm_reg[5]_19 ;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 ;
  input [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 ;
  input and_ln1348_5_fu_565_p2;
  input and_ln1348_3_fu_469_p2;
  input and_ln1348_1_fu_373_p2;
  input rgb2hsv_data_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input imgHelper1_data_full_n;
  input [0:0]\SRL_SIG_reg[0]_0 ;
  input p_reg_reg;
  input ap_rst_n;
  input low_th_0_0_empty_n;
  input low_th_0_1_empty_n;
  input low_th_0_2_empty_n;
  input high_th_0_0_empty_n;
  input high_th_0_1_empty_n;
  input high_th_0_2_empty_n;
  input low_th_1_0_empty_n;
  input low_th_1_1_empty_n;
  input low_th_1_2_empty_n;
  input high_th_1_0_empty_n;
  input high_th_1_1_empty_n;
  input high_th_1_2_empty_n;
  input low_th_2_0_empty_n;
  input low_th_2_1_empty_n;
  input low_th_2_2_empty_n;
  input high_th_2_0_empty_n;
  input high_th_2_1_empty_n;
  input high_th_2_2_empty_n;
  input img_height_loc_i_channel_empty_n;
  input img_width_loc_i_channel_empty_n;
  input \ap_CS_fsm_reg[0]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]\SRL_SIG_reg[0][14] ;
  wire [0:0]\SRL_SIG_reg[0][14]_0 ;
  wire [0:0]\SRL_SIG_reg[0][14]_1 ;
  wire [0:0]\SRL_SIG_reg[0][14]_2 ;
  wire [0:0]\SRL_SIG_reg[0][14]_3 ;
  wire [0:0]\SRL_SIG_reg[0][22] ;
  wire [0:0]\SRL_SIG_reg[0][22]_0 ;
  wire [0:0]\SRL_SIG_reg[0][22]_1 ;
  wire [0:0]\SRL_SIG_reg[0][22]_2 ;
  wire [0:0]\SRL_SIG_reg[0][22]_3 ;
  wire [0:0]\SRL_SIG_reg[0][22]_4 ;
  wire [0:0]\SRL_SIG_reg[0][6] ;
  wire [0:0]\SRL_SIG_reg[0][6]_0 ;
  wire [0:0]\SRL_SIG_reg[0][6]_1 ;
  wire [0:0]\SRL_SIG_reg[0][6]_2 ;
  wire [0:0]\SRL_SIG_reg[0][6]_3 ;
  wire [0:0]\SRL_SIG_reg[0][6]_4 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire and_ln1348_1_fu_373_p2;
  wire and_ln1348_1_reg_709;
  wire \and_ln1348_1_reg_709[0]_i_1_n_3 ;
  wire and_ln1348_3_fu_469_p2;
  wire and_ln1348_3_reg_714;
  wire \and_ln1348_3_reg_714[0]_i_1_n_3 ;
  wire and_ln1348_5_fu_565_p2;
  wire and_ln1348_5_reg_719;
  wire \and_ln1348_5_reg_719[0]_i_1_n_3 ;
  wire \and_ln1348_5_reg_719_reg[0]_0 ;
  wire \ap_CS_fsm[1]_i_3_n_3 ;
  wire \ap_CS_fsm[4]_i_2__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_10 ;
  wire \ap_CS_fsm_reg[5]_11 ;
  wire \ap_CS_fsm_reg[5]_12 ;
  wire \ap_CS_fsm_reg[5]_13 ;
  wire \ap_CS_fsm_reg[5]_14 ;
  wire \ap_CS_fsm_reg[5]_15 ;
  wire \ap_CS_fsm_reg[5]_16 ;
  wire \ap_CS_fsm_reg[5]_17 ;
  wire \ap_CS_fsm_reg[5]_18 ;
  wire \ap_CS_fsm_reg[5]_19 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire \ap_CS_fsm_reg[5]_9 ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state5;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire [31:0]bound_reg_695;
  wire high_th_0_0_empty_n;
  wire high_th_0_1_empty_n;
  wire high_th_0_2_empty_n;
  wire high_th_1_0_empty_n;
  wire high_th_1_1_empty_n;
  wire high_th_1_2_empty_n;
  wire high_th_2_0_empty_n;
  wire high_th_2_1_empty_n;
  wire high_th_2_2_empty_n;
  wire icmp_ln56_10_fu_508_p2_carry_n_4;
  wire icmp_ln56_10_fu_508_p2_carry_n_5;
  wire icmp_ln56_10_fu_508_p2_carry_n_6;
  wire icmp_ln56_11_fu_530_p2_carry_n_4;
  wire icmp_ln56_11_fu_530_p2_carry_n_5;
  wire icmp_ln56_11_fu_530_p2_carry_n_6;
  wire icmp_ln56_1_fu_294_p2_carry_n_4;
  wire icmp_ln56_1_fu_294_p2_carry_n_5;
  wire icmp_ln56_1_fu_294_p2_carry_n_6;
  wire icmp_ln56_2_fu_316_p2_carry_n_4;
  wire icmp_ln56_2_fu_316_p2_carry_n_5;
  wire icmp_ln56_2_fu_316_p2_carry_n_6;
  wire icmp_ln56_3_fu_338_p2_carry_n_4;
  wire icmp_ln56_3_fu_338_p2_carry_n_5;
  wire icmp_ln56_3_fu_338_p2_carry_n_6;
  wire icmp_ln56_4_fu_379_p2_carry_n_4;
  wire icmp_ln56_4_fu_379_p2_carry_n_5;
  wire icmp_ln56_4_fu_379_p2_carry_n_6;
  wire icmp_ln56_5_fu_390_p2_carry_n_4;
  wire icmp_ln56_5_fu_390_p2_carry_n_5;
  wire icmp_ln56_5_fu_390_p2_carry_n_6;
  wire icmp_ln56_6_fu_412_p2_carry_n_4;
  wire icmp_ln56_6_fu_412_p2_carry_n_5;
  wire icmp_ln56_6_fu_412_p2_carry_n_6;
  wire icmp_ln56_7_fu_434_p2_carry_n_4;
  wire icmp_ln56_7_fu_434_p2_carry_n_5;
  wire icmp_ln56_7_fu_434_p2_carry_n_6;
  wire icmp_ln56_8_fu_475_p2_carry_n_4;
  wire icmp_ln56_8_fu_475_p2_carry_n_5;
  wire icmp_ln56_8_fu_475_p2_carry_n_6;
  wire icmp_ln56_9_fu_486_p2_carry_n_4;
  wire icmp_ln56_9_fu_486_p2_carry_n_5;
  wire icmp_ln56_9_fu_486_p2_carry_n_6;
  wire icmp_ln56_fu_283_p2_carry_n_4;
  wire icmp_ln56_fu_283_p2_carry_n_5;
  wire icmp_ln56_fu_283_p2_carry_n_6;
  wire icmp_ln890_1_fu_327_p2_carry_n_4;
  wire icmp_ln890_1_fu_327_p2_carry_n_5;
  wire icmp_ln890_1_fu_327_p2_carry_n_6;
  wire icmp_ln890_2_fu_401_p2_carry_n_4;
  wire icmp_ln890_2_fu_401_p2_carry_n_5;
  wire icmp_ln890_2_fu_401_p2_carry_n_6;
  wire icmp_ln890_3_fu_423_p2_carry_n_4;
  wire icmp_ln890_3_fu_423_p2_carry_n_5;
  wire icmp_ln890_3_fu_423_p2_carry_n_6;
  wire icmp_ln890_4_fu_497_p2_carry_n_4;
  wire icmp_ln890_4_fu_497_p2_carry_n_5;
  wire icmp_ln890_4_fu_497_p2_carry_n_6;
  wire icmp_ln890_5_fu_519_p2_carry_n_4;
  wire icmp_ln890_5_fu_519_p2_carry_n_5;
  wire icmp_ln890_5_fu_519_p2_carry_n_6;
  wire icmp_ln890_fu_305_p2_carry_n_4;
  wire icmp_ln890_fu_305_p2_carry_n_5;
  wire icmp_ln890_fu_305_p2_carry_n_6;
  wire icmp_ln92_fu_254_p2_carry__0_i_1_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_i_2_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_i_3_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_i_4_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_n_3;
  wire icmp_ln92_fu_254_p2_carry__0_n_4;
  wire icmp_ln92_fu_254_p2_carry__0_n_5;
  wire icmp_ln92_fu_254_p2_carry__0_n_6;
  wire icmp_ln92_fu_254_p2_carry__1_i_1_n_3;
  wire icmp_ln92_fu_254_p2_carry__1_i_2_n_3;
  wire icmp_ln92_fu_254_p2_carry__1_i_3_n_3;
  wire icmp_ln92_fu_254_p2_carry__1_n_5;
  wire icmp_ln92_fu_254_p2_carry__1_n_6;
  wire icmp_ln92_fu_254_p2_carry_i_1_n_3;
  wire icmp_ln92_fu_254_p2_carry_i_2_n_3;
  wire icmp_ln92_fu_254_p2_carry_i_3_n_3;
  wire icmp_ln92_fu_254_p2_carry_i_4_n_3;
  wire icmp_ln92_fu_254_p2_carry_n_3;
  wire icmp_ln92_fu_254_p2_carry_n_4;
  wire icmp_ln92_fu_254_p2_carry_n_5;
  wire icmp_ln92_fu_254_p2_carry_n_6;
  wire \icmp_ln92_reg_705[0]_i_1_n_3 ;
  wire \icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln92_reg_705_reg[0]_0 ;
  wire \icmp_ln92_reg_705_reg[0]_1 ;
  wire \icmp_ln92_reg_705_reg_n_3_[0] ;
  wire imgHelper1_data_full_n;
  wire img_height_loc_i_channel_empty_n;
  wire img_width_loc_i_channel_empty_n;
  wire indvar_flatten_reg_229;
  wire indvar_flatten_reg_2290;
  wire \indvar_flatten_reg_229[0]_i_4_n_3 ;
  wire [31:0]indvar_flatten_reg_229_reg;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_229_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_229_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire low_th_0_0_empty_n;
  wire low_th_0_1_empty_n;
  wire low_th_0_2_empty_n;
  wire low_th_1_0_empty_n;
  wire low_th_1_1_empty_n;
  wire low_th_1_2_empty_n;
  wire low_th_2_0_empty_n;
  wire low_th_2_1_empty_n;
  wire low_th_2_2_empty_n;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_10;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_11;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_12;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_13;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_14;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_15;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_16;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_17;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_18;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_19;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_20;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_21;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_22;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_23;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_24;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_25;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_26;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_27;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_28;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_29;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_3;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_30;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_31;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_32;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_33;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_34;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_4;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_5;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_6;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_7;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_8;
  wire mul_mul_16ns_16ns_32_4_1_U57_n_9;
  wire p_3_in;
  wire p_reg_reg;
  wire rgb2hsv_data_empty_n;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 ;
  wire [3:0]\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 ;
  wire [3:0]NLW_icmp_ln56_10_fu_508_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_11_fu_530_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_1_fu_294_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_2_fu_316_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_3_fu_338_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_4_fu_379_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_5_fu_390_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_6_fu_412_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_7_fu_434_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_8_fu_475_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_9_fu_486_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_1_fu_327_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_2_fu_401_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_3_fu_423_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_4_fu_497_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_5_fu_519_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln890_fu_305_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFE00FE)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(and_ln1348_5_reg_719),
        .I1(and_ln1348_1_reg_709),
        .I2(and_ln1348_3_reg_714),
        .I3(\icmp_ln92_reg_705_reg[0]_1 ),
        .I4(\SRL_SIG_reg[0]_0 ),
        .O(\and_ln1348_5_reg_719_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \and_ln1348_1_reg_709[0]_i_1 
       (.I0(and_ln1348_1_fu_373_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I4(and_ln1348_1_reg_709),
        .O(\and_ln1348_1_reg_709[0]_i_1_n_3 ));
  FDRE \and_ln1348_1_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1348_1_reg_709[0]_i_1_n_3 ),
        .Q(and_ln1348_1_reg_709),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \and_ln1348_3_reg_714[0]_i_1 
       (.I0(and_ln1348_3_fu_469_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I4(and_ln1348_3_reg_714),
        .O(\and_ln1348_3_reg_714[0]_i_1_n_3 ));
  FDRE \and_ln1348_3_reg_714_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1348_3_reg_714[0]_i_1_n_3 ),
        .Q(and_ln1348_3_reg_714),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \and_ln1348_5_reg_719[0]_i_1 
       (.I0(and_ln1348_5_fu_565_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I4(and_ln1348_5_reg_719),
        .O(\and_ln1348_5_reg_719[0]_i_1_n_3 ));
  FDRE \and_ln1348_5_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1348_5_reg_719[0]_i_1_n_3 ),
        .Q(and_ln1348_5_reg_719),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(p_reg_reg),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(p_reg_reg),
        .I1(\ap_CS_fsm_reg_n_3_[1] ),
        .I2(\ap_CS_fsm_reg_n_3_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\ap_CS_fsm[1]_i_3_n_3 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hFFAAFFBF)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state5),
        .I3(\icmp_ln92_reg_705_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\ap_CS_fsm[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h000000000A080808)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(rgb2hsv_data_empty_n),
        .I3(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(imgHelper1_data_full_n),
        .O(\icmp_ln92_reg_705_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[2] ),
        .Q(ap_CS_fsm_state4),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln92_reg_705_reg[0]_0 ),
        .I2(ap_condition_pp0_exit_iter0_state5),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE \bound_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_34),
        .Q(bound_reg_695[0]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_24),
        .Q(bound_reg_695[10]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_23),
        .Q(bound_reg_695[11]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_22),
        .Q(bound_reg_695[12]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_21),
        .Q(bound_reg_695[13]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_20),
        .Q(bound_reg_695[14]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_19),
        .Q(bound_reg_695[15]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_18),
        .Q(bound_reg_695[16]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_17),
        .Q(bound_reg_695[17]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_16),
        .Q(bound_reg_695[18]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_15),
        .Q(bound_reg_695[19]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_33),
        .Q(bound_reg_695[1]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_14),
        .Q(bound_reg_695[20]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_13),
        .Q(bound_reg_695[21]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_12),
        .Q(bound_reg_695[22]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_11),
        .Q(bound_reg_695[23]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_10),
        .Q(bound_reg_695[24]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_9),
        .Q(bound_reg_695[25]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_8),
        .Q(bound_reg_695[26]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_7),
        .Q(bound_reg_695[27]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_6),
        .Q(bound_reg_695[28]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_5),
        .Q(bound_reg_695[29]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_32),
        .Q(bound_reg_695[2]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_4),
        .Q(bound_reg_695[30]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_3),
        .Q(bound_reg_695[31]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_31),
        .Q(bound_reg_695[3]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_30),
        .Q(bound_reg_695[4]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_29),
        .Q(bound_reg_695[5]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_28),
        .Q(bound_reg_695[6]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_27),
        .Q(bound_reg_695[7]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_26),
        .Q(bound_reg_695[8]),
        .R(1'b0));
  FDRE \bound_reg_695_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_mul_16ns_16ns_32_4_1_U57_n_25),
        .Q(bound_reg_695[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_10_fu_508_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][14]_2 ,icmp_ln56_10_fu_508_p2_carry_n_4,icmp_ln56_10_fu_508_p2_carry_n_5,icmp_ln56_10_fu_508_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2 ),
        .O(NLW_icmp_ln56_10_fu_508_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_11_fu_530_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][22]_3 ,icmp_ln56_11_fu_530_p2_carry_n_4,icmp_ln56_11_fu_530_p2_carry_n_5,icmp_ln56_11_fu_530_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_3 ),
        .O(NLW_icmp_ln56_11_fu_530_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_1_fu_294_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][6]_0 ,icmp_ln56_1_fu_294_p2_carry_n_4,icmp_ln56_1_fu_294_p2_carry_n_5,icmp_ln56_1_fu_294_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_7 ),
        .O(NLW_icmp_ln56_1_fu_294_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_8 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_2_fu_316_p2_carry
       (.CI(1'b0),
        .CO({CO,icmp_ln56_2_fu_316_p2_carry_n_4,icmp_ln56_2_fu_316_p2_carry_n_5,icmp_ln56_2_fu_316_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln56_2_fu_316_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_3_fu_338_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][22] ,icmp_ln56_3_fu_338_p2_carry_n_4,icmp_ln56_3_fu_338_p2_carry_n_5,icmp_ln56_3_fu_338_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_1 ),
        .O(NLW_icmp_ln56_3_fu_338_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_4_fu_379_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][6]_1 ,icmp_ln56_4_fu_379_p2_carry_n_4,icmp_ln56_4_fu_379_p2_carry_n_5,icmp_ln56_4_fu_379_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_3 ),
        .O(NLW_icmp_ln56_4_fu_379_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_5_fu_390_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][6]_2 ,icmp_ln56_5_fu_390_p2_carry_n_4,icmp_ln56_5_fu_390_p2_carry_n_5,icmp_ln56_5_fu_390_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_7 ),
        .O(NLW_icmp_ln56_5_fu_390_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_8 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_6_fu_412_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][14]_0 ,icmp_ln56_6_fu_412_p2_carry_n_4,icmp_ln56_6_fu_412_p2_carry_n_5,icmp_ln56_6_fu_412_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_5 ),
        .O(NLW_icmp_ln56_6_fu_412_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_6 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_7_fu_434_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][22]_1 ,icmp_ln56_7_fu_434_p2_carry_n_4,icmp_ln56_7_fu_434_p2_carry_n_5,icmp_ln56_7_fu_434_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2 ),
        .O(NLW_icmp_ln56_7_fu_434_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_8_fu_475_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][6]_3 ,icmp_ln56_8_fu_475_p2_carry_n_4,icmp_ln56_8_fu_475_p2_carry_n_5,icmp_ln56_8_fu_475_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_1 ),
        .O(NLW_icmp_ln56_8_fu_475_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_9_fu_486_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][6]_4 ,icmp_ln56_9_fu_486_p2_carry_n_4,icmp_ln56_9_fu_486_p2_carry_n_5,icmp_ln56_9_fu_486_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_9 ),
        .O(NLW_icmp_ln56_9_fu_486_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_10 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_fu_283_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][6] ,icmp_ln56_fu_283_p2_carry_n_4,icmp_ln56_fu_283_p2_carry_n_5,icmp_ln56_fu_283_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2 ),
        .O(NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_1_fu_327_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][22]_0 ,icmp_ln890_1_fu_327_p2_carry_n_4,icmp_ln890_1_fu_327_p2_carry_n_5,icmp_ln890_1_fu_327_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_3 ),
        .O(NLW_icmp_ln890_1_fu_327_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_2_fu_401_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][14]_1 ,icmp_ln890_2_fu_401_p2_carry_n_4,icmp_ln890_2_fu_401_p2_carry_n_5,icmp_ln890_2_fu_401_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_9 ),
        .O(NLW_icmp_ln890_2_fu_401_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_10 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_3_fu_423_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][22]_2 ,icmp_ln890_3_fu_423_p2_carry_n_4,icmp_ln890_3_fu_423_p2_carry_n_5,icmp_ln890_3_fu_423_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_1 ),
        .O(NLW_icmp_ln890_3_fu_423_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_3_fu_469_p2_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_4_fu_497_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][14]_3 ,icmp_ln890_4_fu_497_p2_carry_n_4,icmp_ln890_4_fu_497_p2_carry_n_5,icmp_ln890_4_fu_497_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_7 ),
        .O(NLW_icmp_ln890_4_fu_497_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_8 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_5_fu_519_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][22]_4 ,icmp_ln890_5_fu_519_p2_carry_n_4,icmp_ln890_5_fu_519_p2_carry_n_5,icmp_ln890_5_fu_519_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_5 ),
        .O(NLW_icmp_ln890_5_fu_519_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_5_fu_565_p2_6 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln890_fu_305_p2_carry
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][14] ,icmp_ln890_fu_305_p2_carry_n_4,icmp_ln890_fu_305_p2_carry_n_5,icmp_ln890_fu_305_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_5 ),
        .O(NLW_icmp_ln890_fu_305_p2_carry_O_UNCONNECTED[3:0]),
        .S(\xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/and_ln1348_1_fu_373_p2_6 ));
  CARRY4 icmp_ln92_fu_254_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln92_fu_254_p2_carry_n_3,icmp_ln92_fu_254_p2_carry_n_4,icmp_ln92_fu_254_p2_carry_n_5,icmp_ln92_fu_254_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln92_fu_254_p2_carry_i_1_n_3,icmp_ln92_fu_254_p2_carry_i_2_n_3,icmp_ln92_fu_254_p2_carry_i_3_n_3,icmp_ln92_fu_254_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln92_fu_254_p2_carry__0
       (.CI(icmp_ln92_fu_254_p2_carry_n_3),
        .CO({icmp_ln92_fu_254_p2_carry__0_n_3,icmp_ln92_fu_254_p2_carry__0_n_4,icmp_ln92_fu_254_p2_carry__0_n_5,icmp_ln92_fu_254_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln92_fu_254_p2_carry__0_i_1_n_3,icmp_ln92_fu_254_p2_carry__0_i_2_n_3,icmp_ln92_fu_254_p2_carry__0_i_3_n_3,icmp_ln92_fu_254_p2_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_1
       (.I0(indvar_flatten_reg_229_reg[23]),
        .I1(bound_reg_695[23]),
        .I2(indvar_flatten_reg_229_reg[21]),
        .I3(bound_reg_695[21]),
        .I4(bound_reg_695[22]),
        .I5(indvar_flatten_reg_229_reg[22]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_2
       (.I0(indvar_flatten_reg_229_reg[20]),
        .I1(bound_reg_695[20]),
        .I2(indvar_flatten_reg_229_reg[18]),
        .I3(bound_reg_695[18]),
        .I4(bound_reg_695[19]),
        .I5(indvar_flatten_reg_229_reg[19]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_3
       (.I0(indvar_flatten_reg_229_reg[15]),
        .I1(bound_reg_695[15]),
        .I2(indvar_flatten_reg_229_reg[16]),
        .I3(bound_reg_695[16]),
        .I4(bound_reg_695[17]),
        .I5(indvar_flatten_reg_229_reg[17]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__0_i_4
       (.I0(indvar_flatten_reg_229_reg[12]),
        .I1(bound_reg_695[12]),
        .I2(indvar_flatten_reg_229_reg[13]),
        .I3(bound_reg_695[13]),
        .I4(bound_reg_695[14]),
        .I5(indvar_flatten_reg_229_reg[14]),
        .O(icmp_ln92_fu_254_p2_carry__0_i_4_n_3));
  CARRY4 icmp_ln92_fu_254_p2_carry__1
       (.CI(icmp_ln92_fu_254_p2_carry__0_n_3),
        .CO({NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state5,icmp_ln92_fu_254_p2_carry__1_n_5,icmp_ln92_fu_254_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln92_fu_254_p2_carry__1_i_1_n_3,icmp_ln92_fu_254_p2_carry__1_i_2_n_3,icmp_ln92_fu_254_p2_carry__1_i_3_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln92_fu_254_p2_carry__1_i_1
       (.I0(bound_reg_695[31]),
        .I1(indvar_flatten_reg_229_reg[31]),
        .I2(bound_reg_695[30]),
        .I3(indvar_flatten_reg_229_reg[30]),
        .O(icmp_ln92_fu_254_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__1_i_2
       (.I0(indvar_flatten_reg_229_reg[27]),
        .I1(bound_reg_695[27]),
        .I2(indvar_flatten_reg_229_reg[28]),
        .I3(bound_reg_695[28]),
        .I4(bound_reg_695[29]),
        .I5(indvar_flatten_reg_229_reg[29]),
        .O(icmp_ln92_fu_254_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry__1_i_3
       (.I0(indvar_flatten_reg_229_reg[24]),
        .I1(bound_reg_695[24]),
        .I2(indvar_flatten_reg_229_reg[25]),
        .I3(bound_reg_695[25]),
        .I4(bound_reg_695[26]),
        .I5(indvar_flatten_reg_229_reg[26]),
        .O(icmp_ln92_fu_254_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_1
       (.I0(indvar_flatten_reg_229_reg[9]),
        .I1(bound_reg_695[9]),
        .I2(indvar_flatten_reg_229_reg[10]),
        .I3(bound_reg_695[10]),
        .I4(bound_reg_695[11]),
        .I5(indvar_flatten_reg_229_reg[11]),
        .O(icmp_ln92_fu_254_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_2
       (.I0(indvar_flatten_reg_229_reg[6]),
        .I1(bound_reg_695[6]),
        .I2(indvar_flatten_reg_229_reg[7]),
        .I3(bound_reg_695[7]),
        .I4(bound_reg_695[8]),
        .I5(indvar_flatten_reg_229_reg[8]),
        .O(icmp_ln92_fu_254_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_3
       (.I0(indvar_flatten_reg_229_reg[5]),
        .I1(bound_reg_695[5]),
        .I2(indvar_flatten_reg_229_reg[3]),
        .I3(bound_reg_695[3]),
        .I4(bound_reg_695[4]),
        .I5(indvar_flatten_reg_229_reg[4]),
        .O(icmp_ln92_fu_254_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln92_fu_254_p2_carry_i_4
       (.I0(indvar_flatten_reg_229_reg[0]),
        .I1(bound_reg_695[0]),
        .I2(indvar_flatten_reg_229_reg[1]),
        .I3(bound_reg_695[1]),
        .I4(bound_reg_695[2]),
        .I5(indvar_flatten_reg_229_reg[2]),
        .O(icmp_ln92_fu_254_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln92_reg_705[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .O(\icmp_ln92_reg_705[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln92_reg_705_reg[0]_0 ),
        .I3(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .O(\icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln92_reg_705_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln92_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln92_reg_705[0]_i_1_n_3 ),
        .Q(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \indvar_flatten_reg_229[0]_i_1 
       (.I0(\icmp_ln92_reg_705_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(ap_CS_fsm_state4),
        .O(indvar_flatten_reg_229));
  LUT4 #(
    .INIT(16'h0040)) 
    \indvar_flatten_reg_229[0]_i_2 
       (.I0(\icmp_ln92_reg_705_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .O(indvar_flatten_reg_2290));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_229[0]_i_4 
       (.I0(indvar_flatten_reg_229_reg[0]),
        .O(\indvar_flatten_reg_229[0]_i_4_n_3 ));
  FDRE \indvar_flatten_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_10 ),
        .Q(indvar_flatten_reg_229_reg[0]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_229_reg[0]_i_3_n_3 ,\indvar_flatten_reg_229_reg[0]_i_3_n_4 ,\indvar_flatten_reg_229_reg[0]_i_3_n_5 ,\indvar_flatten_reg_229_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_229_reg[0]_i_3_n_7 ,\indvar_flatten_reg_229_reg[0]_i_3_n_8 ,\indvar_flatten_reg_229_reg[0]_i_3_n_9 ,\indvar_flatten_reg_229_reg[0]_i_3_n_10 }),
        .S({indvar_flatten_reg_229_reg[3:1],\indvar_flatten_reg_229[0]_i_4_n_3 }));
  FDRE \indvar_flatten_reg_229_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[10]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[11]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[12]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[12]_i_1_n_3 ,\indvar_flatten_reg_229_reg[12]_i_1_n_4 ,\indvar_flatten_reg_229_reg[12]_i_1_n_5 ,\indvar_flatten_reg_229_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[12]_i_1_n_7 ,\indvar_flatten_reg_229_reg[12]_i_1_n_8 ,\indvar_flatten_reg_229_reg[12]_i_1_n_9 ,\indvar_flatten_reg_229_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[15:12]));
  FDRE \indvar_flatten_reg_229_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[13]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[14]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[15]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[16]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[16]_i_1_n_3 ,\indvar_flatten_reg_229_reg[16]_i_1_n_4 ,\indvar_flatten_reg_229_reg[16]_i_1_n_5 ,\indvar_flatten_reg_229_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[16]_i_1_n_7 ,\indvar_flatten_reg_229_reg[16]_i_1_n_8 ,\indvar_flatten_reg_229_reg[16]_i_1_n_9 ,\indvar_flatten_reg_229_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[19:16]));
  FDRE \indvar_flatten_reg_229_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[17]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[18]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[19]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_9 ),
        .Q(indvar_flatten_reg_229_reg[1]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[20]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[20]_i_1_n_3 ,\indvar_flatten_reg_229_reg[20]_i_1_n_4 ,\indvar_flatten_reg_229_reg[20]_i_1_n_5 ,\indvar_flatten_reg_229_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[20]_i_1_n_7 ,\indvar_flatten_reg_229_reg[20]_i_1_n_8 ,\indvar_flatten_reg_229_reg[20]_i_1_n_9 ,\indvar_flatten_reg_229_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[23:20]));
  FDRE \indvar_flatten_reg_229_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[21]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[22]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[23]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[24]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[24]_i_1_n_3 ,\indvar_flatten_reg_229_reg[24]_i_1_n_4 ,\indvar_flatten_reg_229_reg[24]_i_1_n_5 ,\indvar_flatten_reg_229_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[24]_i_1_n_7 ,\indvar_flatten_reg_229_reg[24]_i_1_n_8 ,\indvar_flatten_reg_229_reg[24]_i_1_n_9 ,\indvar_flatten_reg_229_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[27:24]));
  FDRE \indvar_flatten_reg_229_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[25]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[26]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[27]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[28]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[24]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_229_reg[28]_i_1_n_4 ,\indvar_flatten_reg_229_reg[28]_i_1_n_5 ,\indvar_flatten_reg_229_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[28]_i_1_n_7 ,\indvar_flatten_reg_229_reg[28]_i_1_n_8 ,\indvar_flatten_reg_229_reg[28]_i_1_n_9 ,\indvar_flatten_reg_229_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[31:28]));
  FDRE \indvar_flatten_reg_229_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[29]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_8 ),
        .Q(indvar_flatten_reg_229_reg[2]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[30]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[31]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[0]_i_3_n_7 ),
        .Q(indvar_flatten_reg_229_reg[3]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[4]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[0]_i_3_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[4]_i_1_n_3 ,\indvar_flatten_reg_229_reg[4]_i_1_n_4 ,\indvar_flatten_reg_229_reg[4]_i_1_n_5 ,\indvar_flatten_reg_229_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[4]_i_1_n_7 ,\indvar_flatten_reg_229_reg[4]_i_1_n_8 ,\indvar_flatten_reg_229_reg[4]_i_1_n_9 ,\indvar_flatten_reg_229_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[7:4]));
  FDRE \indvar_flatten_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[5]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_229_reg[6]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_229_reg[7]),
        .R(indvar_flatten_reg_229));
  FDRE \indvar_flatten_reg_229_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_229_reg[8]),
        .R(indvar_flatten_reg_229));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_229_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_229_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_229_reg[8]_i_1_n_3 ,\indvar_flatten_reg_229_reg[8]_i_1_n_4 ,\indvar_flatten_reg_229_reg[8]_i_1_n_5 ,\indvar_flatten_reg_229_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_229_reg[8]_i_1_n_7 ,\indvar_flatten_reg_229_reg[8]_i_1_n_8 ,\indvar_flatten_reg_229_reg[8]_i_1_n_9 ,\indvar_flatten_reg_229_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_reg_229_reg[11:8]));
  FDRE \indvar_flatten_reg_229_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2290),
        .D(\indvar_flatten_reg_229_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_229_reg[9]),
        .R(indvar_flatten_reg_229));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__0
       (.I0(Q[1]),
        .I1(low_th_0_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__1
       (.I0(Q[1]),
        .I1(low_th_0_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__10
       (.I0(Q[1]),
        .I1(high_th_1_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__11
       (.I0(Q[1]),
        .I1(high_th_1_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__12
       (.I0(Q[1]),
        .I1(low_th_2_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__13
       (.I0(Q[1]),
        .I1(low_th_2_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__14
       (.I0(Q[1]),
        .I1(low_th_2_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__15
       (.I0(Q[1]),
        .I1(high_th_2_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__16
       (.I0(Q[1]),
        .I1(high_th_2_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__17
       (.I0(Q[1]),
        .I1(high_th_2_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__18
       (.I0(Q[1]),
        .I1(img_height_loc_i_channel_empty_n),
        .O(\ap_CS_fsm_reg[5]_18 ));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__19
       (.I0(Q[1]),
        .I1(img_width_loc_i_channel_empty_n),
        .O(\ap_CS_fsm_reg[5]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__2
       (.I0(Q[1]),
        .I1(low_th_0_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__3
       (.I0(Q[1]),
        .I1(high_th_0_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__4
       (.I0(Q[1]),
        .I1(high_th_0_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__5
       (.I0(Q[1]),
        .I1(high_th_0_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__6
       (.I0(Q[1]),
        .I1(low_th_1_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__7
       (.I0(Q[1]),
        .I1(low_th_1_1_empty_n),
        .O(\ap_CS_fsm_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__8
       (.I0(Q[1]),
        .I1(low_th_1_2_empty_n),
        .O(\ap_CS_fsm_reg[5]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__9
       (.I0(Q[1]),
        .I1(high_th_1_0_empty_n),
        .O(\ap_CS_fsm_reg[5]_9 ));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[0]_i_1__16 
       (.I0(rgb2hsv_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(p_3_in),
        .I3(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln92_reg_705_reg[0]_0 ),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I1(\icmp_ln92_reg_705_reg[0]_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(rgb2hsv_data_empty_n),
        .I5(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFF04FFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(rgb2hsv_data_empty_n),
        .I3(\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(imgHelper1_data_full_n),
        .O(\icmp_ln92_reg_705_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF7F)) 
    \mOutPtr[1]_i_3__4 
       (.I0(rgb2hsv_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln92_reg_705_reg[0]_0 ),
        .I4(\icmp_ln92_reg_705_reg_n_3_[0] ),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_0));
  colordetect_colordetect_accel_0_0_colordetect_accel_mul_mul_16ns_16ns_32_4_1 mul_mul_16ns_16ns_32_4_1_U57
       (.A(A),
        .B(B),
        .D({mul_mul_16ns_16ns_32_4_1_U57_n_3,mul_mul_16ns_16ns_32_4_1_U57_n_4,mul_mul_16ns_16ns_32_4_1_U57_n_5,mul_mul_16ns_16ns_32_4_1_U57_n_6,mul_mul_16ns_16ns_32_4_1_U57_n_7,mul_mul_16ns_16ns_32_4_1_U57_n_8,mul_mul_16ns_16ns_32_4_1_U57_n_9,mul_mul_16ns_16ns_32_4_1_U57_n_10,mul_mul_16ns_16ns_32_4_1_U57_n_11,mul_mul_16ns_16ns_32_4_1_U57_n_12,mul_mul_16ns_16ns_32_4_1_U57_n_13,mul_mul_16ns_16ns_32_4_1_U57_n_14,mul_mul_16ns_16ns_32_4_1_U57_n_15,mul_mul_16ns_16ns_32_4_1_U57_n_16,mul_mul_16ns_16ns_32_4_1_U57_n_17,mul_mul_16ns_16ns_32_4_1_U57_n_18,mul_mul_16ns_16ns_32_4_1_U57_n_19,mul_mul_16ns_16ns_32_4_1_U57_n_20,mul_mul_16ns_16ns_32_4_1_U57_n_21,mul_mul_16ns_16ns_32_4_1_U57_n_22,mul_mul_16ns_16ns_32_4_1_U57_n_23,mul_mul_16ns_16ns_32_4_1_U57_n_24,mul_mul_16ns_16ns_32_4_1_U57_n_25,mul_mul_16ns_16ns_32_4_1_U57_n_26,mul_mul_16ns_16ns_32_4_1_U57_n_27,mul_mul_16ns_16ns_32_4_1_U57_n_28,mul_mul_16ns_16ns_32_4_1_U57_n_29,mul_mul_16ns_16ns_32_4_1_U57_n_30,mul_mul_16ns_16ns_32_4_1_U57_n_31,mul_mul_16ns_16ns_32_4_1_U57_n_32,mul_mul_16ns_16ns_32_4_1_U57_n_33,mul_mul_16ns_16ns_32_4_1_U57_n_34}),
        .Q({Q[1],ap_CS_fsm_pp0_stage0,Q[0]}),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_xfMat2axis_24_0_2160_3840_1_s
   (mOutPtr110_out,
    internal_empty_n_reg,
    Q,
    xfMat2axis_24_0_2160_3840_1_U0_img_rows_read,
    \B_V_data_1_state_reg[0] ,
    xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read,
    xfMat2axis_24_0_2160_3840_1_U0_ap_done,
    dst_TDATA,
    dst_TLAST,
    imgOutput_data_empty_n,
    internal_full_n_reg,
    ap_rst_n_inv,
    ap_clk,
    D,
    \cols_reg_215_reg[31]_0 ,
    \rows_reg_210_reg[31]_0 ,
    ap_rst_n,
    dst_TREADY,
    imgOutput_cols_c_empty_n,
    xfMat2axis_24_0_2160_3840_1_U0_ap_start,
    imgOutput_rows_c_empty_n);
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output [0:0]Q;
  output xfMat2axis_24_0_2160_3840_1_U0_img_rows_read;
  output \B_V_data_1_state_reg[0] ;
  output xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read;
  output xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  output [7:0]dst_TDATA;
  output [0:0]dst_TLAST;
  input imgOutput_data_empty_n;
  input internal_full_n_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input [31:0]\cols_reg_215_reg[31]_0 ;
  input [31:0]\rows_reg_210_reg[31]_0 ;
  input ap_rst_n;
  input dst_TREADY;
  input imgOutput_cols_c_empty_n;
  input xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  input imgOutput_rows_c_empty_n;

  wire \B_V_data_1_state_reg[0] ;
  wire [7:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_3_n_3 ;
  wire \ap_CS_fsm[3]_i_10__0_n_3 ;
  wire \ap_CS_fsm[3]_i_11__0_n_3 ;
  wire \ap_CS_fsm[3]_i_12__0_n_3 ;
  wire \ap_CS_fsm[3]_i_14__0_n_3 ;
  wire \ap_CS_fsm[3]_i_15__0_n_3 ;
  wire \ap_CS_fsm[3]_i_16__0_n_3 ;
  wire \ap_CS_fsm[3]_i_17__0_n_3 ;
  wire \ap_CS_fsm[3]_i_18__0_n_3 ;
  wire \ap_CS_fsm[3]_i_19__0_n_3 ;
  wire \ap_CS_fsm[3]_i_20__0_n_3 ;
  wire \ap_CS_fsm[3]_i_21__0_n_3 ;
  wire \ap_CS_fsm[3]_i_23__0_n_3 ;
  wire \ap_CS_fsm[3]_i_24__0_n_3 ;
  wire \ap_CS_fsm[3]_i_25__0_n_3 ;
  wire \ap_CS_fsm[3]_i_26__0_n_3 ;
  wire \ap_CS_fsm[3]_i_27__0_n_3 ;
  wire \ap_CS_fsm[3]_i_28__0_n_3 ;
  wire \ap_CS_fsm[3]_i_29__0_n_3 ;
  wire \ap_CS_fsm[3]_i_30__0_n_3 ;
  wire \ap_CS_fsm[3]_i_31__0_n_3 ;
  wire \ap_CS_fsm[3]_i_32__0_n_3 ;
  wire \ap_CS_fsm[3]_i_33__0_n_3 ;
  wire \ap_CS_fsm[3]_i_34__0_n_3 ;
  wire \ap_CS_fsm[3]_i_35__0_n_3 ;
  wire \ap_CS_fsm[3]_i_36__0_n_3 ;
  wire \ap_CS_fsm[3]_i_37__0_n_3 ;
  wire \ap_CS_fsm[3]_i_38__0_n_3 ;
  wire \ap_CS_fsm[3]_i_5__0_n_3 ;
  wire \ap_CS_fsm[3]_i_6__0_n_3 ;
  wire \ap_CS_fsm[3]_i_7__0_n_3 ;
  wire \ap_CS_fsm[3]_i_8__0_n_3 ;
  wire \ap_CS_fsm[3]_i_9__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_6 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_253;
  wire \axi_last_V_reg_253[0]_i_10_n_3 ;
  wire \axi_last_V_reg_253[0]_i_11_n_3 ;
  wire \axi_last_V_reg_253[0]_i_12_n_3 ;
  wire \axi_last_V_reg_253[0]_i_13_n_3 ;
  wire \axi_last_V_reg_253[0]_i_14_n_3 ;
  wire \axi_last_V_reg_253[0]_i_15_n_3 ;
  wire \axi_last_V_reg_253[0]_i_4_n_3 ;
  wire \axi_last_V_reg_253[0]_i_5_n_3 ;
  wire \axi_last_V_reg_253[0]_i_6_n_3 ;
  wire \axi_last_V_reg_253[0]_i_8_n_3 ;
  wire \axi_last_V_reg_253[0]_i_9_n_3 ;
  wire \axi_last_V_reg_253_reg[0]_i_2_n_5 ;
  wire \axi_last_V_reg_253_reg[0]_i_2_n_6 ;
  wire \axi_last_V_reg_253_reg[0]_i_3_n_3 ;
  wire \axi_last_V_reg_253_reg[0]_i_3_n_4 ;
  wire \axi_last_V_reg_253_reg[0]_i_3_n_5 ;
  wire \axi_last_V_reg_253_reg[0]_i_3_n_6 ;
  wire \axi_last_V_reg_253_reg[0]_i_7_n_3 ;
  wire \axi_last_V_reg_253_reg[0]_i_7_n_4 ;
  wire \axi_last_V_reg_253_reg[0]_i_7_n_5 ;
  wire \axi_last_V_reg_253_reg[0]_i_7_n_6 ;
  wire [31:0]cols_reg_215;
  wire [31:0]\cols_reg_215_reg[31]_0 ;
  wire [7:0]dst_TDATA;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire [11:0]i_1_fu_160_p2;
  wire [11:0]i_1_reg_230;
  wire \i_1_reg_230_reg[11]_i_2_n_5 ;
  wire \i_1_reg_230_reg[11]_i_2_n_6 ;
  wire \i_1_reg_230_reg[4]_i_1_n_3 ;
  wire \i_1_reg_230_reg[4]_i_1_n_4 ;
  wire \i_1_reg_230_reg[4]_i_1_n_5 ;
  wire \i_1_reg_230_reg[4]_i_1_n_6 ;
  wire \i_1_reg_230_reg[8]_i_1_n_3 ;
  wire \i_1_reg_230_reg[8]_i_1_n_4 ;
  wire \i_1_reg_230_reg[8]_i_1_n_5 ;
  wire \i_1_reg_230_reg[8]_i_1_n_6 ;
  wire [11:0]i_reg_126;
  wire icmp_ln105_fu_170_p2;
  wire icmp_ln107_fu_190_p2;
  wire icmp_ln107_reg_249;
  wire icmp_ln107_reg_249_pp0_iter1_reg;
  wire icmp_ln112_1_fu_195_p2;
  wire icmp_ln112_fu_175_p2;
  wire icmp_ln112_reg_239;
  wire \icmp_ln112_reg_239[0]_i_10_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_11_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_12_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_13_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_14_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_15_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_1_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_4_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_5_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_6_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_8_n_3 ;
  wire \icmp_ln112_reg_239[0]_i_9_n_3 ;
  wire \icmp_ln112_reg_239_reg[0]_i_2_n_5 ;
  wire \icmp_ln112_reg_239_reg[0]_i_2_n_6 ;
  wire \icmp_ln112_reg_239_reg[0]_i_3_n_3 ;
  wire \icmp_ln112_reg_239_reg[0]_i_3_n_4 ;
  wire \icmp_ln112_reg_239_reg[0]_i_3_n_5 ;
  wire \icmp_ln112_reg_239_reg[0]_i_3_n_6 ;
  wire \icmp_ln112_reg_239_reg[0]_i_7_n_3 ;
  wire \icmp_ln112_reg_239_reg[0]_i_7_n_4 ;
  wire \icmp_ln112_reg_239_reg[0]_i_7_n_5 ;
  wire \icmp_ln112_reg_239_reg[0]_i_7_n_6 ;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire j_reg_137;
  wire j_reg_1370;
  wire \j_reg_137[0]_i_10_n_3 ;
  wire \j_reg_137[0]_i_11_n_3 ;
  wire \j_reg_137[0]_i_12_n_3 ;
  wire \j_reg_137[0]_i_13_n_3 ;
  wire \j_reg_137[0]_i_14_n_3 ;
  wire \j_reg_137[0]_i_16_n_3 ;
  wire \j_reg_137[0]_i_17_n_3 ;
  wire \j_reg_137[0]_i_18_n_3 ;
  wire \j_reg_137[0]_i_19_n_3 ;
  wire \j_reg_137[0]_i_20_n_3 ;
  wire \j_reg_137[0]_i_21_n_3 ;
  wire \j_reg_137[0]_i_22_n_3 ;
  wire \j_reg_137[0]_i_23_n_3 ;
  wire \j_reg_137[0]_i_25_n_3 ;
  wire \j_reg_137[0]_i_26_n_3 ;
  wire \j_reg_137[0]_i_27_n_3 ;
  wire \j_reg_137[0]_i_28_n_3 ;
  wire \j_reg_137[0]_i_29_n_3 ;
  wire \j_reg_137[0]_i_30_n_3 ;
  wire \j_reg_137[0]_i_31_n_3 ;
  wire \j_reg_137[0]_i_32_n_3 ;
  wire \j_reg_137[0]_i_33_n_3 ;
  wire \j_reg_137[0]_i_34_n_3 ;
  wire \j_reg_137[0]_i_35_n_3 ;
  wire \j_reg_137[0]_i_36_n_3 ;
  wire \j_reg_137[0]_i_37_n_3 ;
  wire \j_reg_137[0]_i_38_n_3 ;
  wire \j_reg_137[0]_i_39_n_3 ;
  wire \j_reg_137[0]_i_40_n_3 ;
  wire \j_reg_137[0]_i_5_n_3 ;
  wire \j_reg_137[0]_i_7_n_3 ;
  wire \j_reg_137[0]_i_8_n_3 ;
  wire \j_reg_137[0]_i_9_n_3 ;
  wire [11:0]j_reg_137_reg;
  wire \j_reg_137_reg[0]_i_15_n_3 ;
  wire \j_reg_137_reg[0]_i_15_n_4 ;
  wire \j_reg_137_reg[0]_i_15_n_5 ;
  wire \j_reg_137_reg[0]_i_15_n_6 ;
  wire \j_reg_137_reg[0]_i_24_n_3 ;
  wire \j_reg_137_reg[0]_i_24_n_4 ;
  wire \j_reg_137_reg[0]_i_24_n_5 ;
  wire \j_reg_137_reg[0]_i_24_n_6 ;
  wire \j_reg_137_reg[0]_i_3_n_10 ;
  wire \j_reg_137_reg[0]_i_3_n_3 ;
  wire \j_reg_137_reg[0]_i_3_n_4 ;
  wire \j_reg_137_reg[0]_i_3_n_5 ;
  wire \j_reg_137_reg[0]_i_3_n_6 ;
  wire \j_reg_137_reg[0]_i_3_n_7 ;
  wire \j_reg_137_reg[0]_i_3_n_8 ;
  wire \j_reg_137_reg[0]_i_3_n_9 ;
  wire \j_reg_137_reg[0]_i_4_n_4 ;
  wire \j_reg_137_reg[0]_i_4_n_5 ;
  wire \j_reg_137_reg[0]_i_4_n_6 ;
  wire \j_reg_137_reg[0]_i_6_n_3 ;
  wire \j_reg_137_reg[0]_i_6_n_4 ;
  wire \j_reg_137_reg[0]_i_6_n_5 ;
  wire \j_reg_137_reg[0]_i_6_n_6 ;
  wire \j_reg_137_reg[4]_i_1_n_10 ;
  wire \j_reg_137_reg[4]_i_1_n_3 ;
  wire \j_reg_137_reg[4]_i_1_n_4 ;
  wire \j_reg_137_reg[4]_i_1_n_5 ;
  wire \j_reg_137_reg[4]_i_1_n_6 ;
  wire \j_reg_137_reg[4]_i_1_n_7 ;
  wire \j_reg_137_reg[4]_i_1_n_8 ;
  wire \j_reg_137_reg[4]_i_1_n_9 ;
  wire \j_reg_137_reg[8]_i_1_n_10 ;
  wire \j_reg_137_reg[8]_i_1_n_4 ;
  wire \j_reg_137_reg[8]_i_1_n_5 ;
  wire \j_reg_137_reg[8]_i_1_n_6 ;
  wire \j_reg_137_reg[8]_i_1_n_7 ;
  wire \j_reg_137_reg[8]_i_1_n_8 ;
  wire \j_reg_137_reg[8]_i_1_n_9 ;
  wire mOutPtr110_out;
  wire p_4_in;
  wire regslice_both_dst_V_data_V_U_apdone_blk;
  wire regslice_both_dst_V_data_V_U_n_14;
  wire regslice_both_dst_V_data_V_U_n_20;
  wire regslice_both_dst_V_data_V_U_n_21;
  wire regslice_both_dst_V_data_V_U_n_22;
  wire regslice_both_dst_V_data_V_U_n_5;
  wire regslice_both_dst_V_data_V_U_n_7;
  wire regslice_both_dst_V_data_V_U_n_8;
  wire [31:0]rows_reg_210;
  wire [31:0]\rows_reg_210_reg[31]_0 ;
  wire [31:0]sub9_i_fu_154_p2;
  wire [31:0]sub9_i_reg_225;
  wire \sub9_i_reg_225[12]_i_2_n_3 ;
  wire \sub9_i_reg_225[12]_i_3_n_3 ;
  wire \sub9_i_reg_225[12]_i_4_n_3 ;
  wire \sub9_i_reg_225[12]_i_5_n_3 ;
  wire \sub9_i_reg_225[16]_i_2_n_3 ;
  wire \sub9_i_reg_225[16]_i_3_n_3 ;
  wire \sub9_i_reg_225[16]_i_4_n_3 ;
  wire \sub9_i_reg_225[16]_i_5_n_3 ;
  wire \sub9_i_reg_225[20]_i_2_n_3 ;
  wire \sub9_i_reg_225[20]_i_3_n_3 ;
  wire \sub9_i_reg_225[20]_i_4_n_3 ;
  wire \sub9_i_reg_225[20]_i_5_n_3 ;
  wire \sub9_i_reg_225[24]_i_2_n_3 ;
  wire \sub9_i_reg_225[24]_i_3_n_3 ;
  wire \sub9_i_reg_225[24]_i_4_n_3 ;
  wire \sub9_i_reg_225[24]_i_5_n_3 ;
  wire \sub9_i_reg_225[28]_i_2_n_3 ;
  wire \sub9_i_reg_225[28]_i_3_n_3 ;
  wire \sub9_i_reg_225[28]_i_4_n_3 ;
  wire \sub9_i_reg_225[28]_i_5_n_3 ;
  wire \sub9_i_reg_225[31]_i_2_n_3 ;
  wire \sub9_i_reg_225[31]_i_3_n_3 ;
  wire \sub9_i_reg_225[31]_i_4_n_3 ;
  wire \sub9_i_reg_225[4]_i_2_n_3 ;
  wire \sub9_i_reg_225[4]_i_3_n_3 ;
  wire \sub9_i_reg_225[4]_i_4_n_3 ;
  wire \sub9_i_reg_225[4]_i_5_n_3 ;
  wire \sub9_i_reg_225[8]_i_2_n_3 ;
  wire \sub9_i_reg_225[8]_i_3_n_3 ;
  wire \sub9_i_reg_225[8]_i_4_n_3 ;
  wire \sub9_i_reg_225[8]_i_5_n_3 ;
  wire \sub9_i_reg_225_reg[12]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[12]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[12]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[12]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[16]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[16]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[16]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[16]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[20]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[20]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[20]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[20]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[24]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[24]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[24]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[24]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[28]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[28]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[28]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[28]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[31]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[31]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[4]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[4]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[4]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[4]_i_1_n_6 ;
  wire \sub9_i_reg_225_reg[8]_i_1_n_3 ;
  wire \sub9_i_reg_225_reg[8]_i_1_n_4 ;
  wire \sub9_i_reg_225_reg[8]_i_1_n_5 ;
  wire \sub9_i_reg_225_reg[8]_i_1_n_6 ;
  wire [31:0]sub_i_fu_148_p2;
  wire [31:0]sub_i_reg_220;
  wire \sub_i_reg_220[12]_i_2_n_3 ;
  wire \sub_i_reg_220[12]_i_3_n_3 ;
  wire \sub_i_reg_220[12]_i_4_n_3 ;
  wire \sub_i_reg_220[12]_i_5_n_3 ;
  wire \sub_i_reg_220[16]_i_2_n_3 ;
  wire \sub_i_reg_220[16]_i_3_n_3 ;
  wire \sub_i_reg_220[16]_i_4_n_3 ;
  wire \sub_i_reg_220[16]_i_5_n_3 ;
  wire \sub_i_reg_220[20]_i_2_n_3 ;
  wire \sub_i_reg_220[20]_i_3_n_3 ;
  wire \sub_i_reg_220[20]_i_4_n_3 ;
  wire \sub_i_reg_220[20]_i_5_n_3 ;
  wire \sub_i_reg_220[24]_i_2_n_3 ;
  wire \sub_i_reg_220[24]_i_3_n_3 ;
  wire \sub_i_reg_220[24]_i_4_n_3 ;
  wire \sub_i_reg_220[24]_i_5_n_3 ;
  wire \sub_i_reg_220[28]_i_2_n_3 ;
  wire \sub_i_reg_220[28]_i_3_n_3 ;
  wire \sub_i_reg_220[28]_i_4_n_3 ;
  wire \sub_i_reg_220[28]_i_5_n_3 ;
  wire \sub_i_reg_220[31]_i_2_n_3 ;
  wire \sub_i_reg_220[31]_i_3_n_3 ;
  wire \sub_i_reg_220[31]_i_4_n_3 ;
  wire \sub_i_reg_220[4]_i_2_n_3 ;
  wire \sub_i_reg_220[4]_i_3_n_3 ;
  wire \sub_i_reg_220[4]_i_4_n_3 ;
  wire \sub_i_reg_220[4]_i_5_n_3 ;
  wire \sub_i_reg_220[8]_i_2_n_3 ;
  wire \sub_i_reg_220[8]_i_3_n_3 ;
  wire \sub_i_reg_220[8]_i_4_n_3 ;
  wire \sub_i_reg_220[8]_i_5_n_3 ;
  wire \sub_i_reg_220_reg[12]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[12]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[12]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[12]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[16]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[16]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[16]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[16]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[20]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[20]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[20]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[20]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[24]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[24]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[24]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[24]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[28]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[28]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[28]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[28]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[31]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[31]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[4]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[4]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[4]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[4]_i_1_n_6 ;
  wire \sub_i_reg_220_reg[8]_i_1_n_3 ;
  wire \sub_i_reg_220_reg[8]_i_1_n_4 ;
  wire \sub_i_reg_220_reg[8]_i_1_n_5 ;
  wire \sub_i_reg_220_reg[8]_i_1_n_6 ;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_done;
  wire xfMat2axis_24_0_2160_3840_1_U0_ap_start;
  wire xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read;
  wire xfMat2axis_24_0_2160_3840_1_U0_img_rows_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED ;
  wire [3:3]\NLW_axi_last_V_reg_253_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_253_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_253_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_253_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_1_reg_230_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_1_reg_230_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln112_reg_239_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln112_reg_239_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln112_reg_239_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln112_reg_239_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_137_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_137_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_137_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_137_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_137_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub9_i_reg_225_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub9_i_reg_225_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_i_reg_220_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_i_reg_220_reg[31]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hBABB)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(icmp_ln107_fu_190_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10__0 
       (.I0(cols_reg_215[28]),
        .I1(cols_reg_215[29]),
        .O(\ap_CS_fsm[3]_i_10__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11__0 
       (.I0(cols_reg_215[26]),
        .I1(cols_reg_215[27]),
        .O(\ap_CS_fsm[3]_i_11__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_12__0 
       (.I0(cols_reg_215[24]),
        .I1(cols_reg_215[25]),
        .O(\ap_CS_fsm[3]_i_12__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14__0 
       (.I0(cols_reg_215[23]),
        .I1(cols_reg_215[22]),
        .O(\ap_CS_fsm[3]_i_14__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15__0 
       (.I0(cols_reg_215[21]),
        .I1(cols_reg_215[20]),
        .O(\ap_CS_fsm[3]_i_15__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16__0 
       (.I0(cols_reg_215[19]),
        .I1(cols_reg_215[18]),
        .O(\ap_CS_fsm[3]_i_16__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_17__0 
       (.I0(cols_reg_215[17]),
        .I1(cols_reg_215[16]),
        .O(\ap_CS_fsm[3]_i_17__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18__0 
       (.I0(cols_reg_215[22]),
        .I1(cols_reg_215[23]),
        .O(\ap_CS_fsm[3]_i_18__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19__0 
       (.I0(cols_reg_215[20]),
        .I1(cols_reg_215[21]),
        .O(\ap_CS_fsm[3]_i_19__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20__0 
       (.I0(cols_reg_215[18]),
        .I1(cols_reg_215[19]),
        .O(\ap_CS_fsm[3]_i_20__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_21__0 
       (.I0(cols_reg_215[16]),
        .I1(cols_reg_215[17]),
        .O(\ap_CS_fsm[3]_i_21__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23__0 
       (.I0(cols_reg_215[15]),
        .I1(cols_reg_215[14]),
        .O(\ap_CS_fsm[3]_i_23__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_24__0 
       (.I0(cols_reg_215[13]),
        .I1(cols_reg_215[12]),
        .O(\ap_CS_fsm[3]_i_24__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_25__0 
       (.I0(cols_reg_215[11]),
        .I1(j_reg_137_reg[11]),
        .I2(cols_reg_215[10]),
        .I3(j_reg_137_reg[10]),
        .O(\ap_CS_fsm[3]_i_25__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_26__0 
       (.I0(cols_reg_215[9]),
        .I1(j_reg_137_reg[9]),
        .I2(cols_reg_215[8]),
        .I3(j_reg_137_reg[8]),
        .O(\ap_CS_fsm[3]_i_26__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27__0 
       (.I0(cols_reg_215[14]),
        .I1(cols_reg_215[15]),
        .O(\ap_CS_fsm[3]_i_27__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_28__0 
       (.I0(cols_reg_215[12]),
        .I1(cols_reg_215[13]),
        .O(\ap_CS_fsm[3]_i_28__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_29__0 
       (.I0(j_reg_137_reg[11]),
        .I1(cols_reg_215[11]),
        .I2(j_reg_137_reg[10]),
        .I3(cols_reg_215[10]),
        .O(\ap_CS_fsm[3]_i_29__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30__0 
       (.I0(j_reg_137_reg[9]),
        .I1(cols_reg_215[9]),
        .I2(j_reg_137_reg[8]),
        .I3(cols_reg_215[8]),
        .O(\ap_CS_fsm[3]_i_30__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_31__0 
       (.I0(cols_reg_215[7]),
        .I1(j_reg_137_reg[7]),
        .I2(cols_reg_215[6]),
        .I3(j_reg_137_reg[6]),
        .O(\ap_CS_fsm[3]_i_31__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_32__0 
       (.I0(cols_reg_215[5]),
        .I1(j_reg_137_reg[5]),
        .I2(cols_reg_215[4]),
        .I3(j_reg_137_reg[4]),
        .O(\ap_CS_fsm[3]_i_32__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_33__0 
       (.I0(cols_reg_215[3]),
        .I1(j_reg_137_reg[3]),
        .I2(cols_reg_215[2]),
        .I3(j_reg_137_reg[2]),
        .O(\ap_CS_fsm[3]_i_33__0_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_34__0 
       (.I0(cols_reg_215[1]),
        .I1(j_reg_137_reg[1]),
        .I2(cols_reg_215[0]),
        .I3(j_reg_137_reg[0]),
        .O(\ap_CS_fsm[3]_i_34__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35__0 
       (.I0(j_reg_137_reg[7]),
        .I1(cols_reg_215[7]),
        .I2(j_reg_137_reg[6]),
        .I3(cols_reg_215[6]),
        .O(\ap_CS_fsm[3]_i_35__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36__0 
       (.I0(j_reg_137_reg[5]),
        .I1(cols_reg_215[5]),
        .I2(j_reg_137_reg[4]),
        .I3(cols_reg_215[4]),
        .O(\ap_CS_fsm[3]_i_36__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37__0 
       (.I0(j_reg_137_reg[3]),
        .I1(cols_reg_215[3]),
        .I2(j_reg_137_reg[2]),
        .I3(cols_reg_215[2]),
        .O(\ap_CS_fsm[3]_i_37__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38__0 
       (.I0(j_reg_137_reg[1]),
        .I1(cols_reg_215[1]),
        .I2(j_reg_137_reg[0]),
        .I3(cols_reg_215[0]),
        .O(\ap_CS_fsm[3]_i_38__0_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(cols_reg_215[30]),
        .I1(cols_reg_215[31]),
        .O(\ap_CS_fsm[3]_i_5__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(cols_reg_215[29]),
        .I1(cols_reg_215[28]),
        .O(\ap_CS_fsm[3]_i_6__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(cols_reg_215[27]),
        .I1(cols_reg_215[26]),
        .O(\ap_CS_fsm[3]_i_7__0_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_8__0 
       (.I0(cols_reg_215[25]),
        .I1(cols_reg_215[24]),
        .O(\ap_CS_fsm[3]_i_8__0_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(cols_reg_215[30]),
        .I1(cols_reg_215[31]),
        .O(\ap_CS_fsm[3]_i_9__0_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_13__0 
       (.CI(\ap_CS_fsm_reg[3]_i_22__0_n_3 ),
        .CO({\ap_CS_fsm_reg[3]_i_13__0_n_3 ,\ap_CS_fsm_reg[3]_i_13__0_n_4 ,\ap_CS_fsm_reg[3]_i_13__0_n_5 ,\ap_CS_fsm_reg[3]_i_13__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23__0_n_3 ,\ap_CS_fsm[3]_i_24__0_n_3 ,\ap_CS_fsm[3]_i_25__0_n_3 ,\ap_CS_fsm[3]_i_26__0_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27__0_n_3 ,\ap_CS_fsm[3]_i_28__0_n_3 ,\ap_CS_fsm[3]_i_29__0_n_3 ,\ap_CS_fsm[3]_i_30__0_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_22__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22__0_n_3 ,\ap_CS_fsm_reg[3]_i_22__0_n_4 ,\ap_CS_fsm_reg[3]_i_22__0_n_5 ,\ap_CS_fsm_reg[3]_i_22__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31__0_n_3 ,\ap_CS_fsm[3]_i_32__0_n_3 ,\ap_CS_fsm[3]_i_33__0_n_3 ,\ap_CS_fsm[3]_i_34__0_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35__0_n_3 ,\ap_CS_fsm[3]_i_36__0_n_3 ,\ap_CS_fsm[3]_i_37__0_n_3 ,\ap_CS_fsm[3]_i_38__0_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4__0_n_3 ),
        .CO({icmp_ln107_fu_190_p2,\ap_CS_fsm_reg[3]_i_3__0_n_4 ,\ap_CS_fsm_reg[3]_i_3__0_n_5 ,\ap_CS_fsm_reg[3]_i_3__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5__0_n_3 ,\ap_CS_fsm[3]_i_6__0_n_3 ,\ap_CS_fsm[3]_i_7__0_n_3 ,\ap_CS_fsm[3]_i_8__0_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__0_n_3 ,\ap_CS_fsm[3]_i_10__0_n_3 ,\ap_CS_fsm[3]_i_11__0_n_3 ,\ap_CS_fsm[3]_i_12__0_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_4__0 
       (.CI(\ap_CS_fsm_reg[3]_i_13__0_n_3 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__0_n_3 ,\ap_CS_fsm_reg[3]_i_4__0_n_4 ,\ap_CS_fsm_reg[3]_i_4__0_n_5 ,\ap_CS_fsm_reg[3]_i_4__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14__0_n_3 ,\ap_CS_fsm[3]_i_15__0_n_3 ,\ap_CS_fsm[3]_i_16__0_n_3 ,\ap_CS_fsm[3]_i_17__0_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18__0_n_3 ,\ap_CS_fsm[3]_i_19__0_n_3 ,\ap_CS_fsm[3]_i_20__0_n_3 ,\ap_CS_fsm[3]_i_21__0_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_14),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_8),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_10 
       (.I0(sub_i_reg_220[16]),
        .I1(sub_i_reg_220[15]),
        .I2(sub_i_reg_220[17]),
        .O(\axi_last_V_reg_253[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_11 
       (.I0(sub_i_reg_220[13]),
        .I1(sub_i_reg_220[12]),
        .I2(sub_i_reg_220[14]),
        .O(\axi_last_V_reg_253[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_253[0]_i_12 
       (.I0(j_reg_137_reg[9]),
        .I1(sub_i_reg_220[9]),
        .I2(j_reg_137_reg[10]),
        .I3(sub_i_reg_220[10]),
        .I4(sub_i_reg_220[11]),
        .I5(j_reg_137_reg[11]),
        .O(\axi_last_V_reg_253[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_253[0]_i_13 
       (.I0(j_reg_137_reg[7]),
        .I1(sub_i_reg_220[7]),
        .I2(j_reg_137_reg[6]),
        .I3(sub_i_reg_220[6]),
        .I4(sub_i_reg_220[8]),
        .I5(j_reg_137_reg[8]),
        .O(\axi_last_V_reg_253[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_253[0]_i_14 
       (.I0(j_reg_137_reg[4]),
        .I1(sub_i_reg_220[4]),
        .I2(j_reg_137_reg[3]),
        .I3(sub_i_reg_220[3]),
        .I4(sub_i_reg_220[5]),
        .I5(j_reg_137_reg[5]),
        .O(\axi_last_V_reg_253[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_253[0]_i_15 
       (.I0(j_reg_137_reg[1]),
        .I1(sub_i_reg_220[1]),
        .I2(j_reg_137_reg[0]),
        .I3(sub_i_reg_220[0]),
        .I4(sub_i_reg_220[2]),
        .I5(j_reg_137_reg[2]),
        .O(\axi_last_V_reg_253[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \axi_last_V_reg_253[0]_i_4 
       (.I0(sub_i_reg_220[30]),
        .I1(sub_i_reg_220[31]),
        .O(\axi_last_V_reg_253[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_5 
       (.I0(sub_i_reg_220[28]),
        .I1(sub_i_reg_220[27]),
        .I2(sub_i_reg_220[29]),
        .O(\axi_last_V_reg_253[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_6 
       (.I0(sub_i_reg_220[25]),
        .I1(sub_i_reg_220[24]),
        .I2(sub_i_reg_220[26]),
        .O(\axi_last_V_reg_253[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_8 
       (.I0(sub_i_reg_220[22]),
        .I1(sub_i_reg_220[21]),
        .I2(sub_i_reg_220[23]),
        .O(\axi_last_V_reg_253[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_253[0]_i_9 
       (.I0(sub_i_reg_220[19]),
        .I1(sub_i_reg_220[18]),
        .I2(sub_i_reg_220[20]),
        .O(\axi_last_V_reg_253[0]_i_9_n_3 ));
  FDRE \axi_last_V_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_20),
        .Q(axi_last_V_reg_253),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_253_reg[0]_i_2 
       (.CI(\axi_last_V_reg_253_reg[0]_i_3_n_3 ),
        .CO({\NLW_axi_last_V_reg_253_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln112_1_fu_195_p2,\axi_last_V_reg_253_reg[0]_i_2_n_5 ,\axi_last_V_reg_253_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_253_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_253[0]_i_4_n_3 ,\axi_last_V_reg_253[0]_i_5_n_3 ,\axi_last_V_reg_253[0]_i_6_n_3 }));
  CARRY4 \axi_last_V_reg_253_reg[0]_i_3 
       (.CI(\axi_last_V_reg_253_reg[0]_i_7_n_3 ),
        .CO({\axi_last_V_reg_253_reg[0]_i_3_n_3 ,\axi_last_V_reg_253_reg[0]_i_3_n_4 ,\axi_last_V_reg_253_reg[0]_i_3_n_5 ,\axi_last_V_reg_253_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_253_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_253[0]_i_8_n_3 ,\axi_last_V_reg_253[0]_i_9_n_3 ,\axi_last_V_reg_253[0]_i_10_n_3 ,\axi_last_V_reg_253[0]_i_11_n_3 }));
  CARRY4 \axi_last_V_reg_253_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_253_reg[0]_i_7_n_3 ,\axi_last_V_reg_253_reg[0]_i_7_n_4 ,\axi_last_V_reg_253_reg[0]_i_7_n_5 ,\axi_last_V_reg_253_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_253_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_253[0]_i_12_n_3 ,\axi_last_V_reg_253[0]_i_13_n_3 ,\axi_last_V_reg_253[0]_i_14_n_3 ,\axi_last_V_reg_253[0]_i_15_n_3 }));
  FDRE \cols_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [0]),
        .Q(cols_reg_215[0]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [10]),
        .Q(cols_reg_215[10]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [11]),
        .Q(cols_reg_215[11]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [12]),
        .Q(cols_reg_215[12]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [13]),
        .Q(cols_reg_215[13]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [14]),
        .Q(cols_reg_215[14]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [15]),
        .Q(cols_reg_215[15]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [16]),
        .Q(cols_reg_215[16]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [17]),
        .Q(cols_reg_215[17]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [18]),
        .Q(cols_reg_215[18]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [19]),
        .Q(cols_reg_215[19]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [1]),
        .Q(cols_reg_215[1]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [20]),
        .Q(cols_reg_215[20]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [21]),
        .Q(cols_reg_215[21]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [22]),
        .Q(cols_reg_215[22]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [23]),
        .Q(cols_reg_215[23]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [24]),
        .Q(cols_reg_215[24]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [25]),
        .Q(cols_reg_215[25]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [26]),
        .Q(cols_reg_215[26]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [27]),
        .Q(cols_reg_215[27]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [28]),
        .Q(cols_reg_215[28]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [29]),
        .Q(cols_reg_215[29]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [2]),
        .Q(cols_reg_215[2]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [30]),
        .Q(cols_reg_215[30]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [31]),
        .Q(cols_reg_215[31]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [3]),
        .Q(cols_reg_215[3]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [4]),
        .Q(cols_reg_215[4]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [5]),
        .Q(cols_reg_215[5]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [6]),
        .Q(cols_reg_215[6]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [7]),
        .Q(cols_reg_215[7]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [8]),
        .Q(cols_reg_215[8]),
        .R(1'b0));
  FDRE \cols_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_215_reg[31]_0 [9]),
        .Q(cols_reg_215[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_230[0]_i_1 
       (.I0(i_reg_126[0]),
        .O(i_1_fu_160_p2[0]));
  FDRE \i_1_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[0]),
        .Q(i_1_reg_230[0]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[10]),
        .Q(i_1_reg_230[10]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[11]),
        .Q(i_1_reg_230[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_reg_230_reg[11]_i_2 
       (.CI(\i_1_reg_230_reg[8]_i_1_n_3 ),
        .CO({\NLW_i_1_reg_230_reg[11]_i_2_CO_UNCONNECTED [3:2],\i_1_reg_230_reg[11]_i_2_n_5 ,\i_1_reg_230_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_1_reg_230_reg[11]_i_2_O_UNCONNECTED [3],i_1_fu_160_p2[11:9]}),
        .S({1'b0,i_reg_126[11:9]}));
  FDRE \i_1_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[1]),
        .Q(i_1_reg_230[1]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[2]),
        .Q(i_1_reg_230[2]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[3]),
        .Q(i_1_reg_230[3]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[4]),
        .Q(i_1_reg_230[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_reg_230_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_1_reg_230_reg[4]_i_1_n_3 ,\i_1_reg_230_reg[4]_i_1_n_4 ,\i_1_reg_230_reg[4]_i_1_n_5 ,\i_1_reg_230_reg[4]_i_1_n_6 }),
        .CYINIT(i_reg_126[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_160_p2[4:1]),
        .S(i_reg_126[4:1]));
  FDRE \i_1_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[5]),
        .Q(i_1_reg_230[5]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[6]),
        .Q(i_1_reg_230[6]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[7]),
        .Q(i_1_reg_230[7]),
        .R(1'b0));
  FDRE \i_1_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[8]),
        .Q(i_1_reg_230[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_1_reg_230_reg[8]_i_1 
       (.CI(\i_1_reg_230_reg[4]_i_1_n_3 ),
        .CO({\i_1_reg_230_reg[8]_i_1_n_3 ,\i_1_reg_230_reg[8]_i_1_n_4 ,\i_1_reg_230_reg[8]_i_1_n_5 ,\i_1_reg_230_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_160_p2[8:5]),
        .S(i_reg_126[8:5]));
  FDRE \i_1_reg_230_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_dst_V_data_V_U_apdone_blk),
        .D(i_1_fu_160_p2[9]),
        .Q(i_1_reg_230[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_reg_126[11]_i_1 
       (.I0(Q),
        .I1(imgOutput_cols_c_empty_n),
        .I2(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .I3(imgOutput_rows_c_empty_n),
        .O(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[0]),
        .Q(i_reg_126[0]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[10]),
        .Q(i_reg_126[10]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[11]),
        .Q(i_reg_126[11]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[1]),
        .Q(i_reg_126[1]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[2]),
        .Q(i_reg_126[2]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[3]),
        .Q(i_reg_126[3]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[4]),
        .Q(i_reg_126[4]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[5]),
        .Q(i_reg_126[5]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[6]),
        .Q(i_reg_126[6]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[7]),
        .Q(i_reg_126[7]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[8]),
        .Q(i_reg_126[8]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \i_reg_126_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_230[9]),
        .Q(i_reg_126[9]),
        .R(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read));
  FDRE \icmp_ln107_reg_249_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_21),
        .Q(icmp_ln107_reg_249_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln107_reg_249_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_22),
        .Q(icmp_ln107_reg_249),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln112_reg_239[0]_i_1 
       (.I0(icmp_ln112_fu_175_p2),
        .I1(icmp_ln105_fu_170_p2),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln112_reg_239),
        .O(\icmp_ln112_reg_239[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_10 
       (.I0(sub9_i_reg_225[16]),
        .I1(sub9_i_reg_225[15]),
        .I2(sub9_i_reg_225[17]),
        .O(\icmp_ln112_reg_239[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_11 
       (.I0(sub9_i_reg_225[13]),
        .I1(sub9_i_reg_225[12]),
        .I2(sub9_i_reg_225[14]),
        .O(\icmp_ln112_reg_239[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln112_reg_239[0]_i_12 
       (.I0(i_reg_126[11]),
        .I1(sub9_i_reg_225[11]),
        .I2(i_reg_126[9]),
        .I3(sub9_i_reg_225[9]),
        .I4(sub9_i_reg_225[10]),
        .I5(i_reg_126[10]),
        .O(\icmp_ln112_reg_239[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln112_reg_239[0]_i_13 
       (.I0(i_reg_126[6]),
        .I1(sub9_i_reg_225[6]),
        .I2(i_reg_126[7]),
        .I3(sub9_i_reg_225[7]),
        .I4(sub9_i_reg_225[8]),
        .I5(i_reg_126[8]),
        .O(\icmp_ln112_reg_239[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln112_reg_239[0]_i_14 
       (.I0(i_reg_126[3]),
        .I1(sub9_i_reg_225[3]),
        .I2(i_reg_126[4]),
        .I3(sub9_i_reg_225[4]),
        .I4(sub9_i_reg_225[5]),
        .I5(i_reg_126[5]),
        .O(\icmp_ln112_reg_239[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln112_reg_239[0]_i_15 
       (.I0(i_reg_126[0]),
        .I1(sub9_i_reg_225[0]),
        .I2(i_reg_126[1]),
        .I3(sub9_i_reg_225[1]),
        .I4(sub9_i_reg_225[2]),
        .I5(i_reg_126[2]),
        .O(\icmp_ln112_reg_239[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln112_reg_239[0]_i_4 
       (.I0(sub9_i_reg_225[30]),
        .I1(sub9_i_reg_225[31]),
        .O(\icmp_ln112_reg_239[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_5 
       (.I0(sub9_i_reg_225[28]),
        .I1(sub9_i_reg_225[27]),
        .I2(sub9_i_reg_225[29]),
        .O(\icmp_ln112_reg_239[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_6 
       (.I0(sub9_i_reg_225[25]),
        .I1(sub9_i_reg_225[24]),
        .I2(sub9_i_reg_225[26]),
        .O(\icmp_ln112_reg_239[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_8 
       (.I0(sub9_i_reg_225[22]),
        .I1(sub9_i_reg_225[21]),
        .I2(sub9_i_reg_225[23]),
        .O(\icmp_ln112_reg_239[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln112_reg_239[0]_i_9 
       (.I0(sub9_i_reg_225[19]),
        .I1(sub9_i_reg_225[18]),
        .I2(sub9_i_reg_225[20]),
        .O(\icmp_ln112_reg_239[0]_i_9_n_3 ));
  FDRE \icmp_ln112_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln112_reg_239[0]_i_1_n_3 ),
        .Q(icmp_ln112_reg_239),
        .R(1'b0));
  CARRY4 \icmp_ln112_reg_239_reg[0]_i_2 
       (.CI(\icmp_ln112_reg_239_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln112_reg_239_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln112_fu_175_p2,\icmp_ln112_reg_239_reg[0]_i_2_n_5 ,\icmp_ln112_reg_239_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln112_reg_239_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln112_reg_239[0]_i_4_n_3 ,\icmp_ln112_reg_239[0]_i_5_n_3 ,\icmp_ln112_reg_239[0]_i_6_n_3 }));
  CARRY4 \icmp_ln112_reg_239_reg[0]_i_3 
       (.CI(\icmp_ln112_reg_239_reg[0]_i_7_n_3 ),
        .CO({\icmp_ln112_reg_239_reg[0]_i_3_n_3 ,\icmp_ln112_reg_239_reg[0]_i_3_n_4 ,\icmp_ln112_reg_239_reg[0]_i_3_n_5 ,\icmp_ln112_reg_239_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln112_reg_239_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln112_reg_239[0]_i_8_n_3 ,\icmp_ln112_reg_239[0]_i_9_n_3 ,\icmp_ln112_reg_239[0]_i_10_n_3 ,\icmp_ln112_reg_239[0]_i_11_n_3 }));
  CARRY4 \icmp_ln112_reg_239_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln112_reg_239_reg[0]_i_7_n_3 ,\icmp_ln112_reg_239_reg[0]_i_7_n_4 ,\icmp_ln112_reg_239_reg[0]_i_7_n_5 ,\icmp_ln112_reg_239_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln112_reg_239_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln112_reg_239[0]_i_12_n_3 ,\icmp_ln112_reg_239[0]_i_13_n_3 ,\icmp_ln112_reg_239[0]_i_14_n_3 ,\icmp_ln112_reg_239[0]_i_15_n_3 }));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_10 
       (.I0(rows_reg_210[25]),
        .I1(rows_reg_210[24]),
        .O(\j_reg_137[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_11 
       (.I0(rows_reg_210[30]),
        .I1(rows_reg_210[31]),
        .O(\j_reg_137[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_12 
       (.I0(rows_reg_210[28]),
        .I1(rows_reg_210[29]),
        .O(\j_reg_137[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_13 
       (.I0(rows_reg_210[26]),
        .I1(rows_reg_210[27]),
        .O(\j_reg_137[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_14 
       (.I0(rows_reg_210[24]),
        .I1(rows_reg_210[25]),
        .O(\j_reg_137[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_16 
       (.I0(rows_reg_210[23]),
        .I1(rows_reg_210[22]),
        .O(\j_reg_137[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_17 
       (.I0(rows_reg_210[21]),
        .I1(rows_reg_210[20]),
        .O(\j_reg_137[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_18 
       (.I0(rows_reg_210[19]),
        .I1(rows_reg_210[18]),
        .O(\j_reg_137[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_19 
       (.I0(rows_reg_210[17]),
        .I1(rows_reg_210[16]),
        .O(\j_reg_137[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_20 
       (.I0(rows_reg_210[22]),
        .I1(rows_reg_210[23]),
        .O(\j_reg_137[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_21 
       (.I0(rows_reg_210[20]),
        .I1(rows_reg_210[21]),
        .O(\j_reg_137[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_22 
       (.I0(rows_reg_210[18]),
        .I1(rows_reg_210[19]),
        .O(\j_reg_137[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_23 
       (.I0(rows_reg_210[16]),
        .I1(rows_reg_210[17]),
        .O(\j_reg_137[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_25 
       (.I0(rows_reg_210[15]),
        .I1(rows_reg_210[14]),
        .O(\j_reg_137[0]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_26 
       (.I0(rows_reg_210[13]),
        .I1(rows_reg_210[12]),
        .O(\j_reg_137[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_27 
       (.I0(rows_reg_210[11]),
        .I1(i_reg_126[11]),
        .I2(rows_reg_210[10]),
        .I3(i_reg_126[10]),
        .O(\j_reg_137[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_28 
       (.I0(rows_reg_210[9]),
        .I1(i_reg_126[9]),
        .I2(rows_reg_210[8]),
        .I3(i_reg_126[8]),
        .O(\j_reg_137[0]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_29 
       (.I0(rows_reg_210[14]),
        .I1(rows_reg_210[15]),
        .O(\j_reg_137[0]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_137[0]_i_30 
       (.I0(rows_reg_210[12]),
        .I1(rows_reg_210[13]),
        .O(\j_reg_137[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_31 
       (.I0(i_reg_126[11]),
        .I1(rows_reg_210[11]),
        .I2(i_reg_126[10]),
        .I3(rows_reg_210[10]),
        .O(\j_reg_137[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_32 
       (.I0(i_reg_126[9]),
        .I1(rows_reg_210[9]),
        .I2(i_reg_126[8]),
        .I3(rows_reg_210[8]),
        .O(\j_reg_137[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_33 
       (.I0(rows_reg_210[7]),
        .I1(i_reg_126[7]),
        .I2(rows_reg_210[6]),
        .I3(i_reg_126[6]),
        .O(\j_reg_137[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_34 
       (.I0(rows_reg_210[5]),
        .I1(i_reg_126[5]),
        .I2(rows_reg_210[4]),
        .I3(i_reg_126[4]),
        .O(\j_reg_137[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_35 
       (.I0(rows_reg_210[3]),
        .I1(i_reg_126[3]),
        .I2(rows_reg_210[2]),
        .I3(i_reg_126[2]),
        .O(\j_reg_137[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_reg_137[0]_i_36 
       (.I0(rows_reg_210[1]),
        .I1(i_reg_126[1]),
        .I2(rows_reg_210[0]),
        .I3(i_reg_126[0]),
        .O(\j_reg_137[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_37 
       (.I0(i_reg_126[7]),
        .I1(rows_reg_210[7]),
        .I2(i_reg_126[6]),
        .I3(rows_reg_210[6]),
        .O(\j_reg_137[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_38 
       (.I0(i_reg_126[5]),
        .I1(rows_reg_210[5]),
        .I2(i_reg_126[4]),
        .I3(rows_reg_210[4]),
        .O(\j_reg_137[0]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_39 
       (.I0(i_reg_126[3]),
        .I1(rows_reg_210[3]),
        .I2(i_reg_126[2]),
        .I3(rows_reg_210[2]),
        .O(\j_reg_137[0]_i_39_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_137[0]_i_40 
       (.I0(i_reg_126[1]),
        .I1(rows_reg_210[1]),
        .I2(i_reg_126[0]),
        .I3(rows_reg_210[0]),
        .O(\j_reg_137[0]_i_40_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_137[0]_i_5 
       (.I0(j_reg_137_reg[0]),
        .O(\j_reg_137[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_137[0]_i_7 
       (.I0(rows_reg_210[30]),
        .I1(rows_reg_210[31]),
        .O(\j_reg_137[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_8 
       (.I0(rows_reg_210[29]),
        .I1(rows_reg_210[28]),
        .O(\j_reg_137[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_reg_137[0]_i_9 
       (.I0(rows_reg_210[27]),
        .I1(rows_reg_210[26]),
        .O(\j_reg_137[0]_i_9_n_3 ));
  FDRE \j_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[0]_i_3_n_10 ),
        .Q(j_reg_137_reg[0]),
        .R(j_reg_137));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_15 
       (.CI(\j_reg_137_reg[0]_i_24_n_3 ),
        .CO({\j_reg_137_reg[0]_i_15_n_3 ,\j_reg_137_reg[0]_i_15_n_4 ,\j_reg_137_reg[0]_i_15_n_5 ,\j_reg_137_reg[0]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\j_reg_137[0]_i_25_n_3 ,\j_reg_137[0]_i_26_n_3 ,\j_reg_137[0]_i_27_n_3 ,\j_reg_137[0]_i_28_n_3 }),
        .O(\NLW_j_reg_137_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\j_reg_137[0]_i_29_n_3 ,\j_reg_137[0]_i_30_n_3 ,\j_reg_137[0]_i_31_n_3 ,\j_reg_137[0]_i_32_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\j_reg_137_reg[0]_i_24_n_3 ,\j_reg_137_reg[0]_i_24_n_4 ,\j_reg_137_reg[0]_i_24_n_5 ,\j_reg_137_reg[0]_i_24_n_6 }),
        .CYINIT(1'b0),
        .DI({\j_reg_137[0]_i_33_n_3 ,\j_reg_137[0]_i_34_n_3 ,\j_reg_137[0]_i_35_n_3 ,\j_reg_137[0]_i_36_n_3 }),
        .O(\NLW_j_reg_137_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\j_reg_137[0]_i_37_n_3 ,\j_reg_137[0]_i_38_n_3 ,\j_reg_137[0]_i_39_n_3 ,\j_reg_137[0]_i_40_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_reg_137_reg[0]_i_3_n_3 ,\j_reg_137_reg[0]_i_3_n_4 ,\j_reg_137_reg[0]_i_3_n_5 ,\j_reg_137_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_137_reg[0]_i_3_n_7 ,\j_reg_137_reg[0]_i_3_n_8 ,\j_reg_137_reg[0]_i_3_n_9 ,\j_reg_137_reg[0]_i_3_n_10 }),
        .S({j_reg_137_reg[3:1],\j_reg_137[0]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_4 
       (.CI(\j_reg_137_reg[0]_i_6_n_3 ),
        .CO({icmp_ln105_fu_170_p2,\j_reg_137_reg[0]_i_4_n_4 ,\j_reg_137_reg[0]_i_4_n_5 ,\j_reg_137_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\j_reg_137[0]_i_7_n_3 ,\j_reg_137[0]_i_8_n_3 ,\j_reg_137[0]_i_9_n_3 ,\j_reg_137[0]_i_10_n_3 }),
        .O(\NLW_j_reg_137_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\j_reg_137[0]_i_11_n_3 ,\j_reg_137[0]_i_12_n_3 ,\j_reg_137[0]_i_13_n_3 ,\j_reg_137[0]_i_14_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[0]_i_6 
       (.CI(\j_reg_137_reg[0]_i_15_n_3 ),
        .CO({\j_reg_137_reg[0]_i_6_n_3 ,\j_reg_137_reg[0]_i_6_n_4 ,\j_reg_137_reg[0]_i_6_n_5 ,\j_reg_137_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\j_reg_137[0]_i_16_n_3 ,\j_reg_137[0]_i_17_n_3 ,\j_reg_137[0]_i_18_n_3 ,\j_reg_137[0]_i_19_n_3 }),
        .O(\NLW_j_reg_137_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\j_reg_137[0]_i_20_n_3 ,\j_reg_137[0]_i_21_n_3 ,\j_reg_137[0]_i_22_n_3 ,\j_reg_137[0]_i_23_n_3 }));
  FDRE \j_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[8]_i_1_n_8 ),
        .Q(j_reg_137_reg[10]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[8]_i_1_n_7 ),
        .Q(j_reg_137_reg[11]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[0]_i_3_n_9 ),
        .Q(j_reg_137_reg[1]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[0]_i_3_n_8 ),
        .Q(j_reg_137_reg[2]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[0]_i_3_n_7 ),
        .Q(j_reg_137_reg[3]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[4]_i_1_n_10 ),
        .Q(j_reg_137_reg[4]),
        .R(j_reg_137));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[4]_i_1 
       (.CI(\j_reg_137_reg[0]_i_3_n_3 ),
        .CO({\j_reg_137_reg[4]_i_1_n_3 ,\j_reg_137_reg[4]_i_1_n_4 ,\j_reg_137_reg[4]_i_1_n_5 ,\j_reg_137_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_137_reg[4]_i_1_n_7 ,\j_reg_137_reg[4]_i_1_n_8 ,\j_reg_137_reg[4]_i_1_n_9 ,\j_reg_137_reg[4]_i_1_n_10 }),
        .S(j_reg_137_reg[7:4]));
  FDRE \j_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[4]_i_1_n_9 ),
        .Q(j_reg_137_reg[5]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[4]_i_1_n_8 ),
        .Q(j_reg_137_reg[6]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[4]_i_1_n_7 ),
        .Q(j_reg_137_reg[7]),
        .R(j_reg_137));
  FDRE \j_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[8]_i_1_n_10 ),
        .Q(j_reg_137_reg[8]),
        .R(j_reg_137));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_137_reg[8]_i_1 
       (.CI(\j_reg_137_reg[4]_i_1_n_3 ),
        .CO({\NLW_j_reg_137_reg[8]_i_1_CO_UNCONNECTED [3],\j_reg_137_reg[8]_i_1_n_4 ,\j_reg_137_reg[8]_i_1_n_5 ,\j_reg_137_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_137_reg[8]_i_1_n_7 ,\j_reg_137_reg[8]_i_1_n_8 ,\j_reg_137_reg[8]_i_1_n_9 ,\j_reg_137_reg[8]_i_1_n_10 }),
        .S(j_reg_137_reg[11:8]));
  FDRE \j_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1370),
        .D(\j_reg_137_reg[8]_i_1_n_9 ),
        .Q(j_reg_137_reg[9]),
        .R(j_reg_137));
  colordetect_colordetect_accel_0_0_colordetect_accel_regslice_both regslice_both_dst_V_data_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (D),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .CO(icmp_ln107_fu_190_p2),
        .D(ap_NS_fsm),
        .E(regslice_both_dst_V_data_V_U_apdone_blk),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,Q}),
        .SR(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read),
        .\ap_CS_fsm_reg[2] (regslice_both_dst_V_data_V_U_n_14),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_dst_V_data_V_U_n_22),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm[2]_i_3_n_3 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_dst_V_data_V_U_n_7),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter2_reg(regslice_both_dst_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter2_reg_0(regslice_both_dst_V_data_V_U_n_8),
        .ap_enable_reg_pp0_iter2_reg_1(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_253(axi_last_V_reg_253),
        .\axi_last_V_reg_253_reg[0] (icmp_ln112_1_fu_195_p2),
        .dst_TDATA(dst_TDATA),
        .dst_TREADY(dst_TREADY),
        .icmp_ln107_reg_249(icmp_ln107_reg_249),
        .icmp_ln107_reg_249_pp0_iter1_reg(icmp_ln107_reg_249_pp0_iter1_reg),
        .\icmp_ln107_reg_249_reg[0] (regslice_both_dst_V_data_V_U_n_21),
        .icmp_ln112_reg_239(icmp_ln112_reg_239),
        .\icmp_ln112_reg_239_reg[0] (regslice_both_dst_V_data_V_U_n_20),
        .imgOutput_cols_c_empty_n(imgOutput_cols_c_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_c_empty_n(imgOutput_rows_c_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .j_reg_137(j_reg_137),
        .j_reg_1370(j_reg_1370),
        .\j_reg_137_reg[0] (icmp_ln105_fu_170_p2),
        .mOutPtr110_out(mOutPtr110_out),
        .p_4_in(p_4_in),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_done(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
        .xfMat2axis_24_0_2160_3840_1_U0_ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
        .xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read));
  colordetect_colordetect_accel_0_0_colordetect_accel_regslice_both__parameterized1 regslice_both_dst_V_last_V_U
       (.B_V_data_1_sel_wr_reg_0(regslice_both_dst_V_data_V_U_n_5),
        .\B_V_data_1_state_reg[1]_0 (ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_253(axi_last_V_reg_253),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .icmp_ln107_reg_249(icmp_ln107_reg_249),
        .p_4_in(p_4_in));
  FDRE \rows_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [0]),
        .Q(rows_reg_210[0]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [10]),
        .Q(rows_reg_210[10]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [11]),
        .Q(rows_reg_210[11]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [12]),
        .Q(rows_reg_210[12]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [13]),
        .Q(rows_reg_210[13]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [14]),
        .Q(rows_reg_210[14]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [15]),
        .Q(rows_reg_210[15]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [16]),
        .Q(rows_reg_210[16]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [17]),
        .Q(rows_reg_210[17]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [18]),
        .Q(rows_reg_210[18]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [19]),
        .Q(rows_reg_210[19]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [1]),
        .Q(rows_reg_210[1]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [20]),
        .Q(rows_reg_210[20]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [21]),
        .Q(rows_reg_210[21]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [22]),
        .Q(rows_reg_210[22]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [23]),
        .Q(rows_reg_210[23]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [24]),
        .Q(rows_reg_210[24]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [25]),
        .Q(rows_reg_210[25]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [26]),
        .Q(rows_reg_210[26]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [27]),
        .Q(rows_reg_210[27]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [28]),
        .Q(rows_reg_210[28]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [29]),
        .Q(rows_reg_210[29]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [2]),
        .Q(rows_reg_210[2]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [30]),
        .Q(rows_reg_210[30]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [31]),
        .Q(rows_reg_210[31]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [3]),
        .Q(rows_reg_210[3]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [4]),
        .Q(rows_reg_210[4]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [5]),
        .Q(rows_reg_210[5]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [6]),
        .Q(rows_reg_210[6]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [7]),
        .Q(rows_reg_210[7]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [8]),
        .Q(rows_reg_210[8]),
        .R(1'b0));
  FDRE \rows_reg_210_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_210_reg[31]_0 [9]),
        .Q(rows_reg_210[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[0]_i_1 
       (.I0(\rows_reg_210_reg[31]_0 [0]),
        .O(sub9_i_fu_154_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[12]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [12]),
        .O(\sub9_i_reg_225[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[12]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [11]),
        .O(\sub9_i_reg_225[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[12]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [10]),
        .O(\sub9_i_reg_225[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[12]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [9]),
        .O(\sub9_i_reg_225[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[16]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [16]),
        .O(\sub9_i_reg_225[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[16]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [15]),
        .O(\sub9_i_reg_225[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[16]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [14]),
        .O(\sub9_i_reg_225[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[16]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [13]),
        .O(\sub9_i_reg_225[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[20]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [20]),
        .O(\sub9_i_reg_225[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[20]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [19]),
        .O(\sub9_i_reg_225[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[20]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [18]),
        .O(\sub9_i_reg_225[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[20]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [17]),
        .O(\sub9_i_reg_225[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[24]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [24]),
        .O(\sub9_i_reg_225[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[24]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [23]),
        .O(\sub9_i_reg_225[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[24]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [22]),
        .O(\sub9_i_reg_225[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[24]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [21]),
        .O(\sub9_i_reg_225[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[28]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [28]),
        .O(\sub9_i_reg_225[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[28]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [27]),
        .O(\sub9_i_reg_225[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[28]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [26]),
        .O(\sub9_i_reg_225[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[28]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [25]),
        .O(\sub9_i_reg_225[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[31]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [31]),
        .O(\sub9_i_reg_225[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[31]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [30]),
        .O(\sub9_i_reg_225[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[31]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [29]),
        .O(\sub9_i_reg_225[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[4]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [4]),
        .O(\sub9_i_reg_225[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[4]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [3]),
        .O(\sub9_i_reg_225[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[4]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [2]),
        .O(\sub9_i_reg_225[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[4]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [1]),
        .O(\sub9_i_reg_225[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[8]_i_2 
       (.I0(\rows_reg_210_reg[31]_0 [8]),
        .O(\sub9_i_reg_225[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[8]_i_3 
       (.I0(\rows_reg_210_reg[31]_0 [7]),
        .O(\sub9_i_reg_225[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[8]_i_4 
       (.I0(\rows_reg_210_reg[31]_0 [6]),
        .O(\sub9_i_reg_225[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub9_i_reg_225[8]_i_5 
       (.I0(\rows_reg_210_reg[31]_0 [5]),
        .O(\sub9_i_reg_225[8]_i_5_n_3 ));
  FDRE \sub9_i_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[0]),
        .Q(sub9_i_reg_225[0]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[10]),
        .Q(sub9_i_reg_225[10]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[11]),
        .Q(sub9_i_reg_225[11]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[12]),
        .Q(sub9_i_reg_225[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[12]_i_1 
       (.CI(\sub9_i_reg_225_reg[8]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[12]_i_1_n_3 ,\sub9_i_reg_225_reg[12]_i_1_n_4 ,\sub9_i_reg_225_reg[12]_i_1_n_5 ,\sub9_i_reg_225_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [12:9]),
        .O(sub9_i_fu_154_p2[12:9]),
        .S({\sub9_i_reg_225[12]_i_2_n_3 ,\sub9_i_reg_225[12]_i_3_n_3 ,\sub9_i_reg_225[12]_i_4_n_3 ,\sub9_i_reg_225[12]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[13]),
        .Q(sub9_i_reg_225[13]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[14]),
        .Q(sub9_i_reg_225[14]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[15]),
        .Q(sub9_i_reg_225[15]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[16]),
        .Q(sub9_i_reg_225[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[16]_i_1 
       (.CI(\sub9_i_reg_225_reg[12]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[16]_i_1_n_3 ,\sub9_i_reg_225_reg[16]_i_1_n_4 ,\sub9_i_reg_225_reg[16]_i_1_n_5 ,\sub9_i_reg_225_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [16:13]),
        .O(sub9_i_fu_154_p2[16:13]),
        .S({\sub9_i_reg_225[16]_i_2_n_3 ,\sub9_i_reg_225[16]_i_3_n_3 ,\sub9_i_reg_225[16]_i_4_n_3 ,\sub9_i_reg_225[16]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[17]),
        .Q(sub9_i_reg_225[17]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[18]),
        .Q(sub9_i_reg_225[18]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[19]),
        .Q(sub9_i_reg_225[19]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[1]),
        .Q(sub9_i_reg_225[1]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[20]),
        .Q(sub9_i_reg_225[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[20]_i_1 
       (.CI(\sub9_i_reg_225_reg[16]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[20]_i_1_n_3 ,\sub9_i_reg_225_reg[20]_i_1_n_4 ,\sub9_i_reg_225_reg[20]_i_1_n_5 ,\sub9_i_reg_225_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [20:17]),
        .O(sub9_i_fu_154_p2[20:17]),
        .S({\sub9_i_reg_225[20]_i_2_n_3 ,\sub9_i_reg_225[20]_i_3_n_3 ,\sub9_i_reg_225[20]_i_4_n_3 ,\sub9_i_reg_225[20]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[21]),
        .Q(sub9_i_reg_225[21]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[22]),
        .Q(sub9_i_reg_225[22]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[23]),
        .Q(sub9_i_reg_225[23]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[24]),
        .Q(sub9_i_reg_225[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[24]_i_1 
       (.CI(\sub9_i_reg_225_reg[20]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[24]_i_1_n_3 ,\sub9_i_reg_225_reg[24]_i_1_n_4 ,\sub9_i_reg_225_reg[24]_i_1_n_5 ,\sub9_i_reg_225_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [24:21]),
        .O(sub9_i_fu_154_p2[24:21]),
        .S({\sub9_i_reg_225[24]_i_2_n_3 ,\sub9_i_reg_225[24]_i_3_n_3 ,\sub9_i_reg_225[24]_i_4_n_3 ,\sub9_i_reg_225[24]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[25]),
        .Q(sub9_i_reg_225[25]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[26]),
        .Q(sub9_i_reg_225[26]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[27]),
        .Q(sub9_i_reg_225[27]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[28]),
        .Q(sub9_i_reg_225[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[28]_i_1 
       (.CI(\sub9_i_reg_225_reg[24]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[28]_i_1_n_3 ,\sub9_i_reg_225_reg[28]_i_1_n_4 ,\sub9_i_reg_225_reg[28]_i_1_n_5 ,\sub9_i_reg_225_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [28:25]),
        .O(sub9_i_fu_154_p2[28:25]),
        .S({\sub9_i_reg_225[28]_i_2_n_3 ,\sub9_i_reg_225[28]_i_3_n_3 ,\sub9_i_reg_225[28]_i_4_n_3 ,\sub9_i_reg_225[28]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[29]),
        .Q(sub9_i_reg_225[29]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[2]),
        .Q(sub9_i_reg_225[2]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[30]),
        .Q(sub9_i_reg_225[30]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[31]),
        .Q(sub9_i_reg_225[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[31]_i_1 
       (.CI(\sub9_i_reg_225_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub9_i_reg_225_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub9_i_reg_225_reg[31]_i_1_n_5 ,\sub9_i_reg_225_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\rows_reg_210_reg[31]_0 [30:29]}),
        .O({\NLW_sub9_i_reg_225_reg[31]_i_1_O_UNCONNECTED [3],sub9_i_fu_154_p2[31:29]}),
        .S({1'b0,\sub9_i_reg_225[31]_i_2_n_3 ,\sub9_i_reg_225[31]_i_3_n_3 ,\sub9_i_reg_225[31]_i_4_n_3 }));
  FDRE \sub9_i_reg_225_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[3]),
        .Q(sub9_i_reg_225[3]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[4]),
        .Q(sub9_i_reg_225[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub9_i_reg_225_reg[4]_i_1_n_3 ,\sub9_i_reg_225_reg[4]_i_1_n_4 ,\sub9_i_reg_225_reg[4]_i_1_n_5 ,\sub9_i_reg_225_reg[4]_i_1_n_6 }),
        .CYINIT(\rows_reg_210_reg[31]_0 [0]),
        .DI(\rows_reg_210_reg[31]_0 [4:1]),
        .O(sub9_i_fu_154_p2[4:1]),
        .S({\sub9_i_reg_225[4]_i_2_n_3 ,\sub9_i_reg_225[4]_i_3_n_3 ,\sub9_i_reg_225[4]_i_4_n_3 ,\sub9_i_reg_225[4]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[5]),
        .Q(sub9_i_reg_225[5]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[6]),
        .Q(sub9_i_reg_225[6]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[7]),
        .Q(sub9_i_reg_225[7]),
        .R(1'b0));
  FDRE \sub9_i_reg_225_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[8]),
        .Q(sub9_i_reg_225[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub9_i_reg_225_reg[8]_i_1 
       (.CI(\sub9_i_reg_225_reg[4]_i_1_n_3 ),
        .CO({\sub9_i_reg_225_reg[8]_i_1_n_3 ,\sub9_i_reg_225_reg[8]_i_1_n_4 ,\sub9_i_reg_225_reg[8]_i_1_n_5 ,\sub9_i_reg_225_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\rows_reg_210_reg[31]_0 [8:5]),
        .O(sub9_i_fu_154_p2[8:5]),
        .S({\sub9_i_reg_225[8]_i_2_n_3 ,\sub9_i_reg_225[8]_i_3_n_3 ,\sub9_i_reg_225[8]_i_4_n_3 ,\sub9_i_reg_225[8]_i_5_n_3 }));
  FDRE \sub9_i_reg_225_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub9_i_fu_154_p2[9]),
        .Q(sub9_i_reg_225[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[0]_i_1 
       (.I0(\cols_reg_215_reg[31]_0 [0]),
        .O(sub_i_fu_148_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[12]_i_2 
       (.I0(\cols_reg_215_reg[31]_0 [12]),
        .O(\sub_i_reg_220[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[12]_i_3 
       (.I0(\cols_reg_215_reg[31]_0 [11]),
        .O(\sub_i_reg_220[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[12]_i_4 
       (.I0(\cols_reg_215_reg[31]_0 [10]),
        .O(\sub_i_reg_220[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[12]_i_5 
       (.I0(\cols_reg_215_reg[31]_0 [9]),
        .O(\sub_i_reg_220[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[16]_i_2 
       (.I0(\cols_reg_215_reg[31]_0 [16]),
        .O(\sub_i_reg_220[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[16]_i_3 
       (.I0(\cols_reg_215_reg[31]_0 [15]),
        .O(\sub_i_reg_220[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[16]_i_4 
       (.I0(\cols_reg_215_reg[31]_0 [14]),
        .O(\sub_i_reg_220[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[16]_i_5 
       (.I0(\cols_reg_215_reg[31]_0 [13]),
        .O(\sub_i_reg_220[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[20]_i_2 
       (.I0(\cols_reg_215_reg[31]_0 [20]),
        .O(\sub_i_reg_220[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[20]_i_3 
       (.I0(\cols_reg_215_reg[31]_0 [19]),
        .O(\sub_i_reg_220[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[20]_i_4 
       (.I0(\cols_reg_215_reg[31]_0 [18]),
        .O(\sub_i_reg_220[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[20]_i_5 
       (.I0(\cols_reg_215_reg[31]_0 [17]),
        .O(\sub_i_reg_220[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[24]_i_2 
       (.I0(\cols_reg_215_reg[31]_0 [24]),
        .O(\sub_i_reg_220[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[24]_i_3 
       (.I0(\cols_reg_215_reg[31]_0 [23]),
        .O(\sub_i_reg_220[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[24]_i_4 
       (.I0(\cols_reg_215_reg[31]_0 [22]),
        .O(\sub_i_reg_220[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[24]_i_5 
       (.I0(\cols_reg_215_reg[31]_0 [21]),
        .O(\sub_i_reg_220[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[28]_i_2 
       (.I0(\cols_reg_215_reg[31]_0 [28]),
        .O(\sub_i_reg_220[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[28]_i_3 
       (.I0(\cols_reg_215_reg[31]_0 [27]),
        .O(\sub_i_reg_220[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[28]_i_4 
       (.I0(\cols_reg_215_reg[31]_0 [26]),
        .O(\sub_i_reg_220[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[28]_i_5 
       (.I0(\cols_reg_215_reg[31]_0 [25]),
        .O(\sub_i_reg_220[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[31]_i_2 
       (.I0(\cols_reg_215_reg[31]_0 [31]),
        .O(\sub_i_reg_220[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[31]_i_3 
       (.I0(\cols_reg_215_reg[31]_0 [30]),
        .O(\sub_i_reg_220[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[31]_i_4 
       (.I0(\cols_reg_215_reg[31]_0 [29]),
        .O(\sub_i_reg_220[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[4]_i_2 
       (.I0(\cols_reg_215_reg[31]_0 [4]),
        .O(\sub_i_reg_220[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[4]_i_3 
       (.I0(\cols_reg_215_reg[31]_0 [3]),
        .O(\sub_i_reg_220[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[4]_i_4 
       (.I0(\cols_reg_215_reg[31]_0 [2]),
        .O(\sub_i_reg_220[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[4]_i_5 
       (.I0(\cols_reg_215_reg[31]_0 [1]),
        .O(\sub_i_reg_220[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[8]_i_2 
       (.I0(\cols_reg_215_reg[31]_0 [8]),
        .O(\sub_i_reg_220[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[8]_i_3 
       (.I0(\cols_reg_215_reg[31]_0 [7]),
        .O(\sub_i_reg_220[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[8]_i_4 
       (.I0(\cols_reg_215_reg[31]_0 [6]),
        .O(\sub_i_reg_220[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_220[8]_i_5 
       (.I0(\cols_reg_215_reg[31]_0 [5]),
        .O(\sub_i_reg_220[8]_i_5_n_3 ));
  FDRE \sub_i_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[0]),
        .Q(sub_i_reg_220[0]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[10]),
        .Q(sub_i_reg_220[10]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[11]),
        .Q(sub_i_reg_220[11]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[12]),
        .Q(sub_i_reg_220[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[12]_i_1 
       (.CI(\sub_i_reg_220_reg[8]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[12]_i_1_n_3 ,\sub_i_reg_220_reg[12]_i_1_n_4 ,\sub_i_reg_220_reg[12]_i_1_n_5 ,\sub_i_reg_220_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\cols_reg_215_reg[31]_0 [12:9]),
        .O(sub_i_fu_148_p2[12:9]),
        .S({\sub_i_reg_220[12]_i_2_n_3 ,\sub_i_reg_220[12]_i_3_n_3 ,\sub_i_reg_220[12]_i_4_n_3 ,\sub_i_reg_220[12]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[13]),
        .Q(sub_i_reg_220[13]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[14]),
        .Q(sub_i_reg_220[14]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[15]),
        .Q(sub_i_reg_220[15]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[16]),
        .Q(sub_i_reg_220[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[16]_i_1 
       (.CI(\sub_i_reg_220_reg[12]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[16]_i_1_n_3 ,\sub_i_reg_220_reg[16]_i_1_n_4 ,\sub_i_reg_220_reg[16]_i_1_n_5 ,\sub_i_reg_220_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\cols_reg_215_reg[31]_0 [16:13]),
        .O(sub_i_fu_148_p2[16:13]),
        .S({\sub_i_reg_220[16]_i_2_n_3 ,\sub_i_reg_220[16]_i_3_n_3 ,\sub_i_reg_220[16]_i_4_n_3 ,\sub_i_reg_220[16]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[17]),
        .Q(sub_i_reg_220[17]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[18]),
        .Q(sub_i_reg_220[18]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[19]),
        .Q(sub_i_reg_220[19]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[1]),
        .Q(sub_i_reg_220[1]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[20]),
        .Q(sub_i_reg_220[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[20]_i_1 
       (.CI(\sub_i_reg_220_reg[16]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[20]_i_1_n_3 ,\sub_i_reg_220_reg[20]_i_1_n_4 ,\sub_i_reg_220_reg[20]_i_1_n_5 ,\sub_i_reg_220_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\cols_reg_215_reg[31]_0 [20:17]),
        .O(sub_i_fu_148_p2[20:17]),
        .S({\sub_i_reg_220[20]_i_2_n_3 ,\sub_i_reg_220[20]_i_3_n_3 ,\sub_i_reg_220[20]_i_4_n_3 ,\sub_i_reg_220[20]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[21]),
        .Q(sub_i_reg_220[21]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[22]),
        .Q(sub_i_reg_220[22]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[23]),
        .Q(sub_i_reg_220[23]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[24]),
        .Q(sub_i_reg_220[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[24]_i_1 
       (.CI(\sub_i_reg_220_reg[20]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[24]_i_1_n_3 ,\sub_i_reg_220_reg[24]_i_1_n_4 ,\sub_i_reg_220_reg[24]_i_1_n_5 ,\sub_i_reg_220_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\cols_reg_215_reg[31]_0 [24:21]),
        .O(sub_i_fu_148_p2[24:21]),
        .S({\sub_i_reg_220[24]_i_2_n_3 ,\sub_i_reg_220[24]_i_3_n_3 ,\sub_i_reg_220[24]_i_4_n_3 ,\sub_i_reg_220[24]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[25]),
        .Q(sub_i_reg_220[25]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[26]),
        .Q(sub_i_reg_220[26]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[27]),
        .Q(sub_i_reg_220[27]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[28]),
        .Q(sub_i_reg_220[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[28]_i_1 
       (.CI(\sub_i_reg_220_reg[24]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[28]_i_1_n_3 ,\sub_i_reg_220_reg[28]_i_1_n_4 ,\sub_i_reg_220_reg[28]_i_1_n_5 ,\sub_i_reg_220_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\cols_reg_215_reg[31]_0 [28:25]),
        .O(sub_i_fu_148_p2[28:25]),
        .S({\sub_i_reg_220[28]_i_2_n_3 ,\sub_i_reg_220[28]_i_3_n_3 ,\sub_i_reg_220[28]_i_4_n_3 ,\sub_i_reg_220[28]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[29]),
        .Q(sub_i_reg_220[29]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[2]),
        .Q(sub_i_reg_220[2]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[30]),
        .Q(sub_i_reg_220[30]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[31]),
        .Q(sub_i_reg_220[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[31]_i_1 
       (.CI(\sub_i_reg_220_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub_i_reg_220_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_i_reg_220_reg[31]_i_1_n_5 ,\sub_i_reg_220_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\cols_reg_215_reg[31]_0 [30:29]}),
        .O({\NLW_sub_i_reg_220_reg[31]_i_1_O_UNCONNECTED [3],sub_i_fu_148_p2[31:29]}),
        .S({1'b0,\sub_i_reg_220[31]_i_2_n_3 ,\sub_i_reg_220[31]_i_3_n_3 ,\sub_i_reg_220[31]_i_4_n_3 }));
  FDRE \sub_i_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[3]),
        .Q(sub_i_reg_220[3]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[4]),
        .Q(sub_i_reg_220[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_i_reg_220_reg[4]_i_1_n_3 ,\sub_i_reg_220_reg[4]_i_1_n_4 ,\sub_i_reg_220_reg[4]_i_1_n_5 ,\sub_i_reg_220_reg[4]_i_1_n_6 }),
        .CYINIT(\cols_reg_215_reg[31]_0 [0]),
        .DI(\cols_reg_215_reg[31]_0 [4:1]),
        .O(sub_i_fu_148_p2[4:1]),
        .S({\sub_i_reg_220[4]_i_2_n_3 ,\sub_i_reg_220[4]_i_3_n_3 ,\sub_i_reg_220[4]_i_4_n_3 ,\sub_i_reg_220[4]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[5]),
        .Q(sub_i_reg_220[5]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[6]),
        .Q(sub_i_reg_220[6]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[7]),
        .Q(sub_i_reg_220[7]),
        .R(1'b0));
  FDRE \sub_i_reg_220_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[8]),
        .Q(sub_i_reg_220[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_220_reg[8]_i_1 
       (.CI(\sub_i_reg_220_reg[4]_i_1_n_3 ),
        .CO({\sub_i_reg_220_reg[8]_i_1_n_3 ,\sub_i_reg_220_reg[8]_i_1_n_4 ,\sub_i_reg_220_reg[8]_i_1_n_5 ,\sub_i_reg_220_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\cols_reg_215_reg[31]_0 [8:5]),
        .O(sub_i_fu_148_p2[8:5]),
        .S({\sub_i_reg_220[8]_i_2_n_3 ,\sub_i_reg_220[8]_i_3_n_3 ,\sub_i_reg_220[8]_i_4_n_3 ,\sub_i_reg_220[8]_i_5_n_3 }));
  FDRE \sub_i_reg_220_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(sub_i_fu_148_p2[9]),
        .Q(sub_i_reg_220[9]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_xfdilate_2160_3840_1_0_1_0_3841_3_3_s
   (\cmp_i_i115_i_reg_903_reg[0]_0 ,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read,
    buf_V_1_address11__0,
    buf_V_0_address1140_out__0,
    D,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready,
    \max_V_15_reg_986_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    E,
    \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg,
    icmp_ln878_fu_532_p2_carry__0_0,
    \SRL_SIG_reg[1][0] ,
    imgHelper3_data_empty_n,
    imgHelper4_data_full_n,
    imgHelper3_cols_c_empty_n,
    imgHelper3_rows_c_empty_n,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read,
    imgHelper3_data_dout);
  output \cmp_i_i115_i_reg_903_reg[0]_0 ;
  output dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read;
  output buf_V_1_address11__0;
  output buf_V_0_address1140_out__0;
  output [1:0]D;
  output dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  output [7:0]\max_V_15_reg_986_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [0:0]E;
  output \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [15:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  input [15:0]icmp_ln878_fu_532_p2_carry__0_0;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input imgHelper3_data_empty_n;
  input imgHelper4_data_full_n;
  input imgHelper3_cols_c_empty_n;
  input imgHelper3_rows_c_empty_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  input [7:0]imgHelper3_data_dout;

  wire [1:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire \_inferred__1/i__carry_n_3 ;
  wire \_inferred__1/i__carry_n_4 ;
  wire \_inferred__1/i__carry_n_5 ;
  wire \_inferred__1/i__carry_n_6 ;
  wire \_inferred__2/i__carry_n_3 ;
  wire \_inferred__2/i__carry_n_4 ;
  wire \_inferred__2/i__carry_n_5 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__3/i__carry_n_3 ;
  wire \_inferred__3/i__carry_n_4 ;
  wire \_inferred__3/i__carry_n_5 ;
  wire \_inferred__3/i__carry_n_6 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire \_inferred__4/i__carry_n_4 ;
  wire \_inferred__4/i__carry_n_5 ;
  wire \_inferred__4/i__carry_n_6 ;
  wire \_inferred__5/i__carry_n_3 ;
  wire \_inferred__5/i__carry_n_4 ;
  wire \_inferred__5/i__carry_n_5 ;
  wire \_inferred__5/i__carry_n_6 ;
  wire \_inferred__6/i__carry_n_3 ;
  wire \_inferred__6/i__carry_n_4 ;
  wire \_inferred__6/i__carry_n_5 ;
  wire \_inferred__6/i__carry_n_6 ;
  wire \_inferred__7/i__carry_n_4 ;
  wire \_inferred__7/i__carry_n_5 ;
  wire \_inferred__7/i__carry_n_6 ;
  wire \_inferred__8/i__carry_n_4 ;
  wire \_inferred__8/i__carry_n_5 ;
  wire \_inferred__8/i__carry_n_6 ;
  wire [13:0]add_ln1616_fu_571_p2;
  wire [13:0]add_ln1616_reg_890;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_6 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_6 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_6 ;
  wire add_ln691_reg_8680;
  wire \add_ln691_reg_868[0]_i_3__1_n_3 ;
  wire \add_ln691_reg_868[0]_i_4__1_n_3 ;
  wire \add_ln691_reg_868[0]_i_5__1_n_3 ;
  wire \add_ln691_reg_868[0]_i_6__1_n_3 ;
  wire \add_ln691_reg_868[12]_i_2__1_n_3 ;
  wire \add_ln691_reg_868[4]_i_2__1_n_3 ;
  wire \add_ln691_reg_868[4]_i_3__1_n_3 ;
  wire \add_ln691_reg_868[4]_i_4__1_n_3 ;
  wire \add_ln691_reg_868[4]_i_5__1_n_3 ;
  wire \add_ln691_reg_868[8]_i_2__1_n_3 ;
  wire \add_ln691_reg_868[8]_i_3__1_n_3 ;
  wire \add_ln691_reg_868[8]_i_4__1_n_3 ;
  wire \add_ln691_reg_868[8]_i_5__1_n_3 ;
  wire [12:0]add_ln691_reg_868_reg;
  wire \add_ln691_reg_868_reg[0]_i_2__1_n_10 ;
  wire \add_ln691_reg_868_reg[0]_i_2__1_n_3 ;
  wire \add_ln691_reg_868_reg[0]_i_2__1_n_4 ;
  wire \add_ln691_reg_868_reg[0]_i_2__1_n_5 ;
  wire \add_ln691_reg_868_reg[0]_i_2__1_n_6 ;
  wire \add_ln691_reg_868_reg[0]_i_2__1_n_7 ;
  wire \add_ln691_reg_868_reg[0]_i_2__1_n_8 ;
  wire \add_ln691_reg_868_reg[0]_i_2__1_n_9 ;
  wire \add_ln691_reg_868_reg[12]_i_1__1_n_10 ;
  wire \add_ln691_reg_868_reg[4]_i_1__1_n_10 ;
  wire \add_ln691_reg_868_reg[4]_i_1__1_n_3 ;
  wire \add_ln691_reg_868_reg[4]_i_1__1_n_4 ;
  wire \add_ln691_reg_868_reg[4]_i_1__1_n_5 ;
  wire \add_ln691_reg_868_reg[4]_i_1__1_n_6 ;
  wire \add_ln691_reg_868_reg[4]_i_1__1_n_7 ;
  wire \add_ln691_reg_868_reg[4]_i_1__1_n_8 ;
  wire \add_ln691_reg_868_reg[4]_i_1__1_n_9 ;
  wire \add_ln691_reg_868_reg[8]_i_1__1_n_10 ;
  wire \add_ln691_reg_868_reg[8]_i_1__1_n_3 ;
  wire \add_ln691_reg_868_reg[8]_i_1__1_n_4 ;
  wire \add_ln691_reg_868_reg[8]_i_1__1_n_5 ;
  wire \add_ln691_reg_868_reg[8]_i_1__1_n_6 ;
  wire \add_ln691_reg_868_reg[8]_i_1__1_n_7 ;
  wire \add_ln691_reg_868_reg[8]_i_1__1_n_8 ;
  wire \add_ln691_reg_868_reg[8]_i_1__1_n_9 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm145_out;
  wire ap_block_pp1_stage0_11001__0;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_condition_209;
  wire ap_condition_226;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp1_iter0_i_2__0_n_3;
  wire ap_enable_reg_pp1_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter00;
  wire ap_enable_reg_pp3_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_i_1__1_n_3;
  wire ap_enable_reg_pp3_iter3;
  wire ap_enable_reg_pp3_iter3_i_1__1_n_3;
  wire ap_enable_reg_pp3_iter4_i_1__1_n_3;
  wire ap_enable_reg_pp3_iter4_reg_n_3;
  wire ap_enable_reg_pp3_iter5_i_1__1_n_3;
  wire ap_enable_reg_pp3_iter5_reg_n_3;
  wire [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  wire [7:0]ap_phi_mux_p_Val2_3_phi_fu_416_p4;
  wire [7:0]ap_phi_mux_p_Val2_4_phi_fu_393_p4;
  wire ap_phi_mux_p_Val2_4_phi_fu_393_p41__0;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire [7:0]ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4;
  wire [7:0]ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366;
  wire \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ;
  wire [7:0]ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_U_n_21;
  wire buf_V_0_U_n_22;
  wire buf_V_0_U_n_23;
  wire buf_V_0_U_n_24;
  wire buf_V_0_U_n_25;
  wire buf_V_0_U_n_26;
  wire buf_V_0_U_n_27;
  wire buf_V_0_U_n_28;
  wire buf_V_0_U_n_29;
  wire buf_V_0_U_n_30;
  wire buf_V_0_U_n_31;
  wire buf_V_0_U_n_32;
  wire buf_V_0_U_n_33;
  wire buf_V_0_U_n_34;
  wire buf_V_0_U_n_35;
  wire buf_V_0_U_n_36;
  wire buf_V_0_U_n_37;
  wire buf_V_0_U_n_38;
  wire buf_V_0_U_n_39;
  wire buf_V_0_U_n_40;
  wire buf_V_0_U_n_41;
  wire buf_V_0_U_n_42;
  wire buf_V_0_U_n_43;
  wire buf_V_0_U_n_44;
  wire buf_V_0_address1140_out__0;
  wire buf_V_0_ce0;
  wire buf_V_1_U_n_11;
  wire buf_V_1_U_n_13;
  wire buf_V_1_address11__0;
  wire [7:0]buf_V_1_q0;
  wire [7:0]buf_V_2_q0;
  wire clear;
  wire cmp_i_i115_i_fu_605_p2;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_1__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_2__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_3__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_4__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_5__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_6__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_7__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_8__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_n_4;
  wire cmp_i_i115_i_fu_605_p2_carry__0_n_5;
  wire cmp_i_i115_i_fu_605_p2_carry__0_n_6;
  wire cmp_i_i115_i_fu_605_p2_carry_i_1__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_2__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_3__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_4__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_5__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_6__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_7__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_8__0_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_n_4;
  wire cmp_i_i115_i_fu_605_p2_carry_n_5;
  wire cmp_i_i115_i_fu_605_p2_carry_n_6;
  wire \cmp_i_i115_i_reg_903_reg[0]_0 ;
  wire \col_V_2_reg_921[0]_i_3__0_n_3 ;
  wire \col_V_2_reg_921[0]_i_5__0_n_3 ;
  wire \col_V_2_reg_921[0]_i_6__0_n_3 ;
  wire \col_V_2_reg_921[4]_i_2__0_n_3 ;
  wire \col_V_2_reg_921[4]_i_4__0_n_3 ;
  wire \col_V_2_reg_921[8]_i_2__0_n_3 ;
  wire \col_V_2_reg_921[8]_i_4__0_n_3 ;
  wire [12:0]col_V_2_reg_921_reg;
  wire \col_V_2_reg_921_reg[0]_i_2__0_n_10 ;
  wire \col_V_2_reg_921_reg[0]_i_2__0_n_3 ;
  wire \col_V_2_reg_921_reg[0]_i_2__0_n_4 ;
  wire \col_V_2_reg_921_reg[0]_i_2__0_n_5 ;
  wire \col_V_2_reg_921_reg[0]_i_2__0_n_6 ;
  wire \col_V_2_reg_921_reg[0]_i_2__0_n_7 ;
  wire \col_V_2_reg_921_reg[0]_i_2__0_n_8 ;
  wire \col_V_2_reg_921_reg[0]_i_2__0_n_9 ;
  wire \col_V_2_reg_921_reg[12]_i_1__0_n_10 ;
  wire \col_V_2_reg_921_reg[4]_i_1__0_n_10 ;
  wire \col_V_2_reg_921_reg[4]_i_1__0_n_3 ;
  wire \col_V_2_reg_921_reg[4]_i_1__0_n_4 ;
  wire \col_V_2_reg_921_reg[4]_i_1__0_n_5 ;
  wire \col_V_2_reg_921_reg[4]_i_1__0_n_6 ;
  wire \col_V_2_reg_921_reg[4]_i_1__0_n_7 ;
  wire \col_V_2_reg_921_reg[4]_i_1__0_n_8 ;
  wire \col_V_2_reg_921_reg[4]_i_1__0_n_9 ;
  wire \col_V_2_reg_921_reg[8]_i_1__0_n_10 ;
  wire \col_V_2_reg_921_reg[8]_i_1__0_n_3 ;
  wire \col_V_2_reg_921_reg[8]_i_1__0_n_4 ;
  wire \col_V_2_reg_921_reg[8]_i_1__0_n_5 ;
  wire \col_V_2_reg_921_reg[8]_i_1__0_n_6 ;
  wire \col_V_2_reg_921_reg[8]_i_1__0_n_7 ;
  wire \col_V_2_reg_921_reg[8]_i_1__0_n_8 ;
  wire \col_V_2_reg_921_reg[8]_i_1__0_n_9 ;
  wire col_V_reg_330;
  wire col_V_reg_3300;
  wire [11:0]col_V_reg_330_pp3_iter1_reg;
  wire col_V_reg_330_pp3_iter1_reg0;
  wire \col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ;
  wire \col_V_reg_330_reg_n_3_[0] ;
  wire \col_V_reg_330_reg_n_3_[10] ;
  wire \col_V_reg_330_reg_n_3_[11] ;
  wire \col_V_reg_330_reg_n_3_[12] ;
  wire \col_V_reg_330_reg_n_3_[1] ;
  wire \col_V_reg_330_reg_n_3_[2] ;
  wire \col_V_reg_330_reg_n_3_[3] ;
  wire \col_V_reg_330_reg_n_3_[4] ;
  wire \col_V_reg_330_reg_n_3_[5] ;
  wire \col_V_reg_330_reg_n_3_[6] ;
  wire \col_V_reg_330_reg_n_3_[7] ;
  wire \col_V_reg_330_reg_n_3_[8] ;
  wire \col_V_reg_330_reg_n_3_[9] ;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read;
  wire dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire [13:0]empty_reg_840;
  wire grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  wire i__carry_i_1__17_n_3;
  wire i__carry_i_1__18_n_3;
  wire i__carry_i_1__19_n_3;
  wire i__carry_i_1__20_n_3;
  wire i__carry_i_1__21_n_3;
  wire i__carry_i_1__22_n_3;
  wire i__carry_i_2__17_n_3;
  wire i__carry_i_2__18_n_3;
  wire i__carry_i_2__19_n_3;
  wire i__carry_i_2__20_n_3;
  wire i__carry_i_2__21_n_3;
  wire i__carry_i_2__22_n_3;
  wire i__carry_i_3__17_n_3;
  wire i__carry_i_3__18_n_3;
  wire i__carry_i_3__19_n_3;
  wire i__carry_i_3__20_n_3;
  wire i__carry_i_3__21_n_3;
  wire i__carry_i_3__22_n_3;
  wire i__carry_i_4__17_n_3;
  wire i__carry_i_4__18_n_3;
  wire i__carry_i_4__19_n_3;
  wire i__carry_i_4__20_n_3;
  wire i__carry_i_4__21_n_3;
  wire i__carry_i_4__22_n_3;
  wire i__carry_i_5__17_n_3;
  wire i__carry_i_5__18_n_3;
  wire i__carry_i_5__19_n_3;
  wire i__carry_i_5__20_n_3;
  wire i__carry_i_5__21_n_3;
  wire i__carry_i_5__22_n_3;
  wire i__carry_i_6__17_n_3;
  wire i__carry_i_6__18_n_3;
  wire i__carry_i_6__19_n_3;
  wire i__carry_i_6__20_n_3;
  wire i__carry_i_6__21_n_3;
  wire i__carry_i_6__22_n_3;
  wire i__carry_i_7__17_n_3;
  wire i__carry_i_7__18_n_3;
  wire i__carry_i_7__19_n_3;
  wire i__carry_i_7__20_n_3;
  wire i__carry_i_7__21_n_3;
  wire i__carry_i_7__22_n_3;
  wire i__carry_i_8__17_n_3;
  wire i__carry_i_8__18_n_3;
  wire i__carry_i_8__19_n_3;
  wire i__carry_i_8__20_n_3;
  wire i__carry_i_8__21_n_3;
  wire i__carry_i_8__22_n_3;
  wire i__carry_i_9__5_n_3;
  wire \i_col_046_0_reg_262_reg_n_3_[0] ;
  wire \i_col_046_0_reg_262_reg_n_3_[10] ;
  wire \i_col_046_0_reg_262_reg_n_3_[11] ;
  wire \i_col_046_0_reg_262_reg_n_3_[12] ;
  wire \i_col_046_0_reg_262_reg_n_3_[1] ;
  wire \i_col_046_0_reg_262_reg_n_3_[2] ;
  wire \i_col_046_0_reg_262_reg_n_3_[3] ;
  wire \i_col_046_0_reg_262_reg_n_3_[4] ;
  wire \i_col_046_0_reg_262_reg_n_3_[5] ;
  wire \i_col_046_0_reg_262_reg_n_3_[6] ;
  wire \i_col_046_0_reg_262_reg_n_3_[7] ;
  wire \i_col_046_0_reg_262_reg_n_3_[8] ;
  wire \i_col_046_0_reg_262_reg_n_3_[9] ;
  wire \i_col_V_0_reg_274[0]_i_3__1_n_3 ;
  wire [12:0]i_col_V_0_reg_274_reg;
  wire \i_col_V_0_reg_274_reg[0]_i_2__1_n_10 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__1_n_3 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__1_n_4 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__1_n_5 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__1_n_6 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__1_n_7 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__1_n_8 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__1_n_9 ;
  wire \i_col_V_0_reg_274_reg[12]_i_1__1_n_10 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__1_n_10 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__1_n_3 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__1_n_4 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__1_n_5 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__1_n_6 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__1_n_7 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__1_n_8 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__1_n_9 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__1_n_10 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__1_n_3 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__1_n_4 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__1_n_5 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__1_n_6 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__1_n_7 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__1_n_8 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__1_n_9 ;
  wire icmp_ln878_14_fu_552_p2;
  wire icmp_ln878_14_fu_552_p2_carry__0_n_4;
  wire icmp_ln878_14_fu_552_p2_carry__0_n_5;
  wire icmp_ln878_14_fu_552_p2_carry__0_n_6;
  wire icmp_ln878_14_fu_552_p2_carry_i_1__0_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_2__0_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_3__0_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_4__0_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_5__0_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_6__0_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_7__0_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_8__0_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_n_4;
  wire icmp_ln878_14_fu_552_p2_carry_n_5;
  wire icmp_ln878_14_fu_552_p2_carry_n_6;
  wire icmp_ln878_15_fu_586_p2;
  wire \icmp_ln878_15_reg_895[0]_i_2__0_n_3 ;
  wire \icmp_ln878_15_reg_895[0]_i_3__0_n_3 ;
  wire \icmp_ln878_15_reg_895[0]_i_4__0_n_3 ;
  wire \icmp_ln878_15_reg_895[0]_i_5__0_n_3 ;
  wire \icmp_ln878_15_reg_895_reg_n_3_[0] ;
  wire icmp_ln878_16_fu_600_p2;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_1__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_2__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_3__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_4__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_5__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_6__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_7__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_8__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_n_4;
  wire icmp_ln878_16_fu_600_p2_carry__0_n_5;
  wire icmp_ln878_16_fu_600_p2_carry__0_n_6;
  wire icmp_ln878_16_fu_600_p2_carry__1_i_1__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_1__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_2__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_3__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_4__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_5__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_6__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_7__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_8__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_n_4;
  wire icmp_ln878_16_fu_600_p2_carry_n_5;
  wire icmp_ln878_16_fu_600_p2_carry_n_6;
  wire icmp_ln878_17_fu_636_p2;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_1__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_2__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_3__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_4__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_5__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_6__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_n_5;
  wire icmp_ln878_17_fu_636_p2_carry__0_n_6;
  wire icmp_ln878_17_fu_636_p2_carry_i_1__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_2__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_3__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_4__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_5__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_6__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_7__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_8__0_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_n_4;
  wire icmp_ln878_17_fu_636_p2_carry_n_5;
  wire icmp_ln878_17_fu_636_p2_carry_n_6;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_17_reg_926_pp3_iter1_reg;
  wire icmp_ln878_17_reg_926_pp3_iter2_reg;
  wire icmp_ln878_17_reg_926_pp3_iter3_reg;
  wire icmp_ln878_17_reg_926_pp3_iter4_reg;
  wire icmp_ln878_18_fu_641_p2;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_1__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_2__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_3__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_4__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_5__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_6__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_7__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_8__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_n_4;
  wire icmp_ln878_18_fu_641_p2_carry__0_n_5;
  wire icmp_ln878_18_fu_641_p2_carry__0_n_6;
  wire icmp_ln878_18_fu_641_p2_carry_i_1__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_2__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_3__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_4__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_5__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_6__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_7__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_8__0_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_n_4;
  wire icmp_ln878_18_fu_641_p2_carry_n_5;
  wire icmp_ln878_18_fu_641_p2_carry_n_6;
  wire icmp_ln878_18_reg_930;
  wire \icmp_ln878_18_reg_930[0]_i_1__0_n_3 ;
  wire icmp_ln878_18_reg_930_pp3_iter1_reg;
  wire icmp_ln878_18_reg_930_pp3_iter2_reg;
  wire icmp_ln878_fu_532_p2;
  wire [15:0]icmp_ln878_fu_532_p2_carry__0_0;
  wire icmp_ln878_fu_532_p2_carry__0_i_10__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_1__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_2__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_3__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_4__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_5__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_6__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_7__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_8__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_9__1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_n_4;
  wire icmp_ln878_fu_532_p2_carry__0_n_5;
  wire icmp_ln878_fu_532_p2_carry__0_n_6;
  wire icmp_ln878_fu_532_p2_carry_i_10__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_11__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_12__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_13__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_1__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_2__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_3__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_4__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_5__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_6__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_7__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_8__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_9__1_n_3;
  wire icmp_ln878_fu_532_p2_carry_n_3;
  wire icmp_ln878_fu_532_p2_carry_n_4;
  wire icmp_ln878_fu_532_p2_carry_n_5;
  wire icmp_ln878_fu_532_p2_carry_n_6;
  wire icmp_ln878_reg_873;
  wire \icmp_ln878_reg_873[0]_i_1__1_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_1__1_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_2__1_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_3__1_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_4__1_n_3 ;
  wire icmp_ln882_reg_954_pp3_iter3_reg;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ;
  wire \icmp_ln882_reg_954_reg_n_3_[0] ;
  wire icmp_ln886_2_fu_724_p2_carry_i_1__0_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_2__0_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_3__0_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_4__0_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_5__0_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_6__0_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_7__0_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_8__0_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_n_4;
  wire icmp_ln886_2_fu_724_p2_carry_n_5;
  wire icmp_ln886_2_fu_724_p2_carry_n_6;
  wire icmp_ln886_4_fu_750_p2_carry_i_1__0_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_2__0_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_3__0_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_4__0_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_5__0_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_6__0_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_7__0_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_8__0_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_n_4;
  wire icmp_ln886_4_fu_750_p2_carry_n_5;
  wire icmp_ln886_4_fu_750_p2_carry_n_6;
  wire icmp_ln886_6_fu_778_p2_carry_i_1__0_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_2__0_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_3__0_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_4__0_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_5__0_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_6__0_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_7__0_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_8__0_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_n_4;
  wire icmp_ln886_6_fu_778_p2_carry_n_5;
  wire icmp_ln886_6_fu_778_p2_carry_n_6;
  wire icmp_ln886_fu_696_p2_carry_i_1__0_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_2__0_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_3__0_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_4__0_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_5__0_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_6__0_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_7__0_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_8__0_n_3;
  wire icmp_ln886_fu_696_p2_carry_n_3;
  wire icmp_ln886_fu_696_p2_carry_n_4;
  wire icmp_ln886_fu_696_p2_carry_n_5;
  wire icmp_ln886_fu_696_p2_carry_n_6;
  wire imgHelper3_cols_c_empty_n;
  wire [7:0]imgHelper3_data_dout;
  wire imgHelper3_data_empty_n;
  wire imgHelper3_rows_c_empty_n;
  wire imgHelper4_data_full_n;
  wire [7:0]max_V_11_fu_716_p3;
  wire [7:0]max_V_11_reg_968;
  wire max_V_11_reg_9680;
  wire [7:0]max_V_13_fu_742_p3;
  wire [7:0]max_V_15_fu_770_p3;
  wire [7:0]max_V_15_reg_986;
  wire max_V_15_reg_9860;
  wire [7:0]\max_V_15_reg_986_reg[7]_0 ;
  wire op2_assign_fu_565_p2_carry__0_n_3;
  wire op2_assign_fu_565_p2_carry__0_n_4;
  wire op2_assign_fu_565_p2_carry__0_n_5;
  wire op2_assign_fu_565_p2_carry__0_n_6;
  wire op2_assign_fu_565_p2_carry__1_n_3;
  wire op2_assign_fu_565_p2_carry__1_n_4;
  wire op2_assign_fu_565_p2_carry__1_n_5;
  wire op2_assign_fu_565_p2_carry__1_n_6;
  wire op2_assign_fu_565_p2_carry__2_n_5;
  wire op2_assign_fu_565_p2_carry__2_n_6;
  wire op2_assign_fu_565_p2_carry_n_3;
  wire op2_assign_fu_565_p2_carry_n_4;
  wire op2_assign_fu_565_p2_carry_n_5;
  wire op2_assign_fu_565_p2_carry_n_6;
  wire [16:0]op2_assign_reg_885;
  wire \op2_assign_reg_885[0]_i_1__1_n_3 ;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_56_in;
  wire [7:0]p_Val2_3_reg_412;
  wire p_Val2_3_reg_4120;
  wire p_Val2_3_reg_412_0;
  wire [7:0]p_Val2_4_reg_389;
  wire [7:0]p_Val2_s_reg_354;
  wire p_Val2_s_reg_3540;
  wire p_Val2_s_reg_354_1;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire \row_V_reg_318[0]_i_1__1_n_3 ;
  wire \row_V_reg_318[0]_i_3__1_n_3 ;
  wire [12:0]row_V_reg_318_reg;
  wire \row_V_reg_318_reg[0]_i_2__1_n_10 ;
  wire \row_V_reg_318_reg[0]_i_2__1_n_3 ;
  wire \row_V_reg_318_reg[0]_i_2__1_n_4 ;
  wire \row_V_reg_318_reg[0]_i_2__1_n_5 ;
  wire \row_V_reg_318_reg[0]_i_2__1_n_6 ;
  wire \row_V_reg_318_reg[0]_i_2__1_n_7 ;
  wire \row_V_reg_318_reg[0]_i_2__1_n_8 ;
  wire \row_V_reg_318_reg[0]_i_2__1_n_9 ;
  wire \row_V_reg_318_reg[12]_i_1__1_n_10 ;
  wire \row_V_reg_318_reg[4]_i_1__1_n_10 ;
  wire \row_V_reg_318_reg[4]_i_1__1_n_3 ;
  wire \row_V_reg_318_reg[4]_i_1__1_n_4 ;
  wire \row_V_reg_318_reg[4]_i_1__1_n_5 ;
  wire \row_V_reg_318_reg[4]_i_1__1_n_6 ;
  wire \row_V_reg_318_reg[4]_i_1__1_n_7 ;
  wire \row_V_reg_318_reg[4]_i_1__1_n_8 ;
  wire \row_V_reg_318_reg[4]_i_1__1_n_9 ;
  wire \row_V_reg_318_reg[8]_i_1__1_n_10 ;
  wire \row_V_reg_318_reg[8]_i_1__1_n_3 ;
  wire \row_V_reg_318_reg[8]_i_1__1_n_4 ;
  wire \row_V_reg_318_reg[8]_i_1__1_n_5 ;
  wire \row_V_reg_318_reg[8]_i_1__1_n_6 ;
  wire \row_V_reg_318_reg[8]_i_1__1_n_7 ;
  wire \row_V_reg_318_reg[8]_i_1__1_n_8 ;
  wire \row_V_reg_318_reg[8]_i_1__1_n_9 ;
  wire \row_ind_V_0_0_fu_92[0]_i_1__0_n_3 ;
  wire \row_ind_V_0_0_fu_92[1]_i_1__0_n_3 ;
  wire [1:0]row_ind_V_0_0_fu_92_reg;
  wire \row_ind_V_0_0_load_reg_850_reg_n_3_[0] ;
  wire \row_ind_V_0_0_load_reg_850_reg_n_3_[1] ;
  wire \row_ind_V_0_reg_306[0]_i_1__1_n_3 ;
  wire \row_ind_V_0_reg_306[1]_i_1__1_n_3 ;
  wire \row_ind_V_0_reg_306_reg_n_3_[0] ;
  wire \row_ind_V_0_reg_306_reg_n_3_[1] ;
  wire \row_ind_V_1_0_fu_96[0]_i_1__0_n_3 ;
  wire \row_ind_V_1_0_fu_96[1]_i_1__0_n_3 ;
  wire [1:0]row_ind_V_1_0_fu_96_reg;
  wire [1:0]row_ind_V_1_0_load_reg_855_reg;
  wire \row_ind_V_1_2_reg_295[0]_i_1__0_n_3 ;
  wire \row_ind_V_1_2_reg_295[1]_i_1__0_n_3 ;
  wire \row_ind_V_1_2_reg_295_reg_n_3_[0] ;
  wire \row_ind_V_1_2_reg_295_reg_n_3_[1] ;
  wire [1:0]row_ind_V_1_reg_251;
  wire \row_ind_V_1_reg_251[0]_i_1__0_n_3 ;
  wire \row_ind_V_1_reg_251[1]_i_1__0_n_3 ;
  wire \row_ind_V_2_0_fu_100[0]_i_1__0_n_3 ;
  wire \row_ind_V_2_0_fu_100[1]_i_1__0_n_3 ;
  wire [1:0]row_ind_V_2_0_fu_100_reg;
  wire [1:0]row_ind_V_2_0_load_reg_860_reg;
  wire row_ind_V_2_reg_285;
  wire \row_ind_V_2_reg_285[0]_i_1__1_n_3 ;
  wire \row_ind_V_2_reg_285[1]_i_2__1_n_3 ;
  wire \row_ind_V_2_reg_285[1]_i_3__1_n_3 ;
  wire \row_ind_V_2_reg_285_reg_n_3_[0] ;
  wire \row_ind_V_2_reg_285_reg_n_3_[1] ;
  wire [15:0]sel0;
  wire [7:0]src_buf_V_0_0_reg_342;
  wire [7:0]src_buf_V_0_1_reg_963;
  wire src_buf_V_0_1_reg_9630;
  wire [7:0]src_buf_V_1_0_reg_400;
  wire [7:0]src_buf_V_1_1_reg_974;
  wire [7:0]src_buf_V_2_0_reg_424;
  wire [7:0]src_buf_V_2_1_reg_979;
  wire [1:0]trunc_ln123_reg_907;
  wire [1:0]trunc_ln136_1_reg_916;
  wire [1:0]trunc_ln136_reg_911;
  wire we12;
  wire [12:1]zext_ln878_10_fu_632_p1;
  wire [3:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__6/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__7/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__8/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1616_reg_890_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln1616_reg_890_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln691_reg_868_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln691_reg_868_reg[12]_i_1__1_O_UNCONNECTED ;
  wire [3:0]NLW_cmp_i_i115_i_fu_605_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i115_i_fu_605_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_col_V_2_reg_921_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_2_reg_921_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_i_col_V_0_reg_274_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_col_V_0_reg_274_reg[12]_i_1__1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln878_14_fu_552_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_14_fu_552_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_16_fu_600_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_16_fu_600_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln878_16_fu_600_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_16_fu_600_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_17_fu_636_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln878_17_fu_636_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_17_fu_636_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_18_fu_641_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_18_fu_641_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_532_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_532_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_724_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_4_fu_750_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_6_fu_778_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_696_p2_carry_O_UNCONNECTED;
  wire [2:2]NLW_op2_assign_fu_565_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_op2_assign_fu_565_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_row_V_reg_318_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_V_reg_318_reg[12]_i_1__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[0]),
        .I2(src_buf_V_2_1_reg_979[0]),
        .I3(src_buf_V_2_0_reg_424[0]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[1]),
        .I2(src_buf_V_2_1_reg_979[1]),
        .I3(src_buf_V_2_0_reg_424[1]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[2]),
        .I2(src_buf_V_2_1_reg_979[2]),
        .I3(src_buf_V_2_0_reg_424[2]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[3]),
        .I2(src_buf_V_2_1_reg_979[3]),
        .I3(src_buf_V_2_0_reg_424[3]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[4]),
        .I2(src_buf_V_2_1_reg_979[4]),
        .I3(src_buf_V_2_0_reg_424[4]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[5]),
        .I2(src_buf_V_2_1_reg_979[5]),
        .I3(src_buf_V_2_0_reg_424[5]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[6]),
        .I2(src_buf_V_2_1_reg_979[6]),
        .I3(src_buf_V_2_0_reg_424[6]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(imgHelper4_data_full_n),
        .I1(\SRL_SIG_reg[1][0] [1]),
        .I2(ap_enable_reg_pp3_iter5_reg_n_3),
        .I3(icmp_ln882_reg_954_pp3_iter4_reg),
        .I4(ap_block_pp3_stage0_11001__0),
        .O(E));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[7]),
        .I2(src_buf_V_2_1_reg_979[7]),
        .I3(src_buf_V_2_0_reg_424[7]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_3 ,\_inferred__1/i__carry_n_4 ,\_inferred__1/i__carry_n_5 ,\_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({buf_V_0_U_n_25,buf_V_0_U_n_26,buf_V_0_U_n_27,buf_V_0_U_n_28}),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({buf_V_0_U_n_21,buf_V_0_U_n_22,buf_V_0_U_n_23,buf_V_0_U_n_24}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i__carry_n_3 ,\_inferred__2/i__carry_n_4 ,\_inferred__2/i__carry_n_5 ,\_inferred__2/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({buf_V_0_U_n_33,buf_V_0_U_n_34,buf_V_0_U_n_35,buf_V_0_U_n_36}),
        .O(\NLW__inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({buf_V_0_U_n_29,buf_V_0_U_n_30,buf_V_0_U_n_31,buf_V_0_U_n_32}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__3/i__carry_n_3 ,\_inferred__3/i__carry_n_4 ,\_inferred__3/i__carry_n_5 ,\_inferred__3/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__20_n_3,i__carry_i_2__20_n_3,i__carry_i_3__20_n_3,i__carry_i_4__20_n_3}),
        .O(\NLW__inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__20_n_3,i__carry_i_6__20_n_3,i__carry_i_7__20_n_3,i__carry_i_8__20_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_3 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__19_n_3,i__carry_i_2__19_n_3,i__carry_i_3__19_n_3,i__carry_i_4__19_n_3}),
        .O(\NLW__inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__19_n_3,i__carry_i_6__19_n_3,i__carry_i_7__19_n_3,i__carry_i_8__19_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__5/i__carry_n_3 ,\_inferred__5/i__carry_n_4 ,\_inferred__5/i__carry_n_5 ,\_inferred__5/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__18_n_3,i__carry_i_2__18_n_3,i__carry_i_3__18_n_3,i__carry_i_4__18_n_3}),
        .O(\NLW__inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__18_n_3,i__carry_i_6__18_n_3,i__carry_i_7__18_n_3,i__carry_i_8__18_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__6/i__carry_n_3 ,\_inferred__6/i__carry_n_4 ,\_inferred__6/i__carry_n_5 ,\_inferred__6/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__17_n_3,i__carry_i_2__17_n_3,i__carry_i_3__17_n_3,i__carry_i_4__17_n_3}),
        .O(\NLW__inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__17_n_3,i__carry_i_6__17_n_3,i__carry_i_7__17_n_3,i__carry_i_8__17_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__7/i__carry 
       (.CI(1'b0),
        .CO({p_0_in,\_inferred__7/i__carry_n_4 ,\_inferred__7/i__carry_n_5 ,\_inferred__7/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__21_n_3,i__carry_i_2__21_n_3,i__carry_i_3__21_n_3,i__carry_i_4__21_n_3}),
        .O(\NLW__inferred__7/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__21_n_3,i__carry_i_6__21_n_3,i__carry_i_7__21_n_3,i__carry_i_8__21_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__8/i__carry 
       (.CI(1'b0),
        .CO({p_1_in,\_inferred__8/i__carry_n_4 ,\_inferred__8/i__carry_n_5 ,\_inferred__8/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__22_n_3,i__carry_i_2__22_n_3,i__carry_i_3__22_n_3,i__carry_i_4__22_n_3}),
        .O(\NLW__inferred__8/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__22_n_3,i__carry_i_6__22_n_3,i__carry_i_7__22_n_3,i__carry_i_8__22_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1616_reg_890[0]_i_1 
       (.I0(empty_reg_840[0]),
        .O(add_ln1616_fu_571_p2[0]));
  FDRE \add_ln1616_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[0]),
        .Q(add_ln1616_reg_890[0]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[10]),
        .Q(add_ln1616_reg_890[10]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[11]),
        .Q(add_ln1616_reg_890[11]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[12]),
        .Q(add_ln1616_reg_890[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[12]_i_1 
       (.CI(\add_ln1616_reg_890_reg[8]_i_1_n_3 ),
        .CO({\add_ln1616_reg_890_reg[12]_i_1_n_3 ,\add_ln1616_reg_890_reg[12]_i_1_n_4 ,\add_ln1616_reg_890_reg[12]_i_1_n_5 ,\add_ln1616_reg_890_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[12:9]),
        .S(empty_reg_840[12:9]));
  FDRE \add_ln1616_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[13]),
        .Q(add_ln1616_reg_890[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[13]_i_1 
       (.CI(\add_ln1616_reg_890_reg[12]_i_1_n_3 ),
        .CO(\NLW_add_ln1616_reg_890_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1616_reg_890_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln1616_fu_571_p2[13]}),
        .S({1'b0,1'b0,1'b0,empty_reg_840[13]}));
  FDRE \add_ln1616_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[1]),
        .Q(add_ln1616_reg_890[1]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[2]),
        .Q(add_ln1616_reg_890[2]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[3]),
        .Q(add_ln1616_reg_890[3]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[4]),
        .Q(add_ln1616_reg_890[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1616_reg_890_reg[4]_i_1_n_3 ,\add_ln1616_reg_890_reg[4]_i_1_n_4 ,\add_ln1616_reg_890_reg[4]_i_1_n_5 ,\add_ln1616_reg_890_reg[4]_i_1_n_6 }),
        .CYINIT(empty_reg_840[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[4:1]),
        .S(empty_reg_840[4:1]));
  FDRE \add_ln1616_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[5]),
        .Q(add_ln1616_reg_890[5]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[6]),
        .Q(add_ln1616_reg_890[6]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[7]),
        .Q(add_ln1616_reg_890[7]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[8]),
        .Q(add_ln1616_reg_890[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[8]_i_1 
       (.CI(\add_ln1616_reg_890_reg[4]_i_1_n_3 ),
        .CO({\add_ln1616_reg_890_reg[8]_i_1_n_3 ,\add_ln1616_reg_890_reg[8]_i_1_n_4 ,\add_ln1616_reg_890_reg[8]_i_1_n_5 ,\add_ln1616_reg_890_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[8:5]),
        .S(empty_reg_840[8:5]));
  FDRE \add_ln1616_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[9]),
        .Q(add_ln1616_reg_890[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \add_ln691_reg_868[0]_i_1__1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln878_reg_873),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(imgHelper3_data_empty_n),
        .O(add_ln691_reg_8680));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_3__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[3]),
        .O(\add_ln691_reg_868[0]_i_3__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_4__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[2]),
        .O(\add_ln691_reg_868[0]_i_4__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_5__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[1]),
        .O(\add_ln691_reg_868[0]_i_5__1_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \add_ln691_reg_868[0]_i_6__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[0]),
        .O(\add_ln691_reg_868[0]_i_6__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[12]_i_2__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[12]),
        .O(\add_ln691_reg_868[12]_i_2__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_2__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[7]),
        .O(\add_ln691_reg_868[4]_i_2__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_3__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[6]),
        .O(\add_ln691_reg_868[4]_i_3__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_4__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[5]),
        .O(\add_ln691_reg_868[4]_i_4__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_5__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[4]),
        .O(\add_ln691_reg_868[4]_i_5__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_2__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[11]),
        .O(\add_ln691_reg_868[8]_i_2__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_3__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[10]),
        .O(\add_ln691_reg_868[8]_i_3__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_4__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[9]),
        .O(\add_ln691_reg_868[8]_i_4__1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_5__1 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[8]),
        .O(\add_ln691_reg_868[8]_i_5__1_n_3 ));
  FDRE \add_ln691_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__1_n_10 ),
        .Q(add_ln691_reg_868_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\add_ln691_reg_868_reg[0]_i_2__1_n_3 ,\add_ln691_reg_868_reg[0]_i_2__1_n_4 ,\add_ln691_reg_868_reg[0]_i_2__1_n_5 ,\add_ln691_reg_868_reg[0]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln691_reg_868_reg[0]_i_2__1_n_7 ,\add_ln691_reg_868_reg[0]_i_2__1_n_8 ,\add_ln691_reg_868_reg[0]_i_2__1_n_9 ,\add_ln691_reg_868_reg[0]_i_2__1_n_10 }),
        .S({\add_ln691_reg_868[0]_i_3__1_n_3 ,\add_ln691_reg_868[0]_i_4__1_n_3 ,\add_ln691_reg_868[0]_i_5__1_n_3 ,\add_ln691_reg_868[0]_i_6__1_n_3 }));
  FDRE \add_ln691_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__1_n_8 ),
        .Q(add_ln691_reg_868_reg[10]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[11] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__1_n_7 ),
        .Q(add_ln691_reg_868_reg[11]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[12] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[12]_i_1__1_n_10 ),
        .Q(add_ln691_reg_868_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[12]_i_1__1 
       (.CI(\add_ln691_reg_868_reg[8]_i_1__1_n_3 ),
        .CO(\NLW_add_ln691_reg_868_reg[12]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln691_reg_868_reg[12]_i_1__1_O_UNCONNECTED [3:1],\add_ln691_reg_868_reg[12]_i_1__1_n_10 }),
        .S({1'b0,1'b0,1'b0,\add_ln691_reg_868[12]_i_2__1_n_3 }));
  FDRE \add_ln691_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__1_n_9 ),
        .Q(add_ln691_reg_868_reg[1]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__1_n_8 ),
        .Q(add_ln691_reg_868_reg[2]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__1_n_7 ),
        .Q(add_ln691_reg_868_reg[3]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__1_n_10 ),
        .Q(add_ln691_reg_868_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[4]_i_1__1 
       (.CI(\add_ln691_reg_868_reg[0]_i_2__1_n_3 ),
        .CO({\add_ln691_reg_868_reg[4]_i_1__1_n_3 ,\add_ln691_reg_868_reg[4]_i_1__1_n_4 ,\add_ln691_reg_868_reg[4]_i_1__1_n_5 ,\add_ln691_reg_868_reg[4]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_868_reg[4]_i_1__1_n_7 ,\add_ln691_reg_868_reg[4]_i_1__1_n_8 ,\add_ln691_reg_868_reg[4]_i_1__1_n_9 ,\add_ln691_reg_868_reg[4]_i_1__1_n_10 }),
        .S({\add_ln691_reg_868[4]_i_2__1_n_3 ,\add_ln691_reg_868[4]_i_3__1_n_3 ,\add_ln691_reg_868[4]_i_4__1_n_3 ,\add_ln691_reg_868[4]_i_5__1_n_3 }));
  FDRE \add_ln691_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__1_n_9 ),
        .Q(add_ln691_reg_868_reg[5]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__1_n_8 ),
        .Q(add_ln691_reg_868_reg[6]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__1_n_7 ),
        .Q(add_ln691_reg_868_reg[7]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__1_n_10 ),
        .Q(add_ln691_reg_868_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[8]_i_1__1 
       (.CI(\add_ln691_reg_868_reg[4]_i_1__1_n_3 ),
        .CO({\add_ln691_reg_868_reg[8]_i_1__1_n_3 ,\add_ln691_reg_868_reg[8]_i_1__1_n_4 ,\add_ln691_reg_868_reg[8]_i_1__1_n_5 ,\add_ln691_reg_868_reg[8]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_868_reg[8]_i_1__1_n_7 ,\add_ln691_reg_868_reg[8]_i_1__1_n_8 ,\add_ln691_reg_868_reg[8]_i_1__1_n_9 ,\add_ln691_reg_868_reg[8]_i_1__1_n_10 }),
        .S({\add_ln691_reg_868[8]_i_2__1_n_3 ,\add_ln691_reg_868[8]_i_3__1_n_3 ,\add_ln691_reg_868[8]_i_4__1_n_3 ,\add_ln691_reg_868[8]_i_5__1_n_3 }));
  FDRE \add_ln691_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__1_n_9 ),
        .Q(add_ln691_reg_868_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I1(imgHelper3_rows_c_empty_n),
        .I2(imgHelper3_cols_c_empty_n),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(ap_CS_fsm_state9),
        .I1(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .I2(icmp_ln878_16_fu_600_p2),
        .I3(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFF707070)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(row_ind_V_1_reg_251[0]),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hD1111111)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(imgHelper3_cols_c_empty_n),
        .I3(imgHelper3_rows_c_empty_n),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF2F222200000000)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I2(icmp_ln878_16_fu_600_p2),
        .I3(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .I4(ap_CS_fsm_state9),
        .I5(\SRL_SIG_reg[1][0] [1]),
        .O(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFAFAFABA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln878_fu_532_p2),
        .I4(ap_block_pp1_stage0_11001__0),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(icmp_ln878_reg_873),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(imgHelper3_data_empty_n),
        .O(ap_block_pp1_stage0_11001__0));
  LUT6 #(
    .INIT(64'h2022222200000000)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(icmp_ln878_fu_532_p2),
        .I2(imgHelper3_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_873),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_14_fu_552_p2),
        .I2(clear),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_14_fu_552_p2),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state16),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFFFE0F0)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_enable_reg_pp3_iter3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter4_reg_n_3),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[9]_i_1__1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(clear),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_enable_reg_pp1_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln878_fu_532_p2),
        .I4(ap_enable_reg_pp1_iter0_i_2__0_n_3),
        .O(ap_enable_reg_pp1_iter0_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    ap_enable_reg_pp1_iter0_i_2__0
       (.I0(imgHelper3_data_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_reg_873),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp1_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_fu_532_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_11001__0),
        .I5(ap_CS_fsm_state3),
        .O(ap_enable_reg_pp1_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A800A8A8A8A8)) 
    ap_enable_reg_pp3_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter00),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(icmp_ln878_17_fu_636_p2),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(ap_enable_reg_pp3_iter0_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter1_i_1__1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(ap_enable_reg_pp3_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp3_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter2_i_1__1
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter2),
        .O(ap_enable_reg_pp3_iter2_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_i_1__1_n_3),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter3_i_1__1
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter3),
        .O(ap_enable_reg_pp3_iter3_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter3_i_1__1_n_3),
        .Q(ap_enable_reg_pp3_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp3_iter4_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter4_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter4_i_1__1_n_3),
        .Q(ap_enable_reg_pp3_iter4_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp3_iter5_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_enable_reg_pp3_iter4_reg_n_3),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter5_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter5_i_1__1_n_3),
        .Q(ap_enable_reg_pp3_iter5_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0 
       (.I0(icmp_ln878_18_reg_930),
        .I1(\cmp_i_i115_i_reg_903_reg[0]_0 ),
        .I2(icmp_ln878_17_reg_926),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_2__0 
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(ap_condition_226));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper3_data_dout[0]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[0]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper3_data_dout[1]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[1]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper3_data_dout[2]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[2]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper3_data_dout[3]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[3]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper3_data_dout[4]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[4]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper3_data_dout[5]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[5]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper3_data_dout[6]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[6]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper3_data_dout[7]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[0]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[1]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[2]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[3]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[4]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[5]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[6]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_1__1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[0]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[1]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[2]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[3]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[4]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[5]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[6]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[7]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0222)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_18_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[0]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[1]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[2]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[3]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[4]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[5]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[6]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[7]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__1_n_3 ));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_39 buf_V_0_U
       (.CO(icmp_ln878_14_fu_552_p2),
        .D(max_V_11_fu_716_p3),
        .DI({buf_V_0_U_n_25,buf_V_0_U_n_26,buf_V_0_U_n_27,buf_V_0_U_n_28}),
        .DIADI(DIADI),
        .DOBDO(buf_V_1_q0),
        .Q(col_V_reg_330_pp3_iter1_reg),
        .S({buf_V_0_U_n_21,buf_V_0_U_n_22,buf_V_0_U_n_23,buf_V_0_U_n_24}),
        .\_inferred__1/i__carry ({p_Val2_s_reg_354[6],p_Val2_s_reg_354[4],p_Val2_s_reg_354[2],p_Val2_s_reg_354[0]}),
        .\_inferred__1/i__carry_0 (i__carry_i_9__5_n_3),
        .\_inferred__1/i__carry_1 ({src_buf_V_0_0_reg_342[6],src_buf_V_0_0_reg_342[4],src_buf_V_0_0_reg_342[2],src_buf_V_0_0_reg_342[0]}),
        .\_inferred__2/i__carry ({src_buf_V_0_1_reg_963[6],src_buf_V_0_1_reg_963[4],src_buf_V_0_1_reg_963[2],src_buf_V_0_1_reg_963[0]}),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4),
        .ap_phi_mux_p_Val2_s_phi_fu_358_p4(ap_phi_mux_p_Val2_s_phi_fu_358_p4),
        .ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4),
        .ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] (trunc_ln136_1_reg_916),
        .buf_V_0_address1140_out__0(buf_V_0_address1140_out__0),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_14_fu_552_p2_carry__0(icmp_ln878_fu_532_p2_carry__0_0[15:8]),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .\max_V_11_reg_968_reg[7] (\_inferred__2/i__carry_n_3 ),
        .\max_V_11_reg_968_reg[7]_0 (icmp_ln886_fu_696_p2_carry_n_3),
        .\max_V_11_reg_968_reg[7]_1 (\_inferred__1/i__carry_n_3 ),
        .out(i_col_V_0_reg_274_reg),
        .p_56_in(p_56_in),
        .ram_reg(trunc_ln123_reg_907),
        .ram_reg_0({ap_CS_fsm_pp3_stage0,ap_CS_fsm_state7}),
        .ram_reg_1({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ram_reg_2(buf_V_1_U_n_13),
        .ram_reg_3(\cmp_i_i115_i_reg_903_reg[0]_0 ),
        .\src_buf_V_0_0_reg_342_reg[6] ({buf_V_0_U_n_29,buf_V_0_U_n_30,buf_V_0_U_n_31,buf_V_0_U_n_32}),
        .\src_buf_V_0_1_reg_963_reg[0] (trunc_ln136_reg_911),
        .\src_buf_V_0_1_reg_963_reg[6] ({buf_V_0_U_n_33,buf_V_0_U_n_34,buf_V_0_U_n_35,buf_V_0_U_n_36}),
        .\src_buf_V_0_1_reg_963_reg[7] (buf_V_2_q0),
        .\trunc_ln136_1_reg_916_reg[0] (ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2),
        .\trunc_ln341_reg_67_reg[14] ({buf_V_0_U_n_37,buf_V_0_U_n_38,buf_V_0_U_n_39,buf_V_0_U_n_40}),
        .\trunc_ln341_reg_67_reg[15] ({buf_V_0_U_n_41,buf_V_0_U_n_42,buf_V_0_U_n_43,buf_V_0_U_n_44}));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_40 buf_V_1_U
       (.DOBDO(buf_V_1_q0),
        .Q(col_V_reg_330_pp3_iter1_reg),
        .\ap_CS_fsm_reg[8] (buf_V_1_U_n_11),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(buf_V_1_U_n_13),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .icmp_ln878_reg_873(icmp_ln878_reg_873),
        .imgHelper3_data_empty_n(imgHelper3_data_empty_n),
        .p_56_in(p_56_in),
        .ram_reg(ram_reg),
        .ram_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_1({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp1_stage0}),
        .ram_reg_2({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ram_reg_3({\i_col_046_0_reg_262_reg_n_3_[11] ,\i_col_046_0_reg_262_reg_n_3_[10] ,\i_col_046_0_reg_262_reg_n_3_[9] ,\i_col_046_0_reg_262_reg_n_3_[8] ,\i_col_046_0_reg_262_reg_n_3_[7] ,\i_col_046_0_reg_262_reg_n_3_[6] ,\i_col_046_0_reg_262_reg_n_3_[5] ,\i_col_046_0_reg_262_reg_n_3_[4] ,\i_col_046_0_reg_262_reg_n_3_[3] ,\i_col_046_0_reg_262_reg_n_3_[2] ,\i_col_046_0_reg_262_reg_n_3_[1] ,\i_col_046_0_reg_262_reg_n_3_[0] }),
        .ram_reg_4(trunc_ln123_reg_907),
        .ram_reg_5(\cmp_i_i115_i_reg_903_reg[0]_0 ));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_41 buf_V_2_U
       (.Q({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .icmp_ln882_reg_954_pp3_iter4_reg(icmp_ln882_reg_954_pp3_iter4_reg),
        .imgHelper3_data_empty_n(imgHelper3_data_empty_n),
        .imgHelper4_data_full_n(imgHelper4_data_full_n),
        .p_56_in(p_56_in),
        .ram_reg(buf_V_2_q0),
        .ram_reg_0(col_V_reg_330_pp3_iter1_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(trunc_ln123_reg_907[1]),
        .ram_reg_3(ap_CS_fsm_pp3_stage0),
        .ram_reg_4(ap_enable_reg_pp3_iter5_reg_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i115_i_fu_605_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i115_i_fu_605_p2_carry_n_3,cmp_i_i115_i_fu_605_p2_carry_n_4,cmp_i_i115_i_fu_605_p2_carry_n_5,cmp_i_i115_i_fu_605_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i115_i_fu_605_p2_carry_i_1__0_n_3,cmp_i_i115_i_fu_605_p2_carry_i_2__0_n_3,cmp_i_i115_i_fu_605_p2_carry_i_3__0_n_3,cmp_i_i115_i_fu_605_p2_carry_i_4__0_n_3}),
        .O(NLW_cmp_i_i115_i_fu_605_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i115_i_fu_605_p2_carry_i_5__0_n_3,cmp_i_i115_i_fu_605_p2_carry_i_6__0_n_3,cmp_i_i115_i_fu_605_p2_carry_i_7__0_n_3,cmp_i_i115_i_fu_605_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i115_i_fu_605_p2_carry__0
       (.CI(cmp_i_i115_i_fu_605_p2_carry_n_3),
        .CO({cmp_i_i115_i_fu_605_p2,cmp_i_i115_i_fu_605_p2_carry__0_n_4,cmp_i_i115_i_fu_605_p2_carry__0_n_5,cmp_i_i115_i_fu_605_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i115_i_fu_605_p2_carry__0_i_1__0_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_2__0_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_3__0_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_4__0_n_3}),
        .O(NLW_cmp_i_i115_i_fu_605_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_i_i115_i_fu_605_p2_carry__0_i_5__0_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_6__0_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_7__0_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_8__0_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_1__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_1__0_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_2__0
       (.I0(row_V_reg_318_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_3__0
       (.I0(Q[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(Q[10]),
        .I3(row_V_reg_318_reg[10]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_4__0
       (.I0(Q[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(Q[8]),
        .I3(row_V_reg_318_reg[8]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_5__0
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_5__0_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_6__0
       (.I0(row_V_reg_318_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_7__0
       (.I0(Q[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(row_V_reg_318_reg[10]),
        .I3(Q[10]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_8__0
       (.I0(Q[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(row_V_reg_318_reg[8]),
        .I3(Q[8]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_8__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry_i_1__0
       (.I0(Q[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(Q[6]),
        .I3(row_V_reg_318_reg[6]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry_i_2__0
       (.I0(Q[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(Q[4]),
        .I3(row_V_reg_318_reg[4]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry_i_3__0
       (.I0(Q[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(Q[2]),
        .I3(row_V_reg_318_reg[2]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry_i_4__0
       (.I0(Q[1]),
        .I1(row_V_reg_318_reg[1]),
        .I2(Q[0]),
        .I3(row_V_reg_318_reg[0]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry_i_5__0
       (.I0(Q[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(row_V_reg_318_reg[6]),
        .I3(Q[6]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry_i_6__0
       (.I0(Q[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(row_V_reg_318_reg[4]),
        .I3(Q[4]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry_i_7__0
       (.I0(Q[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(row_V_reg_318_reg[2]),
        .I3(Q[2]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry_i_8__0
       (.I0(row_V_reg_318_reg[0]),
        .I1(Q[0]),
        .I2(row_V_reg_318_reg[1]),
        .I3(Q[1]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_8__0_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    \cmp_i_i115_i_reg_903[0]_i_1__0 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln878_16_fu_600_p2),
        .I2(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .O(ap_enable_reg_pp3_iter00));
  FDRE \cmp_i_i115_i_reg_903_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(cmp_i_i115_i_fu_605_p2),
        .Q(\cmp_i_i115_i_reg_903_reg[0]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_2_reg_921[0]_i_1__0 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(ap_condition_209));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[0]_i_3__0 
       (.I0(\col_V_reg_330_reg_n_3_[3] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[3]),
        .O(\col_V_2_reg_921[0]_i_3__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[0]_i_4__0 
       (.I0(\col_V_reg_330_reg_n_3_[2] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[2]),
        .O(zext_ln878_10_fu_632_p1[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[0]_i_5__0 
       (.I0(\col_V_reg_330_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[1]),
        .O(\col_V_2_reg_921[0]_i_5__0_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \col_V_2_reg_921[0]_i_6__0 
       (.I0(\col_V_reg_330_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[0]),
        .O(\col_V_2_reg_921[0]_i_6__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[12]_i_2__0 
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[12]),
        .O(zext_ln878_10_fu_632_p1[12]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[4]_i_2__0 
       (.I0(\col_V_reg_330_reg_n_3_[7] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[7]),
        .O(\col_V_2_reg_921[4]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[4]_i_3__0 
       (.I0(\col_V_reg_330_reg_n_3_[6] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[6]),
        .O(zext_ln878_10_fu_632_p1[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[4]_i_4__0 
       (.I0(\col_V_reg_330_reg_n_3_[5] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[5]),
        .O(\col_V_2_reg_921[4]_i_4__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[4]_i_5__0 
       (.I0(\col_V_reg_330_reg_n_3_[4] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[4]),
        .O(zext_ln878_10_fu_632_p1[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[8]_i_2__0 
       (.I0(\col_V_reg_330_reg_n_3_[11] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[11]),
        .O(\col_V_2_reg_921[8]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[8]_i_3__0 
       (.I0(\col_V_reg_330_reg_n_3_[10] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[10]),
        .O(zext_ln878_10_fu_632_p1[10]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[8]_i_4__0 
       (.I0(\col_V_reg_330_reg_n_3_[9] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[9]),
        .O(\col_V_2_reg_921[8]_i_4__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[8]_i_5__0 
       (.I0(\col_V_reg_330_reg_n_3_[8] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[8]),
        .O(zext_ln878_10_fu_632_p1[8]));
  FDRE \col_V_2_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[0]_i_2__0_n_10 ),
        .Q(col_V_2_reg_921_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_2_reg_921_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\col_V_2_reg_921_reg[0]_i_2__0_n_3 ,\col_V_2_reg_921_reg[0]_i_2__0_n_4 ,\col_V_2_reg_921_reg[0]_i_2__0_n_5 ,\col_V_2_reg_921_reg[0]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_2_reg_921_reg[0]_i_2__0_n_7 ,\col_V_2_reg_921_reg[0]_i_2__0_n_8 ,\col_V_2_reg_921_reg[0]_i_2__0_n_9 ,\col_V_2_reg_921_reg[0]_i_2__0_n_10 }),
        .S({\col_V_2_reg_921[0]_i_3__0_n_3 ,zext_ln878_10_fu_632_p1[2],\col_V_2_reg_921[0]_i_5__0_n_3 ,\col_V_2_reg_921[0]_i_6__0_n_3 }));
  FDRE \col_V_2_reg_921_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[8]_i_1__0_n_8 ),
        .Q(col_V_2_reg_921_reg[10]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[8]_i_1__0_n_7 ),
        .Q(col_V_2_reg_921_reg[11]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[12]_i_1__0_n_10 ),
        .Q(col_V_2_reg_921_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_2_reg_921_reg[12]_i_1__0 
       (.CI(\col_V_2_reg_921_reg[8]_i_1__0_n_3 ),
        .CO(\NLW_col_V_2_reg_921_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_2_reg_921_reg[12]_i_1__0_O_UNCONNECTED [3:1],\col_V_2_reg_921_reg[12]_i_1__0_n_10 }),
        .S({1'b0,1'b0,1'b0,zext_ln878_10_fu_632_p1[12]}));
  FDRE \col_V_2_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[0]_i_2__0_n_9 ),
        .Q(col_V_2_reg_921_reg[1]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[0]_i_2__0_n_8 ),
        .Q(col_V_2_reg_921_reg[2]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[0]_i_2__0_n_7 ),
        .Q(col_V_2_reg_921_reg[3]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[4]_i_1__0_n_10 ),
        .Q(col_V_2_reg_921_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_2_reg_921_reg[4]_i_1__0 
       (.CI(\col_V_2_reg_921_reg[0]_i_2__0_n_3 ),
        .CO({\col_V_2_reg_921_reg[4]_i_1__0_n_3 ,\col_V_2_reg_921_reg[4]_i_1__0_n_4 ,\col_V_2_reg_921_reg[4]_i_1__0_n_5 ,\col_V_2_reg_921_reg[4]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_2_reg_921_reg[4]_i_1__0_n_7 ,\col_V_2_reg_921_reg[4]_i_1__0_n_8 ,\col_V_2_reg_921_reg[4]_i_1__0_n_9 ,\col_V_2_reg_921_reg[4]_i_1__0_n_10 }),
        .S({\col_V_2_reg_921[4]_i_2__0_n_3 ,zext_ln878_10_fu_632_p1[6],\col_V_2_reg_921[4]_i_4__0_n_3 ,zext_ln878_10_fu_632_p1[4]}));
  FDRE \col_V_2_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[4]_i_1__0_n_9 ),
        .Q(col_V_2_reg_921_reg[5]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[4]_i_1__0_n_8 ),
        .Q(col_V_2_reg_921_reg[6]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[4]_i_1__0_n_7 ),
        .Q(col_V_2_reg_921_reg[7]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[8]_i_1__0_n_10 ),
        .Q(col_V_2_reg_921_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_2_reg_921_reg[8]_i_1__0 
       (.CI(\col_V_2_reg_921_reg[4]_i_1__0_n_3 ),
        .CO({\col_V_2_reg_921_reg[8]_i_1__0_n_3 ,\col_V_2_reg_921_reg[8]_i_1__0_n_4 ,\col_V_2_reg_921_reg[8]_i_1__0_n_5 ,\col_V_2_reg_921_reg[8]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_2_reg_921_reg[8]_i_1__0_n_7 ,\col_V_2_reg_921_reg[8]_i_1__0_n_8 ,\col_V_2_reg_921_reg[8]_i_1__0_n_9 ,\col_V_2_reg_921_reg[8]_i_1__0_n_10 }),
        .S({\col_V_2_reg_921[8]_i_2__0_n_3 ,zext_ln878_10_fu_632_p1[10],\col_V_2_reg_921[8]_i_4__0_n_3 ,zext_ln878_10_fu_632_p1[8]}));
  FDRE \col_V_2_reg_921_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[8]_i_1__0_n_9 ),
        .Q(col_V_2_reg_921_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \col_V_reg_330[12]_i_1__1 
       (.I0(icmp_ln878_17_reg_926),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ap_enable_reg_pp3_iter00),
        .O(col_V_reg_330));
  LUT4 #(
    .INIT(16'h0800)) 
    \col_V_reg_330[12]_i_2__1 
       (.I0(icmp_ln878_17_reg_926),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter1),
        .O(col_V_reg_3300));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[0] ),
        .Q(col_V_reg_330_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[10] ),
        .Q(col_V_reg_330_pp3_iter1_reg[10]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[11] ),
        .Q(col_V_reg_330_pp3_iter1_reg[11]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[12] ),
        .Q(\col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[1] ),
        .Q(col_V_reg_330_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[2] ),
        .Q(col_V_reg_330_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[3] ),
        .Q(col_V_reg_330_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[4] ),
        .Q(col_V_reg_330_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[5] ),
        .Q(col_V_reg_330_pp3_iter1_reg[5]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[6] ),
        .Q(col_V_reg_330_pp3_iter1_reg[6]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[7] ),
        .Q(col_V_reg_330_pp3_iter1_reg[7]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[8] ),
        .Q(col_V_reg_330_pp3_iter1_reg[8]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[9] ),
        .Q(col_V_reg_330_pp3_iter1_reg[9]),
        .R(1'b0));
  FDRE \col_V_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[0]),
        .Q(\col_V_reg_330_reg_n_3_[0] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[10]),
        .Q(\col_V_reg_330_reg_n_3_[10] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[11]),
        .Q(\col_V_reg_330_reg_n_3_[11] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[12]),
        .Q(\col_V_reg_330_reg_n_3_[12] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[1]),
        .Q(\col_V_reg_330_reg_n_3_[1] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[2]),
        .Q(\col_V_reg_330_reg_n_3_[2] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[3]),
        .Q(\col_V_reg_330_reg_n_3_[3] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[4]),
        .Q(\col_V_reg_330_reg_n_3_[4] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[5]),
        .Q(\col_V_reg_330_reg_n_3_[5] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[6]),
        .Q(\col_V_reg_330_reg_n_3_[6] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[7]),
        .Q(\col_V_reg_330_reg_n_3_[7] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[8]),
        .Q(\col_V_reg_330_reg_n_3_[8] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[9]),
        .Q(\col_V_reg_330_reg_n_3_[9] ),
        .R(col_V_reg_330));
  FDRE \empty_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .Q(empty_reg_840[0]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .Q(empty_reg_840[10]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .Q(empty_reg_840[11]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .Q(empty_reg_840[12]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .Q(empty_reg_840[13]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .Q(empty_reg_840[1]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .Q(empty_reg_840[2]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .Q(empty_reg_840[3]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .Q(empty_reg_840[4]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .Q(empty_reg_840[5]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .Q(empty_reg_840[6]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .Q(empty_reg_840[7]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .Q(empty_reg_840[8]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .Q(empty_reg_840[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_i_1__0
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I1(ap_CS_fsm_state9),
        .I2(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .I3(icmp_ln878_16_fu_600_p2),
        .I4(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_10__3
       (.I0(src_buf_V_1_0_reg_400[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[5]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_10__4
       (.I0(ap_enable_reg_pp3_iter5_reg_n_3),
        .I1(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_11__3
       (.I0(src_buf_V_1_0_reg_400[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[3]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_11__4
       (.I0(src_buf_V_1_1_reg_974[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[5]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_12__3
       (.I0(src_buf_V_1_0_reg_400[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[1]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_12__4
       (.I0(src_buf_V_1_1_reg_974[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[3]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_13__1
       (.I0(src_buf_V_1_1_reg_974[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[1]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_1__17
       (.I0(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I2(p_Val2_4_reg_389[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[6]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(i__carry_i_1__17_n_3));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_1__18
       (.I0(max_V_13_fu_742_p3[6]),
        .I1(max_V_13_fu_742_p3[7]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]),
        .I3(p_Val2_4_reg_389[6]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[6]),
        .O(i__carry_i_1__18_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    i__carry_i_1__19
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I1(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I2(src_buf_V_1_1_reg_974[6]),
        .I3(p_Val2_3_reg_412[6]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[6]),
        .O(i__carry_i_1__19_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_1__20
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I1(max_V_11_reg_968[7]),
        .I2(src_buf_V_1_0_reg_400[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[6]),
        .I5(max_V_11_reg_968[6]),
        .O(i__carry_i_1__20_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__21
       (.I0(src_buf_V_2_1_reg_979[7]),
        .I1(max_V_15_reg_986[7]),
        .I2(src_buf_V_2_1_reg_979[6]),
        .I3(max_V_15_reg_986[6]),
        .O(i__carry_i_1__21_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__22
       (.I0(src_buf_V_2_1_reg_979[7]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(src_buf_V_2_1_reg_979[6]),
        .I3(src_buf_V_2_0_reg_424[6]),
        .O(i__carry_i_1__22_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_2__17
       (.I0(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I2(p_Val2_4_reg_389[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[4]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(i__carry_i_2__17_n_3));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_2__18
       (.I0(max_V_13_fu_742_p3[4]),
        .I1(max_V_13_fu_742_p3[5]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]),
        .I3(p_Val2_4_reg_389[4]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[4]),
        .O(i__carry_i_2__18_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    i__carry_i_2__19
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I1(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I2(src_buf_V_1_1_reg_974[4]),
        .I3(p_Val2_3_reg_412[4]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[4]),
        .O(i__carry_i_2__19_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_2__20
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I1(max_V_11_reg_968[5]),
        .I2(src_buf_V_1_0_reg_400[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[4]),
        .I5(max_V_11_reg_968[4]),
        .O(i__carry_i_2__20_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__21
       (.I0(src_buf_V_2_1_reg_979[5]),
        .I1(max_V_15_reg_986[5]),
        .I2(src_buf_V_2_1_reg_979[4]),
        .I3(max_V_15_reg_986[4]),
        .O(i__carry_i_2__21_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__22
       (.I0(src_buf_V_2_1_reg_979[5]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(src_buf_V_2_1_reg_979[4]),
        .I3(src_buf_V_2_0_reg_424[4]),
        .O(i__carry_i_2__22_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_3__17
       (.I0(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I2(p_Val2_4_reg_389[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[2]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(i__carry_i_3__17_n_3));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_3__18
       (.I0(max_V_13_fu_742_p3[2]),
        .I1(max_V_13_fu_742_p3[3]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]),
        .I3(p_Val2_4_reg_389[2]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[2]),
        .O(i__carry_i_3__18_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    i__carry_i_3__19
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I1(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I2(src_buf_V_1_1_reg_974[2]),
        .I3(p_Val2_3_reg_412[2]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[2]),
        .O(i__carry_i_3__19_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_3__20
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I1(max_V_11_reg_968[3]),
        .I2(src_buf_V_1_0_reg_400[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[2]),
        .I5(max_V_11_reg_968[2]),
        .O(i__carry_i_3__20_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__21
       (.I0(src_buf_V_2_1_reg_979[3]),
        .I1(max_V_15_reg_986[3]),
        .I2(src_buf_V_2_1_reg_979[2]),
        .I3(max_V_15_reg_986[2]),
        .O(i__carry_i_3__21_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__22
       (.I0(src_buf_V_2_1_reg_979[3]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(src_buf_V_2_1_reg_979[2]),
        .I3(src_buf_V_2_0_reg_424[2]),
        .O(i__carry_i_3__22_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_4__17
       (.I0(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I2(p_Val2_4_reg_389[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[0]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(i__carry_i_4__17_n_3));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_4__18
       (.I0(max_V_13_fu_742_p3[0]),
        .I1(max_V_13_fu_742_p3[1]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]),
        .I3(p_Val2_4_reg_389[0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[0]),
        .O(i__carry_i_4__18_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    i__carry_i_4__19
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I1(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I2(src_buf_V_1_1_reg_974[0]),
        .I3(p_Val2_3_reg_412[0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[0]),
        .O(i__carry_i_4__19_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_4__20
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I1(max_V_11_reg_968[1]),
        .I2(src_buf_V_1_0_reg_400[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[0]),
        .I5(max_V_11_reg_968[0]),
        .O(i__carry_i_4__20_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__21
       (.I0(src_buf_V_2_1_reg_979[1]),
        .I1(max_V_15_reg_986[1]),
        .I2(src_buf_V_2_1_reg_979[0]),
        .I3(max_V_15_reg_986[0]),
        .O(i__carry_i_4__21_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__22
       (.I0(src_buf_V_2_1_reg_979[1]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(src_buf_V_2_1_reg_979[0]),
        .I3(src_buf_V_2_0_reg_424[0]),
        .O(i__carry_i_4__22_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__17
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]),
        .I2(p_Val2_4_reg_389[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[6]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(i__carry_i_5__17_n_3));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    i__carry_i_5__18
       (.I0(max_V_13_fu_742_p3[6]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I3(p_Val2_4_reg_389[7]),
        .I4(max_V_13_fu_742_p3[7]),
        .I5(ap_phi_mux_p_Val2_4_phi_fu_393_p4[6]),
        .O(i__carry_i_5__18_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_5__19
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(p_Val2_3_reg_412[6]),
        .I3(src_buf_V_1_0_reg_400[6]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[6]),
        .O(i__carry_i_5__19_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__20
       (.I0(max_V_11_reg_968[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(src_buf_V_1_0_reg_400[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[6]),
        .I5(max_V_11_reg_968[6]),
        .O(i__carry_i_5__20_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__21
       (.I0(max_V_15_reg_986[7]),
        .I1(src_buf_V_2_1_reg_979[7]),
        .I2(max_V_15_reg_986[6]),
        .I3(src_buf_V_2_1_reg_979[6]),
        .O(i__carry_i_5__21_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__22
       (.I0(src_buf_V_2_1_reg_979[7]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(src_buf_V_2_0_reg_424[6]),
        .I3(src_buf_V_2_1_reg_979[6]),
        .O(i__carry_i_5__22_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__17
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]),
        .I2(p_Val2_4_reg_389[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[4]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(i__carry_i_6__17_n_3));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    i__carry_i_6__18
       (.I0(max_V_13_fu_742_p3[4]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I3(p_Val2_4_reg_389[5]),
        .I4(max_V_13_fu_742_p3[5]),
        .I5(ap_phi_mux_p_Val2_4_phi_fu_393_p4[4]),
        .O(i__carry_i_6__18_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_6__19
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(p_Val2_3_reg_412[4]),
        .I3(src_buf_V_1_0_reg_400[4]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[4]),
        .O(i__carry_i_6__19_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__20
       (.I0(max_V_11_reg_968[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(src_buf_V_1_0_reg_400[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[4]),
        .I5(max_V_11_reg_968[4]),
        .O(i__carry_i_6__20_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__21
       (.I0(max_V_15_reg_986[5]),
        .I1(src_buf_V_2_1_reg_979[5]),
        .I2(max_V_15_reg_986[4]),
        .I3(src_buf_V_2_1_reg_979[4]),
        .O(i__carry_i_6__21_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__22
       (.I0(src_buf_V_2_1_reg_979[5]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(src_buf_V_2_0_reg_424[4]),
        .I3(src_buf_V_2_1_reg_979[4]),
        .O(i__carry_i_6__22_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__17
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]),
        .I2(p_Val2_4_reg_389[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[2]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(i__carry_i_7__17_n_3));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    i__carry_i_7__18
       (.I0(max_V_13_fu_742_p3[2]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I3(p_Val2_4_reg_389[3]),
        .I4(max_V_13_fu_742_p3[3]),
        .I5(ap_phi_mux_p_Val2_4_phi_fu_393_p4[2]),
        .O(i__carry_i_7__18_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_7__19
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(p_Val2_3_reg_412[2]),
        .I3(src_buf_V_1_0_reg_400[2]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[2]),
        .O(i__carry_i_7__19_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__20
       (.I0(max_V_11_reg_968[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(src_buf_V_1_0_reg_400[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[2]),
        .I5(max_V_11_reg_968[2]),
        .O(i__carry_i_7__20_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__21
       (.I0(max_V_15_reg_986[3]),
        .I1(src_buf_V_2_1_reg_979[3]),
        .I2(max_V_15_reg_986[2]),
        .I3(src_buf_V_2_1_reg_979[2]),
        .O(i__carry_i_7__21_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__22
       (.I0(src_buf_V_2_1_reg_979[3]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(src_buf_V_2_0_reg_424[2]),
        .I3(src_buf_V_2_1_reg_979[2]),
        .O(i__carry_i_7__22_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__17
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]),
        .I2(p_Val2_4_reg_389[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[0]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(i__carry_i_8__17_n_3));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    i__carry_i_8__18
       (.I0(max_V_13_fu_742_p3[0]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I3(p_Val2_4_reg_389[1]),
        .I4(max_V_13_fu_742_p3[1]),
        .I5(ap_phi_mux_p_Val2_4_phi_fu_393_p4[0]),
        .O(i__carry_i_8__18_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_8__19
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(p_Val2_3_reg_412[0]),
        .I3(src_buf_V_1_0_reg_400[0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[0]),
        .O(i__carry_i_8__19_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__20
       (.I0(max_V_11_reg_968[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(src_buf_V_1_0_reg_400[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[0]),
        .I5(max_V_11_reg_968[0]),
        .O(i__carry_i_8__20_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__21
       (.I0(max_V_15_reg_986[1]),
        .I1(src_buf_V_2_1_reg_979[1]),
        .I2(max_V_15_reg_986[0]),
        .I3(src_buf_V_2_1_reg_979[0]),
        .O(i__carry_i_8__21_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__22
       (.I0(src_buf_V_2_1_reg_979[1]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(src_buf_V_2_0_reg_424[0]),
        .I3(src_buf_V_2_1_reg_979[0]),
        .O(i__carry_i_8__22_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_9__5
       (.I0(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .O(i__carry_i_9__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_9__6
       (.I0(src_buf_V_1_0_reg_400[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[7]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_9__7
       (.I0(src_buf_V_1_1_reg_974[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[7]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_col_046_0_reg_262[12]_i_1__1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(imgHelper3_data_empty_n),
        .O(we12));
  FDRE \i_col_046_0_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[0]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[10]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[11]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[12]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[1]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[2]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[3]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[4]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[5]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[6]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[7]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[8]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[9]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .R(ap_CS_fsm_state3));
  LUT2 #(
    .INIT(4'h8)) 
    \i_col_V_0_reg_274[0]_i_1__1 
       (.I0(icmp_ln878_14_fu_552_p2),
        .I1(ap_CS_fsm_state7),
        .O(ap_NS_fsm145_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_col_V_0_reg_274[0]_i_3__1 
       (.I0(i_col_V_0_reg_274_reg[0]),
        .O(\i_col_V_0_reg_274[0]_i_3__1_n_3 ));
  FDRE \i_col_V_0_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__1_n_10 ),
        .Q(i_col_V_0_reg_274_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\i_col_V_0_reg_274_reg[0]_i_2__1_n_3 ,\i_col_V_0_reg_274_reg[0]_i_2__1_n_4 ,\i_col_V_0_reg_274_reg[0]_i_2__1_n_5 ,\i_col_V_0_reg_274_reg[0]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_col_V_0_reg_274_reg[0]_i_2__1_n_7 ,\i_col_V_0_reg_274_reg[0]_i_2__1_n_8 ,\i_col_V_0_reg_274_reg[0]_i_2__1_n_9 ,\i_col_V_0_reg_274_reg[0]_i_2__1_n_10 }),
        .S({i_col_V_0_reg_274_reg[3:1],\i_col_V_0_reg_274[0]_i_3__1_n_3 }));
  FDRE \i_col_V_0_reg_274_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__1_n_8 ),
        .Q(i_col_V_0_reg_274_reg[10]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__1_n_7 ),
        .Q(i_col_V_0_reg_274_reg[11]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[12]_i_1__1_n_10 ),
        .Q(i_col_V_0_reg_274_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[12]_i_1__1 
       (.CI(\i_col_V_0_reg_274_reg[8]_i_1__1_n_3 ),
        .CO(\NLW_i_col_V_0_reg_274_reg[12]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_col_V_0_reg_274_reg[12]_i_1__1_O_UNCONNECTED [3:1],\i_col_V_0_reg_274_reg[12]_i_1__1_n_10 }),
        .S({1'b0,1'b0,1'b0,i_col_V_0_reg_274_reg[12]}));
  FDRE \i_col_V_0_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__1_n_9 ),
        .Q(i_col_V_0_reg_274_reg[1]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__1_n_8 ),
        .Q(i_col_V_0_reg_274_reg[2]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__1_n_7 ),
        .Q(i_col_V_0_reg_274_reg[3]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__1_n_10 ),
        .Q(i_col_V_0_reg_274_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[4]_i_1__1 
       (.CI(\i_col_V_0_reg_274_reg[0]_i_2__1_n_3 ),
        .CO({\i_col_V_0_reg_274_reg[4]_i_1__1_n_3 ,\i_col_V_0_reg_274_reg[4]_i_1__1_n_4 ,\i_col_V_0_reg_274_reg[4]_i_1__1_n_5 ,\i_col_V_0_reg_274_reg[4]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_274_reg[4]_i_1__1_n_7 ,\i_col_V_0_reg_274_reg[4]_i_1__1_n_8 ,\i_col_V_0_reg_274_reg[4]_i_1__1_n_9 ,\i_col_V_0_reg_274_reg[4]_i_1__1_n_10 }),
        .S(i_col_V_0_reg_274_reg[7:4]));
  FDRE \i_col_V_0_reg_274_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__1_n_9 ),
        .Q(i_col_V_0_reg_274_reg[5]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__1_n_8 ),
        .Q(i_col_V_0_reg_274_reg[6]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__1_n_7 ),
        .Q(i_col_V_0_reg_274_reg[7]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__1_n_10 ),
        .Q(i_col_V_0_reg_274_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[8]_i_1__1 
       (.CI(\i_col_V_0_reg_274_reg[4]_i_1__1_n_3 ),
        .CO({\i_col_V_0_reg_274_reg[8]_i_1__1_n_3 ,\i_col_V_0_reg_274_reg[8]_i_1__1_n_4 ,\i_col_V_0_reg_274_reg[8]_i_1__1_n_5 ,\i_col_V_0_reg_274_reg[8]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_274_reg[8]_i_1__1_n_7 ,\i_col_V_0_reg_274_reg[8]_i_1__1_n_8 ,\i_col_V_0_reg_274_reg[8]_i_1__1_n_9 ,\i_col_V_0_reg_274_reg[8]_i_1__1_n_10 }),
        .S(i_col_V_0_reg_274_reg[11:8]));
  FDRE \i_col_V_0_reg_274_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__1_n_9 ),
        .Q(i_col_V_0_reg_274_reg[9]),
        .R(clear));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_14_fu_552_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_14_fu_552_p2_carry_n_3,icmp_ln878_14_fu_552_p2_carry_n_4,icmp_ln878_14_fu_552_p2_carry_n_5,icmp_ln878_14_fu_552_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_14_fu_552_p2_carry_i_1__0_n_3,icmp_ln878_14_fu_552_p2_carry_i_2__0_n_3,icmp_ln878_14_fu_552_p2_carry_i_3__0_n_3,icmp_ln878_14_fu_552_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_14_fu_552_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_14_fu_552_p2_carry_i_5__0_n_3,icmp_ln878_14_fu_552_p2_carry_i_6__0_n_3,icmp_ln878_14_fu_552_p2_carry_i_7__0_n_3,icmp_ln878_14_fu_552_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_14_fu_552_p2_carry__0
       (.CI(icmp_ln878_14_fu_552_p2_carry_n_3),
        .CO({icmp_ln878_14_fu_552_p2,icmp_ln878_14_fu_552_p2_carry__0_n_4,icmp_ln878_14_fu_552_p2_carry__0_n_5,icmp_ln878_14_fu_552_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({buf_V_0_U_n_37,buf_V_0_U_n_38,buf_V_0_U_n_39,buf_V_0_U_n_40}),
        .O(NLW_icmp_ln878_14_fu_552_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({buf_V_0_U_n_41,buf_V_0_U_n_42,buf_V_0_U_n_43,buf_V_0_U_n_44}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry_i_1__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I1(i_col_V_0_reg_274_reg[7]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I3(i_col_V_0_reg_274_reg[6]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry_i_2__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I1(i_col_V_0_reg_274_reg[5]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I3(i_col_V_0_reg_274_reg[4]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry_i_3__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I1(i_col_V_0_reg_274_reg[3]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I3(i_col_V_0_reg_274_reg[2]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry_i_4__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I1(i_col_V_0_reg_274_reg[1]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .I3(i_col_V_0_reg_274_reg[0]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry_i_5__0
       (.I0(i_col_V_0_reg_274_reg[7]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I2(i_col_V_0_reg_274_reg[6]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry_i_6__0
       (.I0(i_col_V_0_reg_274_reg[5]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I2(i_col_V_0_reg_274_reg[4]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry_i_7__0
       (.I0(i_col_V_0_reg_274_reg[3]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I2(i_col_V_0_reg_274_reg[2]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry_i_8__0
       (.I0(i_col_V_0_reg_274_reg[1]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I2(i_col_V_0_reg_274_reg[0]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_8__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln878_15_reg_895[0]_i_1__0 
       (.I0(\icmp_ln878_15_reg_895[0]_i_2__0_n_3 ),
        .I1(\icmp_ln878_15_reg_895[0]_i_3__0_n_3 ),
        .I2(\icmp_ln878_15_reg_895[0]_i_4__0_n_3 ),
        .I3(\icmp_ln878_15_reg_895[0]_i_5__0_n_3 ),
        .O(icmp_ln878_15_fu_586_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_15_reg_895[0]_i_2__0 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(\icmp_ln878_15_reg_895[0]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_15_reg_895[0]_i_3__0 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\icmp_ln878_15_reg_895[0]_i_3__0_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_15_reg_895[0]_i_4__0 
       (.I0(sel0[11]),
        .I1(sel0[10]),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .O(\icmp_ln878_15_reg_895[0]_i_4__0_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_15_reg_895[0]_i_5__0 
       (.I0(sel0[15]),
        .I1(sel0[14]),
        .I2(sel0[13]),
        .I3(sel0[12]),
        .O(\icmp_ln878_15_reg_895[0]_i_5__0_n_3 ));
  FDRE \icmp_ln878_15_reg_895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(icmp_ln878_15_fu_586_p2),
        .Q(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_16_fu_600_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_16_fu_600_p2_carry_n_3,icmp_ln878_16_fu_600_p2_carry_n_4,icmp_ln878_16_fu_600_p2_carry_n_5,icmp_ln878_16_fu_600_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_16_fu_600_p2_carry_i_1__0_n_3,icmp_ln878_16_fu_600_p2_carry_i_2__0_n_3,icmp_ln878_16_fu_600_p2_carry_i_3__0_n_3,icmp_ln878_16_fu_600_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_16_fu_600_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_16_fu_600_p2_carry_i_5__0_n_3,icmp_ln878_16_fu_600_p2_carry_i_6__0_n_3,icmp_ln878_16_fu_600_p2_carry_i_7__0_n_3,icmp_ln878_16_fu_600_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_16_fu_600_p2_carry__0
       (.CI(icmp_ln878_16_fu_600_p2_carry_n_3),
        .CO({icmp_ln878_16_fu_600_p2_carry__0_n_3,icmp_ln878_16_fu_600_p2_carry__0_n_4,icmp_ln878_16_fu_600_p2_carry__0_n_5,icmp_ln878_16_fu_600_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_16_fu_600_p2_carry__0_i_1__0_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_2__0_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_3__0_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_4__0_n_3}),
        .O(NLW_icmp_ln878_16_fu_600_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_16_fu_600_p2_carry__0_i_5__0_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_6__0_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_7__0_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_8__0_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_1__0
       (.I0(op2_assign_reg_885[14]),
        .I1(op2_assign_reg_885[15]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_1__0_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_2__0
       (.I0(row_V_reg_318_reg[12]),
        .I1(op2_assign_reg_885[12]),
        .I2(op2_assign_reg_885[13]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_3__0
       (.I0(op2_assign_reg_885[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(op2_assign_reg_885[10]),
        .I3(row_V_reg_318_reg[10]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_4__0
       (.I0(op2_assign_reg_885[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(op2_assign_reg_885[8]),
        .I3(row_V_reg_318_reg[8]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_5__0
       (.I0(op2_assign_reg_885[15]),
        .I1(op2_assign_reg_885[14]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_5__0_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_6__0
       (.I0(row_V_reg_318_reg[12]),
        .I1(op2_assign_reg_885[12]),
        .I2(op2_assign_reg_885[13]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_7__0
       (.I0(row_V_reg_318_reg[11]),
        .I1(op2_assign_reg_885[11]),
        .I2(row_V_reg_318_reg[10]),
        .I3(op2_assign_reg_885[10]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_8__0
       (.I0(row_V_reg_318_reg[9]),
        .I1(op2_assign_reg_885[9]),
        .I2(row_V_reg_318_reg[8]),
        .I3(op2_assign_reg_885[8]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_16_fu_600_p2_carry__1
       (.CI(icmp_ln878_16_fu_600_p2_carry__0_n_3),
        .CO({NLW_icmp_ln878_16_fu_600_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln878_16_fu_600_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_reg_885[16]}),
        .O(NLW_icmp_ln878_16_fu_600_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln878_16_fu_600_p2_carry__1_i_1__0_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln878_16_fu_600_p2_carry__1_i_1__0
       (.I0(op2_assign_reg_885[16]),
        .O(icmp_ln878_16_fu_600_p2_carry__1_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry_i_1__0
       (.I0(op2_assign_reg_885[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(op2_assign_reg_885[6]),
        .I3(row_V_reg_318_reg[6]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry_i_2__0
       (.I0(op2_assign_reg_885[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(op2_assign_reg_885[4]),
        .I3(row_V_reg_318_reg[4]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry_i_3__0
       (.I0(op2_assign_reg_885[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(op2_assign_reg_885[2]),
        .I3(row_V_reg_318_reg[2]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry_i_4__0
       (.I0(op2_assign_reg_885[1]),
        .I1(row_V_reg_318_reg[1]),
        .I2(op2_assign_reg_885[0]),
        .I3(row_V_reg_318_reg[0]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry_i_5__0
       (.I0(row_V_reg_318_reg[7]),
        .I1(op2_assign_reg_885[7]),
        .I2(row_V_reg_318_reg[6]),
        .I3(op2_assign_reg_885[6]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry_i_6__0
       (.I0(row_V_reg_318_reg[5]),
        .I1(op2_assign_reg_885[5]),
        .I2(row_V_reg_318_reg[4]),
        .I3(op2_assign_reg_885[4]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry_i_7__0
       (.I0(row_V_reg_318_reg[3]),
        .I1(op2_assign_reg_885[3]),
        .I2(row_V_reg_318_reg[2]),
        .I3(op2_assign_reg_885[2]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry_i_8__0
       (.I0(op2_assign_reg_885[0]),
        .I1(row_V_reg_318_reg[0]),
        .I2(row_V_reg_318_reg[1]),
        .I3(op2_assign_reg_885[1]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_17_fu_636_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_17_fu_636_p2_carry_n_3,icmp_ln878_17_fu_636_p2_carry_n_4,icmp_ln878_17_fu_636_p2_carry_n_5,icmp_ln878_17_fu_636_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_17_fu_636_p2_carry_i_1__0_n_3,icmp_ln878_17_fu_636_p2_carry_i_2__0_n_3,icmp_ln878_17_fu_636_p2_carry_i_3__0_n_3,icmp_ln878_17_fu_636_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_17_fu_636_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_17_fu_636_p2_carry_i_5__0_n_3,icmp_ln878_17_fu_636_p2_carry_i_6__0_n_3,icmp_ln878_17_fu_636_p2_carry_i_7__0_n_3,icmp_ln878_17_fu_636_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_17_fu_636_p2_carry__0
       (.CI(icmp_ln878_17_fu_636_p2_carry_n_3),
        .CO({NLW_icmp_ln878_17_fu_636_p2_carry__0_CO_UNCONNECTED[3],icmp_ln878_17_fu_636_p2,icmp_ln878_17_fu_636_p2_carry__0_n_5,icmp_ln878_17_fu_636_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln878_17_fu_636_p2_carry__0_i_1__0_n_3,icmp_ln878_17_fu_636_p2_carry__0_i_2__0_n_3,icmp_ln878_17_fu_636_p2_carry__0_i_3__0_n_3}),
        .O(NLW_icmp_ln878_17_fu_636_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln878_17_fu_636_p2_carry__0_i_4__0_n_3,icmp_ln878_17_fu_636_p2_carry__0_i_5__0_n_3,icmp_ln878_17_fu_636_p2_carry__0_i_6__0_n_3}));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_1__0
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_1_U_n_13),
        .I2(col_V_2_reg_921_reg[12]),
        .I3(add_ln1616_reg_890[12]),
        .I4(add_ln1616_reg_890[13]),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_2__0
       (.I0(add_ln1616_reg_890[11]),
        .I1(zext_ln878_10_fu_632_p1[11]),
        .I2(add_ln1616_reg_890[10]),
        .I3(col_V_2_reg_921_reg[10]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[10] ),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_3__0
       (.I0(add_ln1616_reg_890[9]),
        .I1(zext_ln878_10_fu_632_p1[9]),
        .I2(add_ln1616_reg_890[8]),
        .I3(col_V_2_reg_921_reg[8]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[8] ),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_3__0_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_4__0
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_1_U_n_13),
        .I2(col_V_2_reg_921_reg[12]),
        .I3(add_ln1616_reg_890[12]),
        .I4(add_ln1616_reg_890[13]),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_5__0
       (.I0(zext_ln878_10_fu_632_p1[11]),
        .I1(add_ln1616_reg_890[11]),
        .I2(col_V_2_reg_921_reg[10]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[10] ),
        .I5(add_ln1616_reg_890[10]),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_6__0
       (.I0(zext_ln878_10_fu_632_p1[9]),
        .I1(add_ln1616_reg_890[9]),
        .I2(col_V_2_reg_921_reg[8]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[8] ),
        .I5(add_ln1616_reg_890[8]),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_6__0_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_7__0
       (.I0(\col_V_reg_330_reg_n_3_[11] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[11]),
        .O(zext_ln878_10_fu_632_p1[11]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_8__0
       (.I0(\col_V_reg_330_reg_n_3_[9] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[9]),
        .O(zext_ln878_10_fu_632_p1[9]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry_i_11__0
       (.I0(\col_V_reg_330_reg_n_3_[5] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[5]),
        .O(zext_ln878_10_fu_632_p1[5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry_i_12__0
       (.I0(\col_V_reg_330_reg_n_3_[3] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[3]),
        .O(zext_ln878_10_fu_632_p1[3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry_i_13__0
       (.I0(\col_V_reg_330_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[1]),
        .O(zext_ln878_10_fu_632_p1[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry_i_1__0
       (.I0(add_ln1616_reg_890[7]),
        .I1(zext_ln878_10_fu_632_p1[7]),
        .I2(add_ln1616_reg_890[6]),
        .I3(col_V_2_reg_921_reg[6]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[6] ),
        .O(icmp_ln878_17_fu_636_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry_i_2__0
       (.I0(add_ln1616_reg_890[5]),
        .I1(zext_ln878_10_fu_632_p1[5]),
        .I2(add_ln1616_reg_890[4]),
        .I3(col_V_2_reg_921_reg[4]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[4] ),
        .O(icmp_ln878_17_fu_636_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry_i_3__0
       (.I0(add_ln1616_reg_890[3]),
        .I1(zext_ln878_10_fu_632_p1[3]),
        .I2(add_ln1616_reg_890[2]),
        .I3(col_V_2_reg_921_reg[2]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[2] ),
        .O(icmp_ln878_17_fu_636_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_17_fu_636_p2_carry_i_4__0
       (.I0(add_ln1616_reg_890[1]),
        .I1(zext_ln878_10_fu_632_p1[1]),
        .I2(col_V_2_reg_921_reg[0]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(add_ln1616_reg_890[0]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry_i_5__0
       (.I0(zext_ln878_10_fu_632_p1[7]),
        .I1(add_ln1616_reg_890[7]),
        .I2(col_V_2_reg_921_reg[6]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[6] ),
        .I5(add_ln1616_reg_890[6]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry_i_6__0
       (.I0(zext_ln878_10_fu_632_p1[5]),
        .I1(add_ln1616_reg_890[5]),
        .I2(col_V_2_reg_921_reg[4]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[4] ),
        .I5(add_ln1616_reg_890[4]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry_i_7__0
       (.I0(zext_ln878_10_fu_632_p1[3]),
        .I1(add_ln1616_reg_890[3]),
        .I2(col_V_2_reg_921_reg[2]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[2] ),
        .I5(add_ln1616_reg_890[2]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry_i_8__0
       (.I0(zext_ln878_10_fu_632_p1[1]),
        .I1(add_ln1616_reg_890[1]),
        .I2(col_V_2_reg_921_reg[0]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(add_ln1616_reg_890[0]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_8__0_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry_i_9__0
       (.I0(\col_V_reg_330_reg_n_3_[7] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[7]),
        .O(zext_ln878_10_fu_632_p1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln878_17_reg_926[0]_i_1__0 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(col_V_reg_330_pp3_iter1_reg0));
  FDRE \icmp_ln878_17_reg_926_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_17_reg_926),
        .Q(icmp_ln878_17_reg_926_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_17_reg_926_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_17_reg_926_pp3_iter1_reg),
        .Q(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_17_reg_926_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .Q(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln878_17_reg_926_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .Q(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln878_17_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_17_fu_636_p2),
        .Q(icmp_ln878_17_reg_926),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_18_fu_641_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_18_fu_641_p2_carry_n_3,icmp_ln878_18_fu_641_p2_carry_n_4,icmp_ln878_18_fu_641_p2_carry_n_5,icmp_ln878_18_fu_641_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_18_fu_641_p2_carry_i_1__0_n_3,icmp_ln878_18_fu_641_p2_carry_i_2__0_n_3,icmp_ln878_18_fu_641_p2_carry_i_3__0_n_3,icmp_ln878_18_fu_641_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_18_fu_641_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_18_fu_641_p2_carry_i_5__0_n_3,icmp_ln878_18_fu_641_p2_carry_i_6__0_n_3,icmp_ln878_18_fu_641_p2_carry_i_7__0_n_3,icmp_ln878_18_fu_641_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_18_fu_641_p2_carry__0
       (.CI(icmp_ln878_18_fu_641_p2_carry_n_3),
        .CO({icmp_ln878_18_fu_641_p2,icmp_ln878_18_fu_641_p2_carry__0_n_4,icmp_ln878_18_fu_641_p2_carry__0_n_5,icmp_ln878_18_fu_641_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_18_fu_641_p2_carry__0_i_1__0_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_2__0_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_3__0_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_4__0_n_3}),
        .O(NLW_icmp_ln878_18_fu_641_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_18_fu_641_p2_carry__0_i_5__0_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_6__0_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_7__0_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_8__0_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_1__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_1__0_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_2__0
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_1_U_n_13),
        .I2(col_V_2_reg_921_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_3__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I1(zext_ln878_10_fu_632_p1[11]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .I3(col_V_2_reg_921_reg[10]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[10] ),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_4__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I1(zext_ln878_10_fu_632_p1[9]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .I3(col_V_2_reg_921_reg[8]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[8] ),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_5__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_5__0_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_6__0
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_1_U_n_13),
        .I2(col_V_2_reg_921_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_7__0
       (.I0(zext_ln878_10_fu_632_p1[11]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I2(col_V_2_reg_921_reg[10]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[10] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_8__0
       (.I0(zext_ln878_10_fu_632_p1[9]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I2(col_V_2_reg_921_reg[8]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[8] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_8__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry_i_1__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I1(zext_ln878_10_fu_632_p1[7]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I3(col_V_2_reg_921_reg[6]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[6] ),
        .O(icmp_ln878_18_fu_641_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry_i_2__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I1(zext_ln878_10_fu_632_p1[5]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I3(col_V_2_reg_921_reg[4]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[4] ),
        .O(icmp_ln878_18_fu_641_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry_i_3__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I1(zext_ln878_10_fu_632_p1[3]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I3(col_V_2_reg_921_reg[2]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[2] ),
        .O(icmp_ln878_18_fu_641_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_18_fu_641_p2_carry_i_4__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I1(zext_ln878_10_fu_632_p1[1]),
        .I2(col_V_2_reg_921_reg[0]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry_i_5__0
       (.I0(zext_ln878_10_fu_632_p1[7]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I2(col_V_2_reg_921_reg[6]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[6] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry_i_6__0
       (.I0(zext_ln878_10_fu_632_p1[5]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I2(col_V_2_reg_921_reg[4]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[4] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry_i_7__0
       (.I0(zext_ln878_10_fu_632_p1[3]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I2(col_V_2_reg_921_reg[2]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[2] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry_i_8__0
       (.I0(zext_ln878_10_fu_632_p1[1]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I2(col_V_2_reg_921_reg[0]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_8__0_n_3));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln878_18_reg_930[0]_i_1__0 
       (.I0(icmp_ln878_18_fu_641_p2),
        .I1(icmp_ln878_17_fu_636_p2),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(icmp_ln878_18_reg_930),
        .O(\icmp_ln878_18_reg_930[0]_i_1__0_n_3 ));
  FDRE \icmp_ln878_18_reg_930_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_18_reg_930),
        .Q(icmp_ln878_18_reg_930_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_18_reg_930_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_18_reg_930_pp3_iter1_reg),
        .Q(icmp_ln878_18_reg_930_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_18_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_18_reg_930[0]_i_1__0_n_3 ),
        .Q(icmp_ln878_18_reg_930),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_532_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_fu_532_p2_carry_n_3,icmp_ln878_fu_532_p2_carry_n_4,icmp_ln878_fu_532_p2_carry_n_5,icmp_ln878_fu_532_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_532_p2_carry_i_1__1_n_3,icmp_ln878_fu_532_p2_carry_i_2__1_n_3,icmp_ln878_fu_532_p2_carry_i_3__1_n_3,icmp_ln878_fu_532_p2_carry_i_4__1_n_3}),
        .O(NLW_icmp_ln878_fu_532_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_532_p2_carry_i_5__1_n_3,icmp_ln878_fu_532_p2_carry_i_6__1_n_3,icmp_ln878_fu_532_p2_carry_i_7__1_n_3,icmp_ln878_fu_532_p2_carry_i_8__1_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_532_p2_carry__0
       (.CI(icmp_ln878_fu_532_p2_carry_n_3),
        .CO({icmp_ln878_fu_532_p2,icmp_ln878_fu_532_p2_carry__0_n_4,icmp_ln878_fu_532_p2_carry__0_n_5,icmp_ln878_fu_532_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_532_p2_carry__0_i_1__1_n_3,icmp_ln878_fu_532_p2_carry__0_i_2__1_n_3,icmp_ln878_fu_532_p2_carry__0_i_3__1_n_3,icmp_ln878_fu_532_p2_carry__0_i_4__1_n_3}),
        .O(NLW_icmp_ln878_fu_532_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_532_p2_carry__0_i_5__1_n_3,icmp_ln878_fu_532_p2_carry__0_i_6__1_n_3,icmp_ln878_fu_532_p2_carry__0_i_7__1_n_3,icmp_ln878_fu_532_p2_carry__0_i_8__1_n_3}));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry__0_i_10__1
       (.I0(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[8]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_10__1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_fu_532_p2_carry__0_i_1__1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_1__1_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_fu_532_p2_carry__0_i_2__1
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I2(add_ln691_reg_868_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_2__1_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry__0_i_3__1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .I1(icmp_ln878_fu_532_p2_carry__0_i_9__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I4(add_ln691_reg_868_reg[11]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry__0_i_4__1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .I1(icmp_ln878_fu_532_p2_carry__0_i_10__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I4(add_ln691_reg_868_reg[9]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_fu_532_p2_carry__0_i_5__1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_5__1_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_fu_532_p2_carry__0_i_6__1
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I2(add_ln691_reg_868_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_6__1_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry__0_i_7__1
       (.I0(add_ln691_reg_868_reg[11]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I4(icmp_ln878_fu_532_p2_carry__0_i_9__1_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_7__1_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry__0_i_8__1
       (.I0(add_ln691_reg_868_reg[9]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I4(icmp_ln878_fu_532_p2_carry__0_i_10__1_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_8__1_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry__0_i_9__1
       (.I0(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[10]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_9__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_fu_532_p2_carry_i_10__1
       (.I0(icmp_ln878_reg_873),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(icmp_ln878_fu_532_p2_carry_i_10__1_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_11__1
       (.I0(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[4]),
        .O(icmp_ln878_fu_532_p2_carry_i_11__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_12__1
       (.I0(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[2]),
        .O(icmp_ln878_fu_532_p2_carry_i_12__1_n_3));
  LUT5 #(
    .INIT(32'h1555D555)) 
    icmp_ln878_fu_532_p2_carry_i_13__1
       (.I0(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[0]),
        .O(icmp_ln878_fu_532_p2_carry_i_13__1_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_1__1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I1(icmp_ln878_fu_532_p2_carry_i_9__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I4(add_ln691_reg_868_reg[7]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .O(icmp_ln878_fu_532_p2_carry_i_1__1_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_2__1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I1(icmp_ln878_fu_532_p2_carry_i_11__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I4(add_ln691_reg_868_reg[5]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .O(icmp_ln878_fu_532_p2_carry_i_2__1_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_3__1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I1(icmp_ln878_fu_532_p2_carry_i_12__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I4(add_ln691_reg_868_reg[3]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .O(icmp_ln878_fu_532_p2_carry_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    icmp_ln878_fu_532_p2_carry_i_4__1
       (.I0(icmp_ln878_fu_532_p2_carry_i_13__1_n_3),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .I2(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I4(add_ln691_reg_868_reg[1]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .O(icmp_ln878_fu_532_p2_carry_i_4__1_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_5__1
       (.I0(add_ln691_reg_868_reg[7]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I4(icmp_ln878_fu_532_p2_carry_i_9__1_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_fu_532_p2_carry_i_5__1_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_6__1
       (.I0(add_ln691_reg_868_reg[5]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I4(icmp_ln878_fu_532_p2_carry_i_11__1_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_fu_532_p2_carry_i_6__1_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_7__1
       (.I0(add_ln691_reg_868_reg[3]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I4(icmp_ln878_fu_532_p2_carry_i_12__1_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_fu_532_p2_carry_i_7__1_n_3));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    icmp_ln878_fu_532_p2_carry_i_8__1
       (.I0(add_ln691_reg_868_reg[1]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__1_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I4(icmp_ln878_fu_532_p2_carry_i_13__1_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_fu_532_p2_carry_i_8__1_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_9__1
       (.I0(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[6]),
        .O(icmp_ln878_fu_532_p2_carry_i_9__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFFF040F0)) 
    \icmp_ln878_reg_873[0]_i_1__1 
       (.I0(imgHelper3_data_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_reg_873),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln878_fu_532_p2),
        .O(\icmp_ln878_reg_873[0]_i_1__1_n_3 ));
  FDRE \icmp_ln878_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_873[0]_i_1__1_n_3 ),
        .Q(icmp_ln878_reg_873),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB0A)) 
    \icmp_ln882_reg_954[0]_i_1__1 
       (.I0(\icmp_ln882_reg_954[0]_i_2__1_n_3 ),
        .I1(icmp_ln878_17_reg_926_pp3_iter1_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .O(\icmp_ln882_reg_954[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln882_reg_954[0]_i_2__1 
       (.I0(\icmp_ln882_reg_954[0]_i_3__1_n_3 ),
        .I1(col_V_reg_330_pp3_iter1_reg[1]),
        .I2(col_V_reg_330_pp3_iter1_reg[0]),
        .I3(col_V_reg_330_pp3_iter1_reg[3]),
        .I4(col_V_reg_330_pp3_iter1_reg[2]),
        .I5(\icmp_ln882_reg_954[0]_i_4__1_n_3 ),
        .O(\icmp_ln882_reg_954[0]_i_2__1_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln882_reg_954[0]_i_3__1 
       (.I0(col_V_reg_330_pp3_iter1_reg[7]),
        .I1(col_V_reg_330_pp3_iter1_reg[6]),
        .I2(col_V_reg_330_pp3_iter1_reg[5]),
        .I3(col_V_reg_330_pp3_iter1_reg[4]),
        .O(\icmp_ln882_reg_954[0]_i_3__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln882_reg_954[0]_i_4__1 
       (.I0(col_V_reg_330_pp3_iter1_reg[8]),
        .I1(col_V_reg_330_pp3_iter1_reg[9]),
        .I2(col_V_reg_330_pp3_iter1_reg[10]),
        .I3(col_V_reg_330_pp3_iter1_reg[11]),
        .I4(\col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ),
        .I5(icmp_ln878_17_reg_926_pp3_iter1_reg),
        .O(\icmp_ln882_reg_954[0]_i_4__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln882_reg_954_pp3_iter3_reg[0]_i_1__1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .O(ap_block_pp3_stage0_subdone));
  FDRE \icmp_ln882_reg_954_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .Q(icmp_ln882_reg_954_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_reg_954_pp3_iter3_reg),
        .Q(icmp_ln882_reg_954_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln882_reg_954_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_reg_954[0]_i_1__1_n_3 ),
        .Q(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_724_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_2_fu_724_p2_carry_n_3,icmp_ln886_2_fu_724_p2_carry_n_4,icmp_ln886_2_fu_724_p2_carry_n_5,icmp_ln886_2_fu_724_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_2_fu_724_p2_carry_i_1__0_n_3,icmp_ln886_2_fu_724_p2_carry_i_2__0_n_3,icmp_ln886_2_fu_724_p2_carry_i_3__0_n_3,icmp_ln886_2_fu_724_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln886_2_fu_724_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_2_fu_724_p2_carry_i_5__0_n_3,icmp_ln886_2_fu_724_p2_carry_i_6__0_n_3,icmp_ln886_2_fu_724_p2_carry_i_7__0_n_3,icmp_ln886_2_fu_724_p2_carry_i_8__0_n_3}));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_724_p2_carry_i_1__0
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I1(max_V_11_reg_968[7]),
        .I2(p_Val2_3_reg_412[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[6]),
        .I5(max_V_11_reg_968[6]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_724_p2_carry_i_2__0
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I1(max_V_11_reg_968[5]),
        .I2(p_Val2_3_reg_412[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[4]),
        .I5(max_V_11_reg_968[4]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_724_p2_carry_i_3__0
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I1(max_V_11_reg_968[3]),
        .I2(p_Val2_3_reg_412[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[2]),
        .I5(max_V_11_reg_968[2]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_724_p2_carry_i_4__0
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I1(max_V_11_reg_968[1]),
        .I2(p_Val2_3_reg_412[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[0]),
        .I5(max_V_11_reg_968[0]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_724_p2_carry_i_5__0
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I1(max_V_11_reg_968[7]),
        .I2(p_Val2_3_reg_412[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[6]),
        .I5(max_V_11_reg_968[6]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_724_p2_carry_i_6__0
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I1(max_V_11_reg_968[5]),
        .I2(p_Val2_3_reg_412[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[4]),
        .I5(max_V_11_reg_968[4]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_724_p2_carry_i_7__0
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I1(max_V_11_reg_968[3]),
        .I2(p_Val2_3_reg_412[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[2]),
        .I5(max_V_11_reg_968[2]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_724_p2_carry_i_8__0
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I1(max_V_11_reg_968[1]),
        .I2(p_Val2_3_reg_412[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[0]),
        .I5(max_V_11_reg_968[0]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_4_fu_750_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_4_fu_750_p2_carry_n_3,icmp_ln886_4_fu_750_p2_carry_n_4,icmp_ln886_4_fu_750_p2_carry_n_5,icmp_ln886_4_fu_750_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_4_fu_750_p2_carry_i_1__0_n_3,icmp_ln886_4_fu_750_p2_carry_i_2__0_n_3,icmp_ln886_4_fu_750_p2_carry_i_3__0_n_3,icmp_ln886_4_fu_750_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln886_4_fu_750_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_4_fu_750_p2_carry_i_5__0_n_3,icmp_ln886_4_fu_750_p2_carry_i_6__0_n_3,icmp_ln886_4_fu_750_p2_carry_i_7__0_n_3,icmp_ln886_4_fu_750_p2_carry_i_8__0_n_3}));
  LUT4 #(
    .INIT(16'h7130)) 
    icmp_ln886_4_fu_750_p2_carry_i_1__0
       (.I0(max_V_13_fu_742_p3[6]),
        .I1(max_V_13_fu_742_p3[7]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h7130)) 
    icmp_ln886_4_fu_750_p2_carry_i_2__0
       (.I0(max_V_13_fu_742_p3[4]),
        .I1(max_V_13_fu_742_p3[5]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h7130)) 
    icmp_ln886_4_fu_750_p2_carry_i_3__0
       (.I0(max_V_13_fu_742_p3[2]),
        .I1(max_V_13_fu_742_p3[3]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h7130)) 
    icmp_ln886_4_fu_750_p2_carry_i_4__0
       (.I0(max_V_13_fu_742_p3[0]),
        .I1(max_V_13_fu_742_p3[1]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln886_4_fu_750_p2_carry_i_5__0
       (.I0(max_V_13_fu_742_p3[6]),
        .I1(max_V_13_fu_742_p3[7]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln886_4_fu_750_p2_carry_i_6__0
       (.I0(max_V_13_fu_742_p3[4]),
        .I1(max_V_13_fu_742_p3[5]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln886_4_fu_750_p2_carry_i_7__0
       (.I0(max_V_13_fu_742_p3[2]),
        .I1(max_V_13_fu_742_p3[3]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln886_4_fu_750_p2_carry_i_8__0
       (.I0(max_V_13_fu_742_p3[0]),
        .I1(max_V_13_fu_742_p3[1]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_6_fu_778_p2_carry
       (.CI(1'b0),
        .CO({p_0_in2_in,icmp_ln886_6_fu_778_p2_carry_n_4,icmp_ln886_6_fu_778_p2_carry_n_5,icmp_ln886_6_fu_778_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_6_fu_778_p2_carry_i_1__0_n_3,icmp_ln886_6_fu_778_p2_carry_i_2__0_n_3,icmp_ln886_6_fu_778_p2_carry_i_3__0_n_3,icmp_ln886_6_fu_778_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln886_6_fu_778_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_6_fu_778_p2_carry_i_5__0_n_3,icmp_ln886_6_fu_778_p2_carry_i_6__0_n_3,icmp_ln886_6_fu_778_p2_carry_i_7__0_n_3,icmp_ln886_6_fu_778_p2_carry_i_8__0_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_6_fu_778_p2_carry_i_1__0
       (.I0(src_buf_V_2_0_reg_424[7]),
        .I1(max_V_15_reg_986[7]),
        .I2(src_buf_V_2_0_reg_424[6]),
        .I3(max_V_15_reg_986[6]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_6_fu_778_p2_carry_i_2__0
       (.I0(src_buf_V_2_0_reg_424[5]),
        .I1(max_V_15_reg_986[5]),
        .I2(src_buf_V_2_0_reg_424[4]),
        .I3(max_V_15_reg_986[4]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_6_fu_778_p2_carry_i_3__0
       (.I0(src_buf_V_2_0_reg_424[3]),
        .I1(max_V_15_reg_986[3]),
        .I2(src_buf_V_2_0_reg_424[2]),
        .I3(max_V_15_reg_986[2]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_6_fu_778_p2_carry_i_4__0
       (.I0(src_buf_V_2_0_reg_424[1]),
        .I1(max_V_15_reg_986[1]),
        .I2(src_buf_V_2_0_reg_424[0]),
        .I3(max_V_15_reg_986[0]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_6_fu_778_p2_carry_i_5__0
       (.I0(max_V_15_reg_986[7]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(src_buf_V_2_0_reg_424[6]),
        .I3(max_V_15_reg_986[6]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_6_fu_778_p2_carry_i_6__0
       (.I0(max_V_15_reg_986[5]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(src_buf_V_2_0_reg_424[4]),
        .I3(max_V_15_reg_986[4]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_6_fu_778_p2_carry_i_7__0
       (.I0(max_V_15_reg_986[3]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(src_buf_V_2_0_reg_424[2]),
        .I3(max_V_15_reg_986[2]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_6_fu_778_p2_carry_i_8__0
       (.I0(max_V_15_reg_986[1]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(src_buf_V_2_0_reg_424[0]),
        .I3(max_V_15_reg_986[0]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_696_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_fu_696_p2_carry_n_3,icmp_ln886_fu_696_p2_carry_n_4,icmp_ln886_fu_696_p2_carry_n_5,icmp_ln886_fu_696_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_fu_696_p2_carry_i_1__0_n_3,icmp_ln886_fu_696_p2_carry_i_2__0_n_3,icmp_ln886_fu_696_p2_carry_i_3__0_n_3,icmp_ln886_fu_696_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln886_fu_696_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_fu_696_p2_carry_i_5__0_n_3,icmp_ln886_fu_696_p2_carry_i_6__0_n_3,icmp_ln886_fu_696_p2_carry_i_7__0_n_3,icmp_ln886_fu_696_p2_carry_i_8__0_n_3}));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    icmp_ln886_fu_696_p2_carry_i_1__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I2(src_buf_V_0_1_reg_963[6]),
        .I3(src_buf_V_0_0_reg_342[6]),
        .I4(i__carry_i_9__5_n_3),
        .I5(p_Val2_s_reg_354[6]),
        .O(icmp_ln886_fu_696_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    icmp_ln886_fu_696_p2_carry_i_2__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I2(src_buf_V_0_1_reg_963[4]),
        .I3(src_buf_V_0_0_reg_342[4]),
        .I4(i__carry_i_9__5_n_3),
        .I5(p_Val2_s_reg_354[4]),
        .O(icmp_ln886_fu_696_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    icmp_ln886_fu_696_p2_carry_i_3__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I2(src_buf_V_0_1_reg_963[2]),
        .I3(src_buf_V_0_0_reg_342[2]),
        .I4(i__carry_i_9__5_n_3),
        .I5(p_Val2_s_reg_354[2]),
        .O(icmp_ln886_fu_696_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    icmp_ln886_fu_696_p2_carry_i_4__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I2(src_buf_V_0_1_reg_963[0]),
        .I3(src_buf_V_0_0_reg_342[0]),
        .I4(i__carry_i_9__5_n_3),
        .I5(p_Val2_s_reg_354[0]),
        .O(icmp_ln886_fu_696_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln886_fu_696_p2_carry_i_5__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I2(src_buf_V_0_1_reg_963[6]),
        .I3(src_buf_V_0_0_reg_342[6]),
        .I4(i__carry_i_9__5_n_3),
        .I5(p_Val2_s_reg_354[6]),
        .O(icmp_ln886_fu_696_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln886_fu_696_p2_carry_i_6__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I2(src_buf_V_0_1_reg_963[4]),
        .I3(src_buf_V_0_0_reg_342[4]),
        .I4(i__carry_i_9__5_n_3),
        .I5(p_Val2_s_reg_354[4]),
        .O(icmp_ln886_fu_696_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln886_fu_696_p2_carry_i_7__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I2(src_buf_V_0_1_reg_963[2]),
        .I3(src_buf_V_0_0_reg_342[2]),
        .I4(i__carry_i_9__5_n_3),
        .I5(p_Val2_s_reg_354[2]),
        .O(icmp_ln886_fu_696_p2_carry_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln886_fu_696_p2_carry_i_8__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I2(src_buf_V_0_1_reg_963[0]),
        .I3(src_buf_V_0_0_reg_342[0]),
        .I4(i__carry_i_9__5_n_3),
        .I5(p_Val2_s_reg_354[0]),
        .O(icmp_ln886_fu_696_p2_carry_i_8__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(icmp_ln882_reg_954_pp3_iter4_reg),
        .I2(ap_enable_reg_pp3_iter5_reg_n_3),
        .I3(\SRL_SIG_reg[1][0] [1]),
        .I4(imgHelper4_data_full_n),
        .O(\icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h40FF404000000000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(ap_enable_reg_pp1_iter0_i_2__0_n_3),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(buf_V_1_U_n_11),
        .I4(p_56_in),
        .I5(\SRL_SIG_reg[1][0] [1]),
        .O(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[0]_i_2__0 
       (.I0(p_Val2_s_reg_354[0]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[0]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[0]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[0]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[0]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[1]_i_2__0 
       (.I0(p_Val2_s_reg_354[1]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[1]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[1]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[1]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[1]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[2]_i_2__0 
       (.I0(p_Val2_s_reg_354[2]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[2]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[2]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[2]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[2]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[3]_i_2__0 
       (.I0(p_Val2_s_reg_354[3]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[3]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[3]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[3]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[3]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[4]_i_2__0 
       (.I0(p_Val2_s_reg_354[4]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[4]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[4]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[4]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[4]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[5]_i_2__0 
       (.I0(p_Val2_s_reg_354[5]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[5]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[5]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[5]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[5]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[6]_i_2__0 
       (.I0(p_Val2_s_reg_354[6]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[6]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[6]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[6]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[6]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_11_reg_968[7]_i_1__0 
       (.I0(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_11_reg_9680));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[7]_i_3__0 
       (.I0(p_Val2_s_reg_354[7]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[7]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[7]_i_4__0 
       (.I0(src_buf_V_0_0_reg_342[7]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[7]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]));
  FDRE \max_V_11_reg_968_reg[0] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[0]),
        .Q(max_V_11_reg_968[0]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[1] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[1]),
        .Q(max_V_11_reg_968[1]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[2] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[2]),
        .Q(max_V_11_reg_968[2]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[3] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[3]),
        .Q(max_V_11_reg_968[3]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[4] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[4]),
        .Q(max_V_11_reg_968[4]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[5] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[5]),
        .Q(max_V_11_reg_968[5]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[6] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[6]),
        .Q(max_V_11_reg_968[6]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[7] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[7]),
        .Q(max_V_11_reg_968[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[0]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[0]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[0]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[0]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[0]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[0]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[0]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[0]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[0]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[0]_i_4__0 
       (.I0(src_buf_V_1_1_reg_974[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[0]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[0]_i_5__0 
       (.I0(src_buf_V_1_0_reg_400[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[0]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[1]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[1]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[1]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[1]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[1]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[1]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[2]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[2]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[2]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[2]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[2]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[2]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[2]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[2]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[2]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[2]_i_4__0 
       (.I0(src_buf_V_1_1_reg_974[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[2]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[2]_i_5__0 
       (.I0(src_buf_V_1_0_reg_400[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[2]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[3]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[3]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[3]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[3]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[3]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[3]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[4]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[4]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[4]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[4]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[4]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[4]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[4]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[4]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[4]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[4]_i_4__0 
       (.I0(src_buf_V_1_1_reg_974[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[4]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[4]_i_5__0 
       (.I0(src_buf_V_1_0_reg_400[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[4]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[5]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[5]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[5]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[5]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[5]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[5]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[6]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[6]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[6]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[6]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[6]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[6]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[6]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[6]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[6]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[6]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[6]_i_4__0 
       (.I0(src_buf_V_1_1_reg_974[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[6]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[6]_i_5__0 
       (.I0(src_buf_V_1_0_reg_400[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[6]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_15_reg_986[7]_i_1__0 
       (.I0(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_15_reg_9860));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[7]_i_2__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[7]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[7]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[7]_i_3__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[7]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[7]_i_4__0 
       (.I0(src_buf_V_2_0_reg_424[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[7]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]));
  FDRE \max_V_15_reg_986_reg[0] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[0]),
        .Q(max_V_15_reg_986[0]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[1] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[1]),
        .Q(max_V_15_reg_986[1]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[2]),
        .Q(max_V_15_reg_986[2]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[3]),
        .Q(max_V_15_reg_986[3]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[4]),
        .Q(max_V_15_reg_986[4]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[5] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[5]),
        .Q(max_V_15_reg_986[5]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[6] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[6]),
        .Q(max_V_15_reg_986[6]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[7] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[7]),
        .Q(max_V_15_reg_986[7]),
        .R(1'b0));
  CARRY4 op2_assign_fu_565_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_fu_565_p2_carry_n_3,op2_assign_fu_565_p2_carry_n_4,op2_assign_fu_565_p2_carry_n_5,op2_assign_fu_565_p2_carry_n_6}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[3:0]),
        .S(Q[4:1]));
  CARRY4 op2_assign_fu_565_p2_carry__0
       (.CI(op2_assign_fu_565_p2_carry_n_3),
        .CO({op2_assign_fu_565_p2_carry__0_n_3,op2_assign_fu_565_p2_carry__0_n_4,op2_assign_fu_565_p2_carry__0_n_5,op2_assign_fu_565_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S(Q[8:5]));
  CARRY4 op2_assign_fu_565_p2_carry__1
       (.CI(op2_assign_fu_565_p2_carry__0_n_3),
        .CO({op2_assign_fu_565_p2_carry__1_n_3,op2_assign_fu_565_p2_carry__1_n_4,op2_assign_fu_565_p2_carry__1_n_5,op2_assign_fu_565_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S(Q[12:9]));
  CARRY4 op2_assign_fu_565_p2_carry__2
       (.CI(op2_assign_fu_565_p2_carry__1_n_3),
        .CO({sel0[15],NLW_op2_assign_fu_565_p2_carry__2_CO_UNCONNECTED[2],op2_assign_fu_565_p2_carry__2_n_5,op2_assign_fu_565_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_op2_assign_fu_565_p2_carry__2_O_UNCONNECTED[3],sel0[14:12]}),
        .S({1'b1,Q[15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_885[0]_i_1__1 
       (.I0(Q[0]),
        .O(\op2_assign_reg_885[0]_i_1__1_n_3 ));
  FDRE \op2_assign_reg_885_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\op2_assign_reg_885[0]_i_1__1_n_3 ),
        .Q(op2_assign_reg_885[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[9]),
        .Q(op2_assign_reg_885[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[10]),
        .Q(op2_assign_reg_885[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[11]),
        .Q(op2_assign_reg_885[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[12]),
        .Q(op2_assign_reg_885[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[13]),
        .Q(op2_assign_reg_885[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[14]),
        .Q(op2_assign_reg_885[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[15]),
        .Q(op2_assign_reg_885[16]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[0]),
        .Q(op2_assign_reg_885[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[1]),
        .Q(op2_assign_reg_885[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[2]),
        .Q(op2_assign_reg_885[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[3]),
        .Q(op2_assign_reg_885[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[4]),
        .Q(op2_assign_reg_885[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[5]),
        .Q(op2_assign_reg_885[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[6]),
        .Q(op2_assign_reg_885[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[7]),
        .Q(op2_assign_reg_885[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[8]),
        .Q(op2_assign_reg_885[9]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[0]),
        .Q(p_Val2_3_reg_412[0]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[1]),
        .Q(p_Val2_3_reg_412[1]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[2]),
        .Q(p_Val2_3_reg_412[2]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[3]),
        .Q(p_Val2_3_reg_412[3]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[4]),
        .Q(p_Val2_3_reg_412[4]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[5]),
        .Q(p_Val2_3_reg_412[5]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[6]),
        .Q(p_Val2_3_reg_412[6]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[7]),
        .Q(p_Val2_3_reg_412[7]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[0]),
        .Q(p_Val2_4_reg_389[0]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[1]),
        .Q(p_Val2_4_reg_389[1]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[2]),
        .Q(p_Val2_4_reg_389[2]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[3]),
        .Q(p_Val2_4_reg_389[3]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[4]),
        .Q(p_Val2_4_reg_389[4]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[5]),
        .Q(p_Val2_4_reg_389[5]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[6]),
        .Q(p_Val2_4_reg_389[6]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[7]),
        .Q(p_Val2_4_reg_389[7]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_s_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[0]),
        .Q(p_Val2_s_reg_354[0]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[1]),
        .Q(p_Val2_s_reg_354[1]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[2]),
        .Q(p_Val2_s_reg_354[2]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[3]),
        .Q(p_Val2_s_reg_354[3]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[4]),
        .Q(p_Val2_s_reg_354[4]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[5]),
        .Q(p_Val2_s_reg_354[5]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[6]),
        .Q(p_Val2_s_reg_354[6]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[7]),
        .Q(p_Val2_s_reg_354[7]),
        .R(p_Val2_s_reg_354_1));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_318[0]_i_1__1 
       (.I0(\row_ind_V_2_reg_285[1]_i_3__1_n_3 ),
        .O(\row_V_reg_318[0]_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_318[0]_i_3__1 
       (.I0(row_V_reg_318_reg[0]),
        .O(\row_V_reg_318[0]_i_3__1_n_3 ));
  FDSE \row_V_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__1_n_10 ),
        .Q(row_V_reg_318_reg[0]),
        .S(\row_V_reg_318[0]_i_1__1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\row_V_reg_318_reg[0]_i_2__1_n_3 ,\row_V_reg_318_reg[0]_i_2__1_n_4 ,\row_V_reg_318_reg[0]_i_2__1_n_5 ,\row_V_reg_318_reg[0]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_V_reg_318_reg[0]_i_2__1_n_7 ,\row_V_reg_318_reg[0]_i_2__1_n_8 ,\row_V_reg_318_reg[0]_i_2__1_n_9 ,\row_V_reg_318_reg[0]_i_2__1_n_10 }),
        .S({row_V_reg_318_reg[3:1],\row_V_reg_318[0]_i_3__1_n_3 }));
  FDRE \row_V_reg_318_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__1_n_8 ),
        .Q(row_V_reg_318_reg[10]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  FDRE \row_V_reg_318_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__1_n_7 ),
        .Q(row_V_reg_318_reg[11]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  FDRE \row_V_reg_318_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[12]_i_1__1_n_10 ),
        .Q(row_V_reg_318_reg[12]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[12]_i_1__1 
       (.CI(\row_V_reg_318_reg[8]_i_1__1_n_3 ),
        .CO(\NLW_row_V_reg_318_reg[12]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_reg_318_reg[12]_i_1__1_O_UNCONNECTED [3:1],\row_V_reg_318_reg[12]_i_1__1_n_10 }),
        .S({1'b0,1'b0,1'b0,row_V_reg_318_reg[12]}));
  FDRE \row_V_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__1_n_9 ),
        .Q(row_V_reg_318_reg[1]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  FDRE \row_V_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__1_n_8 ),
        .Q(row_V_reg_318_reg[2]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  FDRE \row_V_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__1_n_7 ),
        .Q(row_V_reg_318_reg[3]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  FDRE \row_V_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__1_n_10 ),
        .Q(row_V_reg_318_reg[4]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[4]_i_1__1 
       (.CI(\row_V_reg_318_reg[0]_i_2__1_n_3 ),
        .CO({\row_V_reg_318_reg[4]_i_1__1_n_3 ,\row_V_reg_318_reg[4]_i_1__1_n_4 ,\row_V_reg_318_reg[4]_i_1__1_n_5 ,\row_V_reg_318_reg[4]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_318_reg[4]_i_1__1_n_7 ,\row_V_reg_318_reg[4]_i_1__1_n_8 ,\row_V_reg_318_reg[4]_i_1__1_n_9 ,\row_V_reg_318_reg[4]_i_1__1_n_10 }),
        .S(row_V_reg_318_reg[7:4]));
  FDRE \row_V_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__1_n_9 ),
        .Q(row_V_reg_318_reg[5]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  FDRE \row_V_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__1_n_8 ),
        .Q(row_V_reg_318_reg[6]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  FDRE \row_V_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__1_n_7 ),
        .Q(row_V_reg_318_reg[7]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  FDRE \row_V_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__1_n_10 ),
        .Q(row_V_reg_318_reg[8]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[8]_i_1__1 
       (.CI(\row_V_reg_318_reg[4]_i_1__1_n_3 ),
        .CO({\row_V_reg_318_reg[8]_i_1__1_n_3 ,\row_V_reg_318_reg[8]_i_1__1_n_4 ,\row_V_reg_318_reg[8]_i_1__1_n_5 ,\row_V_reg_318_reg[8]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_318_reg[8]_i_1__1_n_7 ,\row_V_reg_318_reg[8]_i_1__1_n_8 ,\row_V_reg_318_reg[8]_i_1__1_n_9 ,\row_V_reg_318_reg[8]_i_1__1_n_10 }),
        .S(row_V_reg_318_reg[11:8]));
  FDRE \row_V_reg_318_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__1_n_9 ),
        .Q(row_V_reg_318_reg[9]),
        .R(\row_V_reg_318[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \row_ind_V_0_0_fu_92[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_0_0_fu_92_reg[0]),
        .O(\row_ind_V_0_0_fu_92[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \row_ind_V_0_0_fu_92[1]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_0_0_fu_92_reg[1]),
        .O(\row_ind_V_0_0_fu_92[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_0_0_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_92[0]_i_1__0_n_3 ),
        .Q(row_ind_V_0_0_fu_92_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_92[1]_i_1__0_n_3 ),
        .Q(row_ind_V_0_0_fu_92_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_92_reg[0]),
        .Q(\row_ind_V_0_0_load_reg_850_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_92_reg[1]),
        .Q(\row_ind_V_0_0_load_reg_850_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_306[0]_i_1__1 
       (.I0(\row_ind_V_1_2_reg_295_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__1_n_3 ),
        .I2(\row_ind_V_0_0_load_reg_850_reg_n_3_[0] ),
        .O(\row_ind_V_0_reg_306[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_306[1]_i_1__1 
       (.I0(\row_ind_V_1_2_reg_295_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__1_n_3 ),
        .I2(\row_ind_V_0_0_load_reg_850_reg_n_3_[1] ),
        .O(\row_ind_V_0_reg_306[1]_i_1__1_n_3 ));
  FDRE \row_ind_V_0_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_0_reg_306[0]_i_1__1_n_3 ),
        .Q(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_0_reg_306[1]_i_1__1_n_3 ),
        .Q(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    \row_ind_V_1_0_fu_96[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_1_0_fu_96_reg[0]),
        .O(\row_ind_V_1_0_fu_96[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \row_ind_V_1_0_fu_96[1]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_1_0_fu_96_reg[1]),
        .O(\row_ind_V_1_0_fu_96[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_1_0_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_96[0]_i_1__0_n_3 ),
        .Q(row_ind_V_1_0_fu_96_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_96[1]_i_1__0_n_3 ),
        .Q(row_ind_V_1_0_fu_96_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_96_reg[0]),
        .Q(row_ind_V_1_0_load_reg_855_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_96_reg[1]),
        .Q(row_ind_V_1_0_load_reg_855_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_2_reg_295[0]_i_1__0 
       (.I0(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__1_n_3 ),
        .I2(row_ind_V_1_0_load_reg_855_reg[0]),
        .O(\row_ind_V_1_2_reg_295[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_2_reg_295[1]_i_1__0 
       (.I0(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__1_n_3 ),
        .I2(row_ind_V_1_0_load_reg_855_reg[1]),
        .O(\row_ind_V_1_2_reg_295[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_1_2_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_1_2_reg_295[0]_i_1__0_n_3 ),
        .Q(\row_ind_V_1_2_reg_295_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_1_2_reg_295_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_1_2_reg_295[1]_i_1__0_n_3 ),
        .Q(\row_ind_V_1_2_reg_295_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h50DADADA)) 
    \row_ind_V_1_reg_251[0]_i_1__0 
       (.I0(row_ind_V_1_reg_251[0]),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(ap_CS_fsm_state2),
        .I3(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .O(\row_ind_V_1_reg_251[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h60ECECEC)) 
    \row_ind_V_1_reg_251[1]_i_1__0 
       (.I0(row_ind_V_1_reg_251[0]),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(ap_CS_fsm_state2),
        .I3(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .O(\row_ind_V_1_reg_251[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_1_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_251[0]_i_1__0_n_3 ),
        .Q(row_ind_V_1_reg_251[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_251[1]_i_1__0_n_3 ),
        .Q(row_ind_V_1_reg_251[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \row_ind_V_2_0_fu_100[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[0]),
        .I2(row_ind_V_1_reg_251[1]),
        .I3(row_ind_V_2_0_fu_100_reg[0]),
        .O(\row_ind_V_2_0_fu_100[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    \row_ind_V_2_0_fu_100[1]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[0]),
        .I2(row_ind_V_1_reg_251[1]),
        .I3(row_ind_V_2_0_fu_100_reg[1]),
        .O(\row_ind_V_2_0_fu_100[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_2_0_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_100[0]_i_1__0_n_3 ),
        .Q(row_ind_V_2_0_fu_100_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_100[1]_i_1__0_n_3 ),
        .Q(row_ind_V_2_0_fu_100_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_100_reg[0]),
        .Q(row_ind_V_2_0_load_reg_860_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_100_reg[1]),
        .Q(row_ind_V_2_0_load_reg_860_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_285[0]_i_1__1 
       (.I0(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__1_n_3 ),
        .I2(row_ind_V_2_0_load_reg_860_reg[0]),
        .O(\row_ind_V_2_reg_285[0]_i_1__1_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \row_ind_V_2_reg_285[1]_i_1__1 
       (.I0(ap_CS_fsm_state16),
        .I1(\row_ind_V_2_reg_285[1]_i_3__1_n_3 ),
        .O(row_ind_V_2_reg_285));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_285[1]_i_2__1 
       (.I0(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__1_n_3 ),
        .I2(row_ind_V_2_0_load_reg_860_reg[1]),
        .O(\row_ind_V_2_reg_285[1]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \row_ind_V_2_reg_285[1]_i_3__1 
       (.I0(\icmp_ln878_15_reg_895[0]_i_5__0_n_3 ),
        .I1(\icmp_ln878_15_reg_895[0]_i_4__0_n_3 ),
        .I2(\icmp_ln878_15_reg_895[0]_i_3__0_n_3 ),
        .I3(\icmp_ln878_15_reg_895[0]_i_2__0_n_3 ),
        .I4(ap_CS_fsm_state8),
        .O(\row_ind_V_2_reg_285[1]_i_3__1_n_3 ));
  FDRE \row_ind_V_2_reg_285_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_2_reg_285[0]_i_1__1_n_3 ),
        .Q(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_285_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_2_reg_285[1]_i_2__1_n_3 ),
        .Q(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_0_0_reg_342[7]_i_1__1 
       (.I0(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_16_fu_600_p2),
        .I5(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .O(p_Val2_s_reg_354_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_0_reg_342[7]_i_2__1 
       (.I0(ap_enable_reg_pp3_iter4_reg_n_3),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_s_reg_3540));
  FDRE \src_buf_V_0_0_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[0]),
        .Q(src_buf_V_0_0_reg_342[0]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[1]),
        .Q(src_buf_V_0_0_reg_342[1]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[2]),
        .Q(src_buf_V_0_0_reg_342[2]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[3]),
        .Q(src_buf_V_0_0_reg_342[3]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[4]),
        .Q(src_buf_V_0_0_reg_342[4]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[5]),
        .Q(src_buf_V_0_0_reg_342[5]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[6]),
        .Q(src_buf_V_0_0_reg_342[6]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[7]),
        .Q(src_buf_V_0_0_reg_342[7]),
        .R(p_Val2_s_reg_354_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_1_reg_963[7]_i_1__1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(src_buf_V_0_1_reg_9630));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_V_0_1_reg_963[7]_i_3__1 
       (.I0(icmp_ln878_18_reg_930_pp3_iter2_reg),
        .I1(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .O(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0));
  FDRE \src_buf_V_0_1_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[0]),
        .Q(src_buf_V_0_1_reg_963[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[1]),
        .Q(src_buf_V_0_1_reg_963[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[2]),
        .Q(src_buf_V_0_1_reg_963[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[3]),
        .Q(src_buf_V_0_1_reg_963[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[4]),
        .Q(src_buf_V_0_1_reg_963[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[5]),
        .Q(src_buf_V_0_1_reg_963[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[6]),
        .Q(src_buf_V_0_1_reg_963[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[7]),
        .Q(src_buf_V_0_1_reg_963[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_1_0_reg_400[7]_i_1__1 
       (.I0(ap_enable_reg_pp3_iter5_reg_n_3),
        .I1(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_16_fu_600_p2),
        .I5(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .O(p_Val2_3_reg_412_0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_1_0_reg_400[7]_i_2__1 
       (.I0(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_3_reg_4120));
  FDRE \src_buf_V_1_0_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[0]),
        .Q(src_buf_V_1_0_reg_400[0]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[1]),
        .Q(src_buf_V_1_0_reg_400[1]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[2]),
        .Q(src_buf_V_1_0_reg_400[2]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[3]),
        .Q(src_buf_V_1_0_reg_400[3]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[4]),
        .Q(src_buf_V_1_0_reg_400[4]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[5]),
        .Q(src_buf_V_1_0_reg_400[5]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[6]),
        .Q(src_buf_V_1_0_reg_400[6]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[7]),
        .Q(src_buf_V_1_0_reg_400[7]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_1_reg_974_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .Q(src_buf_V_1_1_reg_974[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .Q(src_buf_V_1_1_reg_974[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .Q(src_buf_V_1_1_reg_974[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .Q(src_buf_V_1_1_reg_974[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .Q(src_buf_V_1_1_reg_974[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .Q(src_buf_V_1_1_reg_974[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .Q(src_buf_V_1_1_reg_974[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .Q(src_buf_V_1_1_reg_974[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[0]),
        .Q(src_buf_V_2_0_reg_424[0]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[1]),
        .Q(src_buf_V_2_0_reg_424[1]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[2]),
        .Q(src_buf_V_2_0_reg_424[2]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[3]),
        .Q(src_buf_V_2_0_reg_424[3]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[4]),
        .Q(src_buf_V_2_0_reg_424[4]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[5]),
        .Q(src_buf_V_2_0_reg_424[5]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[6]),
        .Q(src_buf_V_2_0_reg_424[6]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[7]),
        .Q(src_buf_V_2_0_reg_424[7]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_1_reg_979_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]),
        .Q(src_buf_V_2_1_reg_979[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]),
        .Q(src_buf_V_2_1_reg_979[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]),
        .Q(src_buf_V_2_1_reg_979[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]),
        .Q(src_buf_V_2_1_reg_979[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]),
        .Q(src_buf_V_2_1_reg_979[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]),
        .Q(src_buf_V_2_1_reg_979[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]),
        .Q(src_buf_V_2_1_reg_979[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]),
        .Q(src_buf_V_2_1_reg_979[7]),
        .R(1'b0));
  FDRE \trunc_ln123_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .Q(trunc_ln123_reg_907[0]),
        .R(1'b0));
  FDRE \trunc_ln123_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .Q(trunc_ln123_reg_907[1]),
        .R(1'b0));
  FDRE \trunc_ln136_1_reg_916_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_2_reg_295_reg_n_3_[0] ),
        .Q(trunc_ln136_1_reg_916[0]),
        .R(1'b0));
  FDRE \trunc_ln136_1_reg_916_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_2_reg_295_reg_n_3_[1] ),
        .Q(trunc_ln136_1_reg_916[1]),
        .R(1'b0));
  FDRE \trunc_ln136_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .Q(trunc_ln136_reg_911[0]),
        .R(1'b0));
  FDRE \trunc_ln136_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .Q(trunc_ln136_reg_911[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xfdilate_2160_3840_1_0_1_0_3841_3_3_s" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_45
   (\cmp_i_i115_i_reg_903_reg[0]_0 ,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read,
    buf_V_1_address11__0,
    buf_V_0_address1140_out__0,
    D,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready,
    \max_V_15_reg_986_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    E,
    \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg,
    icmp_ln878_fu_532_p2_carry__0_0,
    \SRL_SIG_reg[1][0] ,
    imgHelper2_data_empty_n,
    imgHelper3_data_full_n,
    imgHelper2_cols_c_empty_n,
    imgHelper2_rows_c_empty_n,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start,
    dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read,
    imgHelper2_data_dout);
  output \cmp_i_i115_i_reg_903_reg[0]_0 ;
  output dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read;
  output buf_V_1_address11__0;
  output buf_V_0_address1140_out__0;
  output [1:0]D;
  output dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready;
  output [7:0]\max_V_15_reg_986_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [0:0]E;
  output \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [15:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  input [15:0]icmp_ln878_fu_532_p2_carry__0_0;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input imgHelper2_data_empty_n;
  input imgHelper3_data_full_n;
  input imgHelper2_cols_c_empty_n;
  input imgHelper2_rows_c_empty_n;
  input dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  input dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read;
  input [7:0]imgHelper2_data_dout;

  wire [1:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire \_inferred__1/i__carry_n_3 ;
  wire \_inferred__1/i__carry_n_4 ;
  wire \_inferred__1/i__carry_n_5 ;
  wire \_inferred__1/i__carry_n_6 ;
  wire \_inferred__2/i__carry_n_3 ;
  wire \_inferred__2/i__carry_n_4 ;
  wire \_inferred__2/i__carry_n_5 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__3/i__carry_n_3 ;
  wire \_inferred__3/i__carry_n_4 ;
  wire \_inferred__3/i__carry_n_5 ;
  wire \_inferred__3/i__carry_n_6 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire \_inferred__4/i__carry_n_4 ;
  wire \_inferred__4/i__carry_n_5 ;
  wire \_inferred__4/i__carry_n_6 ;
  wire \_inferred__5/i__carry_n_3 ;
  wire \_inferred__5/i__carry_n_4 ;
  wire \_inferred__5/i__carry_n_5 ;
  wire \_inferred__5/i__carry_n_6 ;
  wire \_inferred__6/i__carry_n_3 ;
  wire \_inferred__6/i__carry_n_4 ;
  wire \_inferred__6/i__carry_n_5 ;
  wire \_inferred__6/i__carry_n_6 ;
  wire \_inferred__7/i__carry_n_4 ;
  wire \_inferred__7/i__carry_n_5 ;
  wire \_inferred__7/i__carry_n_6 ;
  wire \_inferred__8/i__carry_n_4 ;
  wire \_inferred__8/i__carry_n_5 ;
  wire \_inferred__8/i__carry_n_6 ;
  wire [13:0]add_ln1616_fu_571_p2;
  wire [13:0]add_ln1616_reg_890;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_6 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_6 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_6 ;
  wire add_ln691_reg_8680;
  wire \add_ln691_reg_868[0]_i_3__0_n_3 ;
  wire \add_ln691_reg_868[0]_i_4__0_n_3 ;
  wire \add_ln691_reg_868[0]_i_5__0_n_3 ;
  wire \add_ln691_reg_868[0]_i_6__0_n_3 ;
  wire \add_ln691_reg_868[12]_i_2__0_n_3 ;
  wire \add_ln691_reg_868[4]_i_2__0_n_3 ;
  wire \add_ln691_reg_868[4]_i_3__0_n_3 ;
  wire \add_ln691_reg_868[4]_i_4__0_n_3 ;
  wire \add_ln691_reg_868[4]_i_5__0_n_3 ;
  wire \add_ln691_reg_868[8]_i_2__0_n_3 ;
  wire \add_ln691_reg_868[8]_i_3__0_n_3 ;
  wire \add_ln691_reg_868[8]_i_4__0_n_3 ;
  wire \add_ln691_reg_868[8]_i_5__0_n_3 ;
  wire [12:0]add_ln691_reg_868_reg;
  wire \add_ln691_reg_868_reg[0]_i_2__0_n_10 ;
  wire \add_ln691_reg_868_reg[0]_i_2__0_n_3 ;
  wire \add_ln691_reg_868_reg[0]_i_2__0_n_4 ;
  wire \add_ln691_reg_868_reg[0]_i_2__0_n_5 ;
  wire \add_ln691_reg_868_reg[0]_i_2__0_n_6 ;
  wire \add_ln691_reg_868_reg[0]_i_2__0_n_7 ;
  wire \add_ln691_reg_868_reg[0]_i_2__0_n_8 ;
  wire \add_ln691_reg_868_reg[0]_i_2__0_n_9 ;
  wire \add_ln691_reg_868_reg[12]_i_1__0_n_10 ;
  wire \add_ln691_reg_868_reg[4]_i_1__0_n_10 ;
  wire \add_ln691_reg_868_reg[4]_i_1__0_n_3 ;
  wire \add_ln691_reg_868_reg[4]_i_1__0_n_4 ;
  wire \add_ln691_reg_868_reg[4]_i_1__0_n_5 ;
  wire \add_ln691_reg_868_reg[4]_i_1__0_n_6 ;
  wire \add_ln691_reg_868_reg[4]_i_1__0_n_7 ;
  wire \add_ln691_reg_868_reg[4]_i_1__0_n_8 ;
  wire \add_ln691_reg_868_reg[4]_i_1__0_n_9 ;
  wire \add_ln691_reg_868_reg[8]_i_1__0_n_10 ;
  wire \add_ln691_reg_868_reg[8]_i_1__0_n_3 ;
  wire \add_ln691_reg_868_reg[8]_i_1__0_n_4 ;
  wire \add_ln691_reg_868_reg[8]_i_1__0_n_5 ;
  wire \add_ln691_reg_868_reg[8]_i_1__0_n_6 ;
  wire \add_ln691_reg_868_reg[8]_i_1__0_n_7 ;
  wire \add_ln691_reg_868_reg[8]_i_1__0_n_8 ;
  wire \add_ln691_reg_868_reg[8]_i_1__0_n_9 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm145_out;
  wire ap_block_pp1_stage0_11001__0;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_condition_209;
  wire ap_condition_226;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter0_i_2_n_3;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter00;
  wire ap_enable_reg_pp3_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_i_1__0_n_3;
  wire ap_enable_reg_pp3_iter3;
  wire ap_enable_reg_pp3_iter3_i_1__0_n_3;
  wire ap_enable_reg_pp3_iter4_i_1__0_n_3;
  wire ap_enable_reg_pp3_iter4_reg_n_3;
  wire ap_enable_reg_pp3_iter5_i_1__0_n_3;
  wire ap_enable_reg_pp3_iter5_reg_n_3;
  wire [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  wire [7:0]ap_phi_mux_p_Val2_3_phi_fu_416_p4;
  wire [7:0]ap_phi_mux_p_Val2_4_phi_fu_393_p4;
  wire ap_phi_mux_p_Val2_4_phi_fu_393_p41__0;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire [7:0]ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4;
  wire [7:0]ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366;
  wire \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ;
  wire [7:0]ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_U_n_21;
  wire buf_V_0_U_n_22;
  wire buf_V_0_U_n_23;
  wire buf_V_0_U_n_24;
  wire buf_V_0_U_n_25;
  wire buf_V_0_U_n_26;
  wire buf_V_0_U_n_27;
  wire buf_V_0_U_n_28;
  wire buf_V_0_U_n_29;
  wire buf_V_0_U_n_30;
  wire buf_V_0_U_n_31;
  wire buf_V_0_U_n_32;
  wire buf_V_0_U_n_33;
  wire buf_V_0_U_n_34;
  wire buf_V_0_U_n_35;
  wire buf_V_0_U_n_36;
  wire buf_V_0_U_n_37;
  wire buf_V_0_U_n_38;
  wire buf_V_0_U_n_39;
  wire buf_V_0_U_n_40;
  wire buf_V_0_U_n_41;
  wire buf_V_0_U_n_42;
  wire buf_V_0_U_n_43;
  wire buf_V_0_U_n_44;
  wire buf_V_0_address1140_out__0;
  wire buf_V_0_ce0;
  wire buf_V_1_U_n_11;
  wire buf_V_1_U_n_13;
  wire buf_V_1_address11__0;
  wire [7:0]buf_V_1_q0;
  wire [7:0]buf_V_2_q0;
  wire clear;
  wire cmp_i_i115_i_fu_605_p2;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_1_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_2_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_3_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_4_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_5_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_6_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_7_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_i_8_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry__0_n_4;
  wire cmp_i_i115_i_fu_605_p2_carry__0_n_5;
  wire cmp_i_i115_i_fu_605_p2_carry__0_n_6;
  wire cmp_i_i115_i_fu_605_p2_carry_i_1_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_2_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_3_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_4_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_5_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_6_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_7_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_i_8_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_n_3;
  wire cmp_i_i115_i_fu_605_p2_carry_n_4;
  wire cmp_i_i115_i_fu_605_p2_carry_n_5;
  wire cmp_i_i115_i_fu_605_p2_carry_n_6;
  wire \cmp_i_i115_i_reg_903_reg[0]_0 ;
  wire \col_V_2_reg_921[0]_i_3_n_3 ;
  wire \col_V_2_reg_921[0]_i_5_n_3 ;
  wire \col_V_2_reg_921[0]_i_6_n_3 ;
  wire \col_V_2_reg_921[4]_i_2_n_3 ;
  wire \col_V_2_reg_921[4]_i_4_n_3 ;
  wire \col_V_2_reg_921[8]_i_2_n_3 ;
  wire \col_V_2_reg_921[8]_i_4_n_3 ;
  wire [12:0]col_V_2_reg_921_reg;
  wire \col_V_2_reg_921_reg[0]_i_2_n_10 ;
  wire \col_V_2_reg_921_reg[0]_i_2_n_3 ;
  wire \col_V_2_reg_921_reg[0]_i_2_n_4 ;
  wire \col_V_2_reg_921_reg[0]_i_2_n_5 ;
  wire \col_V_2_reg_921_reg[0]_i_2_n_6 ;
  wire \col_V_2_reg_921_reg[0]_i_2_n_7 ;
  wire \col_V_2_reg_921_reg[0]_i_2_n_8 ;
  wire \col_V_2_reg_921_reg[0]_i_2_n_9 ;
  wire \col_V_2_reg_921_reg[12]_i_1_n_10 ;
  wire \col_V_2_reg_921_reg[4]_i_1_n_10 ;
  wire \col_V_2_reg_921_reg[4]_i_1_n_3 ;
  wire \col_V_2_reg_921_reg[4]_i_1_n_4 ;
  wire \col_V_2_reg_921_reg[4]_i_1_n_5 ;
  wire \col_V_2_reg_921_reg[4]_i_1_n_6 ;
  wire \col_V_2_reg_921_reg[4]_i_1_n_7 ;
  wire \col_V_2_reg_921_reg[4]_i_1_n_8 ;
  wire \col_V_2_reg_921_reg[4]_i_1_n_9 ;
  wire \col_V_2_reg_921_reg[8]_i_1_n_10 ;
  wire \col_V_2_reg_921_reg[8]_i_1_n_3 ;
  wire \col_V_2_reg_921_reg[8]_i_1_n_4 ;
  wire \col_V_2_reg_921_reg[8]_i_1_n_5 ;
  wire \col_V_2_reg_921_reg[8]_i_1_n_6 ;
  wire \col_V_2_reg_921_reg[8]_i_1_n_7 ;
  wire \col_V_2_reg_921_reg[8]_i_1_n_8 ;
  wire \col_V_2_reg_921_reg[8]_i_1_n_9 ;
  wire col_V_reg_330;
  wire col_V_reg_3300;
  wire [11:0]col_V_reg_330_pp3_iter1_reg;
  wire col_V_reg_330_pp3_iter1_reg0;
  wire \col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ;
  wire \col_V_reg_330_reg_n_3_[0] ;
  wire \col_V_reg_330_reg_n_3_[10] ;
  wire \col_V_reg_330_reg_n_3_[11] ;
  wire \col_V_reg_330_reg_n_3_[12] ;
  wire \col_V_reg_330_reg_n_3_[1] ;
  wire \col_V_reg_330_reg_n_3_[2] ;
  wire \col_V_reg_330_reg_n_3_[3] ;
  wire \col_V_reg_330_reg_n_3_[4] ;
  wire \col_V_reg_330_reg_n_3_[5] ;
  wire \col_V_reg_330_reg_n_3_[6] ;
  wire \col_V_reg_330_reg_n_3_[7] ;
  wire \col_V_reg_330_reg_n_3_[8] ;
  wire \col_V_reg_330_reg_n_3_[9] ;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read;
  wire dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read;
  wire [13:0]empty_reg_840;
  wire grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  wire i__carry_i_1__10_n_3;
  wire i__carry_i_1__11_n_3;
  wire i__carry_i_1__12_n_3;
  wire i__carry_i_1__13_n_3;
  wire i__carry_i_1__14_n_3;
  wire i__carry_i_1__9_n_3;
  wire i__carry_i_2__10_n_3;
  wire i__carry_i_2__11_n_3;
  wire i__carry_i_2__12_n_3;
  wire i__carry_i_2__13_n_3;
  wire i__carry_i_2__14_n_3;
  wire i__carry_i_2__9_n_3;
  wire i__carry_i_3__10_n_3;
  wire i__carry_i_3__11_n_3;
  wire i__carry_i_3__12_n_3;
  wire i__carry_i_3__13_n_3;
  wire i__carry_i_3__14_n_3;
  wire i__carry_i_3__9_n_3;
  wire i__carry_i_4__10_n_3;
  wire i__carry_i_4__11_n_3;
  wire i__carry_i_4__12_n_3;
  wire i__carry_i_4__13_n_3;
  wire i__carry_i_4__14_n_3;
  wire i__carry_i_4__9_n_3;
  wire i__carry_i_5__10_n_3;
  wire i__carry_i_5__11_n_3;
  wire i__carry_i_5__12_n_3;
  wire i__carry_i_5__13_n_3;
  wire i__carry_i_5__14_n_3;
  wire i__carry_i_5__9_n_3;
  wire i__carry_i_6__10_n_3;
  wire i__carry_i_6__11_n_3;
  wire i__carry_i_6__12_n_3;
  wire i__carry_i_6__13_n_3;
  wire i__carry_i_6__14_n_3;
  wire i__carry_i_6__9_n_3;
  wire i__carry_i_7__10_n_3;
  wire i__carry_i_7__11_n_3;
  wire i__carry_i_7__12_n_3;
  wire i__carry_i_7__13_n_3;
  wire i__carry_i_7__14_n_3;
  wire i__carry_i_7__9_n_3;
  wire i__carry_i_8__10_n_3;
  wire i__carry_i_8__11_n_3;
  wire i__carry_i_8__12_n_3;
  wire i__carry_i_8__13_n_3;
  wire i__carry_i_8__14_n_3;
  wire i__carry_i_8__9_n_3;
  wire i__carry_i_9__2_n_3;
  wire \i_col_046_0_reg_262_reg_n_3_[0] ;
  wire \i_col_046_0_reg_262_reg_n_3_[10] ;
  wire \i_col_046_0_reg_262_reg_n_3_[11] ;
  wire \i_col_046_0_reg_262_reg_n_3_[12] ;
  wire \i_col_046_0_reg_262_reg_n_3_[1] ;
  wire \i_col_046_0_reg_262_reg_n_3_[2] ;
  wire \i_col_046_0_reg_262_reg_n_3_[3] ;
  wire \i_col_046_0_reg_262_reg_n_3_[4] ;
  wire \i_col_046_0_reg_262_reg_n_3_[5] ;
  wire \i_col_046_0_reg_262_reg_n_3_[6] ;
  wire \i_col_046_0_reg_262_reg_n_3_[7] ;
  wire \i_col_046_0_reg_262_reg_n_3_[8] ;
  wire \i_col_046_0_reg_262_reg_n_3_[9] ;
  wire \i_col_V_0_reg_274[0]_i_3__0_n_3 ;
  wire [12:0]i_col_V_0_reg_274_reg;
  wire \i_col_V_0_reg_274_reg[0]_i_2__0_n_10 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__0_n_3 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__0_n_4 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__0_n_5 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__0_n_6 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__0_n_7 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__0_n_8 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__0_n_9 ;
  wire \i_col_V_0_reg_274_reg[12]_i_1__0_n_10 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__0_n_10 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__0_n_3 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__0_n_4 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__0_n_5 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__0_n_6 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__0_n_7 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__0_n_8 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__0_n_9 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__0_n_10 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__0_n_3 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__0_n_4 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__0_n_5 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__0_n_6 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__0_n_7 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__0_n_8 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__0_n_9 ;
  wire icmp_ln878_14_fu_552_p2;
  wire icmp_ln878_14_fu_552_p2_carry__0_n_4;
  wire icmp_ln878_14_fu_552_p2_carry__0_n_5;
  wire icmp_ln878_14_fu_552_p2_carry__0_n_6;
  wire icmp_ln878_14_fu_552_p2_carry_i_1_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_2_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_3_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_4_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_5_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_6_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_7_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_i_8_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_n_3;
  wire icmp_ln878_14_fu_552_p2_carry_n_4;
  wire icmp_ln878_14_fu_552_p2_carry_n_5;
  wire icmp_ln878_14_fu_552_p2_carry_n_6;
  wire icmp_ln878_15_fu_586_p2;
  wire \icmp_ln878_15_reg_895[0]_i_2_n_3 ;
  wire \icmp_ln878_15_reg_895[0]_i_3_n_3 ;
  wire \icmp_ln878_15_reg_895[0]_i_4_n_3 ;
  wire \icmp_ln878_15_reg_895[0]_i_5_n_3 ;
  wire \icmp_ln878_15_reg_895_reg_n_3_[0] ;
  wire icmp_ln878_16_fu_600_p2;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_1_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_2_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_3_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_4_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_5_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_6_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_7_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_i_8_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_n_3;
  wire icmp_ln878_16_fu_600_p2_carry__0_n_4;
  wire icmp_ln878_16_fu_600_p2_carry__0_n_5;
  wire icmp_ln878_16_fu_600_p2_carry__0_n_6;
  wire icmp_ln878_16_fu_600_p2_carry__1_i_1_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_1_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_2_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_3_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_4_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_5_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_6_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_7_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_i_8_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_n_3;
  wire icmp_ln878_16_fu_600_p2_carry_n_4;
  wire icmp_ln878_16_fu_600_p2_carry_n_5;
  wire icmp_ln878_16_fu_600_p2_carry_n_6;
  wire icmp_ln878_17_fu_636_p2;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_1_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_2_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_3_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_4_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_5_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_i_6_n_3;
  wire icmp_ln878_17_fu_636_p2_carry__0_n_5;
  wire icmp_ln878_17_fu_636_p2_carry__0_n_6;
  wire icmp_ln878_17_fu_636_p2_carry_i_1_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_2_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_3_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_4_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_5_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_6_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_7_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_i_8_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_n_3;
  wire icmp_ln878_17_fu_636_p2_carry_n_4;
  wire icmp_ln878_17_fu_636_p2_carry_n_5;
  wire icmp_ln878_17_fu_636_p2_carry_n_6;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_17_reg_926_pp3_iter1_reg;
  wire icmp_ln878_17_reg_926_pp3_iter2_reg;
  wire icmp_ln878_17_reg_926_pp3_iter3_reg;
  wire icmp_ln878_17_reg_926_pp3_iter4_reg;
  wire icmp_ln878_18_fu_641_p2;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_1_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_2_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_3_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_4_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_5_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_6_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_7_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_i_8_n_3;
  wire icmp_ln878_18_fu_641_p2_carry__0_n_4;
  wire icmp_ln878_18_fu_641_p2_carry__0_n_5;
  wire icmp_ln878_18_fu_641_p2_carry__0_n_6;
  wire icmp_ln878_18_fu_641_p2_carry_i_1_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_2_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_3_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_4_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_5_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_6_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_7_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_i_8_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_n_3;
  wire icmp_ln878_18_fu_641_p2_carry_n_4;
  wire icmp_ln878_18_fu_641_p2_carry_n_5;
  wire icmp_ln878_18_fu_641_p2_carry_n_6;
  wire icmp_ln878_18_reg_930;
  wire \icmp_ln878_18_reg_930[0]_i_1_n_3 ;
  wire icmp_ln878_18_reg_930_pp3_iter1_reg;
  wire icmp_ln878_18_reg_930_pp3_iter2_reg;
  wire icmp_ln878_fu_532_p2;
  wire [15:0]icmp_ln878_fu_532_p2_carry__0_0;
  wire icmp_ln878_fu_532_p2_carry__0_i_10__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_1__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_2__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_3__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_4__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_5__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_6__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_7__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_8__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_9__0_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_n_4;
  wire icmp_ln878_fu_532_p2_carry__0_n_5;
  wire icmp_ln878_fu_532_p2_carry__0_n_6;
  wire icmp_ln878_fu_532_p2_carry_i_10__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_11__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_12__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_13__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_1__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_2__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_3__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_4__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_5__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_6__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_7__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_8__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_9__0_n_3;
  wire icmp_ln878_fu_532_p2_carry_n_3;
  wire icmp_ln878_fu_532_p2_carry_n_4;
  wire icmp_ln878_fu_532_p2_carry_n_5;
  wire icmp_ln878_fu_532_p2_carry_n_6;
  wire icmp_ln878_reg_873;
  wire \icmp_ln878_reg_873[0]_i_1__0_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_1__0_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_2__0_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_3__0_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_4__0_n_3 ;
  wire icmp_ln882_reg_954_pp3_iter3_reg;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ;
  wire \icmp_ln882_reg_954_reg_n_3_[0] ;
  wire icmp_ln886_2_fu_724_p2_carry_i_1_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_2_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_3_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_4_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_5_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_6_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_7_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_i_8_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_n_3;
  wire icmp_ln886_2_fu_724_p2_carry_n_4;
  wire icmp_ln886_2_fu_724_p2_carry_n_5;
  wire icmp_ln886_2_fu_724_p2_carry_n_6;
  wire icmp_ln886_4_fu_750_p2_carry_i_1_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_2_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_3_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_4_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_5_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_6_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_7_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_i_8_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_n_3;
  wire icmp_ln886_4_fu_750_p2_carry_n_4;
  wire icmp_ln886_4_fu_750_p2_carry_n_5;
  wire icmp_ln886_4_fu_750_p2_carry_n_6;
  wire icmp_ln886_6_fu_778_p2_carry_i_1_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_2_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_3_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_4_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_5_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_6_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_7_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_i_8_n_3;
  wire icmp_ln886_6_fu_778_p2_carry_n_4;
  wire icmp_ln886_6_fu_778_p2_carry_n_5;
  wire icmp_ln886_6_fu_778_p2_carry_n_6;
  wire icmp_ln886_fu_696_p2_carry_i_1_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_2_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_3_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_4_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_5_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_6_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_7_n_3;
  wire icmp_ln886_fu_696_p2_carry_i_8_n_3;
  wire icmp_ln886_fu_696_p2_carry_n_3;
  wire icmp_ln886_fu_696_p2_carry_n_4;
  wire icmp_ln886_fu_696_p2_carry_n_5;
  wire icmp_ln886_fu_696_p2_carry_n_6;
  wire imgHelper2_cols_c_empty_n;
  wire [7:0]imgHelper2_data_dout;
  wire imgHelper2_data_empty_n;
  wire imgHelper2_rows_c_empty_n;
  wire imgHelper3_data_full_n;
  wire [7:0]max_V_11_fu_716_p3;
  wire [7:0]max_V_11_reg_968;
  wire max_V_11_reg_9680;
  wire [7:0]max_V_13_fu_742_p3;
  wire [7:0]max_V_15_fu_770_p3;
  wire [7:0]max_V_15_reg_986;
  wire max_V_15_reg_9860;
  wire [7:0]\max_V_15_reg_986_reg[7]_0 ;
  wire op2_assign_fu_565_p2_carry__0_n_3;
  wire op2_assign_fu_565_p2_carry__0_n_4;
  wire op2_assign_fu_565_p2_carry__0_n_5;
  wire op2_assign_fu_565_p2_carry__0_n_6;
  wire op2_assign_fu_565_p2_carry__1_n_3;
  wire op2_assign_fu_565_p2_carry__1_n_4;
  wire op2_assign_fu_565_p2_carry__1_n_5;
  wire op2_assign_fu_565_p2_carry__1_n_6;
  wire op2_assign_fu_565_p2_carry__2_n_5;
  wire op2_assign_fu_565_p2_carry__2_n_6;
  wire op2_assign_fu_565_p2_carry_n_3;
  wire op2_assign_fu_565_p2_carry_n_4;
  wire op2_assign_fu_565_p2_carry_n_5;
  wire op2_assign_fu_565_p2_carry_n_6;
  wire [16:0]op2_assign_reg_885;
  wire \op2_assign_reg_885[0]_i_1__0_n_3 ;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_56_in;
  wire [7:0]p_Val2_3_reg_412;
  wire p_Val2_3_reg_4120;
  wire p_Val2_3_reg_412_0;
  wire [7:0]p_Val2_4_reg_389;
  wire [7:0]p_Val2_s_reg_354;
  wire p_Val2_s_reg_3540;
  wire p_Val2_s_reg_354_1;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire \row_V_reg_318[0]_i_1__0_n_3 ;
  wire \row_V_reg_318[0]_i_3__0_n_3 ;
  wire [12:0]row_V_reg_318_reg;
  wire \row_V_reg_318_reg[0]_i_2__0_n_10 ;
  wire \row_V_reg_318_reg[0]_i_2__0_n_3 ;
  wire \row_V_reg_318_reg[0]_i_2__0_n_4 ;
  wire \row_V_reg_318_reg[0]_i_2__0_n_5 ;
  wire \row_V_reg_318_reg[0]_i_2__0_n_6 ;
  wire \row_V_reg_318_reg[0]_i_2__0_n_7 ;
  wire \row_V_reg_318_reg[0]_i_2__0_n_8 ;
  wire \row_V_reg_318_reg[0]_i_2__0_n_9 ;
  wire \row_V_reg_318_reg[12]_i_1__0_n_10 ;
  wire \row_V_reg_318_reg[4]_i_1__0_n_10 ;
  wire \row_V_reg_318_reg[4]_i_1__0_n_3 ;
  wire \row_V_reg_318_reg[4]_i_1__0_n_4 ;
  wire \row_V_reg_318_reg[4]_i_1__0_n_5 ;
  wire \row_V_reg_318_reg[4]_i_1__0_n_6 ;
  wire \row_V_reg_318_reg[4]_i_1__0_n_7 ;
  wire \row_V_reg_318_reg[4]_i_1__0_n_8 ;
  wire \row_V_reg_318_reg[4]_i_1__0_n_9 ;
  wire \row_V_reg_318_reg[8]_i_1__0_n_10 ;
  wire \row_V_reg_318_reg[8]_i_1__0_n_3 ;
  wire \row_V_reg_318_reg[8]_i_1__0_n_4 ;
  wire \row_V_reg_318_reg[8]_i_1__0_n_5 ;
  wire \row_V_reg_318_reg[8]_i_1__0_n_6 ;
  wire \row_V_reg_318_reg[8]_i_1__0_n_7 ;
  wire \row_V_reg_318_reg[8]_i_1__0_n_8 ;
  wire \row_V_reg_318_reg[8]_i_1__0_n_9 ;
  wire \row_ind_V_0_0_fu_92[0]_i_1_n_3 ;
  wire \row_ind_V_0_0_fu_92[1]_i_1_n_3 ;
  wire [1:0]row_ind_V_0_0_fu_92_reg;
  wire \row_ind_V_0_0_load_reg_850_reg_n_3_[0] ;
  wire \row_ind_V_0_0_load_reg_850_reg_n_3_[1] ;
  wire \row_ind_V_0_reg_306[0]_i_1__0_n_3 ;
  wire \row_ind_V_0_reg_306[1]_i_1__0_n_3 ;
  wire \row_ind_V_0_reg_306_reg_n_3_[0] ;
  wire \row_ind_V_0_reg_306_reg_n_3_[1] ;
  wire \row_ind_V_1_0_fu_96[0]_i_1_n_3 ;
  wire \row_ind_V_1_0_fu_96[1]_i_1_n_3 ;
  wire [1:0]row_ind_V_1_0_fu_96_reg;
  wire [1:0]row_ind_V_1_0_load_reg_855_reg;
  wire \row_ind_V_1_2_reg_295[0]_i_1_n_3 ;
  wire \row_ind_V_1_2_reg_295[1]_i_1_n_3 ;
  wire \row_ind_V_1_2_reg_295_reg_n_3_[0] ;
  wire \row_ind_V_1_2_reg_295_reg_n_3_[1] ;
  wire [1:0]row_ind_V_1_reg_251;
  wire \row_ind_V_1_reg_251[0]_i_1_n_3 ;
  wire \row_ind_V_1_reg_251[1]_i_1_n_3 ;
  wire \row_ind_V_2_0_fu_100[0]_i_1_n_3 ;
  wire \row_ind_V_2_0_fu_100[1]_i_1_n_3 ;
  wire [1:0]row_ind_V_2_0_fu_100_reg;
  wire [1:0]row_ind_V_2_0_load_reg_860_reg;
  wire row_ind_V_2_reg_285;
  wire \row_ind_V_2_reg_285[0]_i_1__0_n_3 ;
  wire \row_ind_V_2_reg_285[1]_i_2__0_n_3 ;
  wire \row_ind_V_2_reg_285[1]_i_3__0_n_3 ;
  wire \row_ind_V_2_reg_285_reg_n_3_[0] ;
  wire \row_ind_V_2_reg_285_reg_n_3_[1] ;
  wire [15:0]sel0;
  wire [7:0]src_buf_V_0_0_reg_342;
  wire [7:0]src_buf_V_0_1_reg_963;
  wire src_buf_V_0_1_reg_9630;
  wire [7:0]src_buf_V_1_0_reg_400;
  wire [7:0]src_buf_V_1_1_reg_974;
  wire [7:0]src_buf_V_2_0_reg_424;
  wire [7:0]src_buf_V_2_1_reg_979;
  wire [1:0]trunc_ln123_reg_907;
  wire [1:0]trunc_ln136_1_reg_916;
  wire [1:0]trunc_ln136_reg_911;
  wire we12;
  wire [12:1]zext_ln878_10_fu_632_p1;
  wire [3:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__6/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__7/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__8/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1616_reg_890_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln1616_reg_890_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln691_reg_868_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln691_reg_868_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_cmp_i_i115_i_fu_605_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i115_i_fu_605_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_col_V_2_reg_921_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_2_reg_921_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_i_col_V_0_reg_274_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_col_V_0_reg_274_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln878_14_fu_552_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_14_fu_552_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_16_fu_600_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_16_fu_600_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln878_16_fu_600_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_16_fu_600_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_17_fu_636_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln878_17_fu_636_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_17_fu_636_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_18_fu_641_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_18_fu_641_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_532_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_532_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_724_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_4_fu_750_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_6_fu_778_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_696_p2_carry_O_UNCONNECTED;
  wire [2:2]NLW_op2_assign_fu_565_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_op2_assign_fu_565_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_row_V_reg_318_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_V_reg_318_reg[12]_i_1__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[0]),
        .I2(src_buf_V_2_1_reg_979[0]),
        .I3(src_buf_V_2_0_reg_424[0]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[1]),
        .I2(src_buf_V_2_1_reg_979[1]),
        .I3(src_buf_V_2_0_reg_424[1]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[2]),
        .I2(src_buf_V_2_1_reg_979[2]),
        .I3(src_buf_V_2_0_reg_424[2]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[3]),
        .I2(src_buf_V_2_1_reg_979[3]),
        .I3(src_buf_V_2_0_reg_424[3]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[4]),
        .I2(src_buf_V_2_1_reg_979[4]),
        .I3(src_buf_V_2_0_reg_424[4]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[5]),
        .I2(src_buf_V_2_1_reg_979[5]),
        .I3(src_buf_V_2_0_reg_424[5]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[6]),
        .I2(src_buf_V_2_1_reg_979[6]),
        .I3(src_buf_V_2_0_reg_424[6]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(imgHelper3_data_full_n),
        .I1(\SRL_SIG_reg[1][0] [1]),
        .I2(ap_enable_reg_pp3_iter5_reg_n_3),
        .I3(icmp_ln882_reg_954_pp3_iter4_reg),
        .I4(ap_block_pp3_stage0_11001__0),
        .O(E));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(p_0_in),
        .I1(max_V_15_reg_986[7]),
        .I2(src_buf_V_2_1_reg_979[7]),
        .I3(src_buf_V_2_0_reg_424[7]),
        .I4(p_0_in2_in),
        .I5(p_1_in),
        .O(\max_V_15_reg_986_reg[7]_0 [7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_3 ,\_inferred__1/i__carry_n_4 ,\_inferred__1/i__carry_n_5 ,\_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({buf_V_0_U_n_25,buf_V_0_U_n_26,buf_V_0_U_n_27,buf_V_0_U_n_28}),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({buf_V_0_U_n_21,buf_V_0_U_n_22,buf_V_0_U_n_23,buf_V_0_U_n_24}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i__carry_n_3 ,\_inferred__2/i__carry_n_4 ,\_inferred__2/i__carry_n_5 ,\_inferred__2/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({buf_V_0_U_n_33,buf_V_0_U_n_34,buf_V_0_U_n_35,buf_V_0_U_n_36}),
        .O(\NLW__inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({buf_V_0_U_n_29,buf_V_0_U_n_30,buf_V_0_U_n_31,buf_V_0_U_n_32}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__3/i__carry_n_3 ,\_inferred__3/i__carry_n_4 ,\_inferred__3/i__carry_n_5 ,\_inferred__3/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__12_n_3,i__carry_i_2__12_n_3,i__carry_i_3__12_n_3,i__carry_i_4__12_n_3}),
        .O(\NLW__inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__12_n_3,i__carry_i_6__12_n_3,i__carry_i_7__12_n_3,i__carry_i_8__12_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_3 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__11_n_3,i__carry_i_2__11_n_3,i__carry_i_3__11_n_3,i__carry_i_4__11_n_3}),
        .O(\NLW__inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__11_n_3,i__carry_i_6__11_n_3,i__carry_i_7__11_n_3,i__carry_i_8__11_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__5/i__carry_n_3 ,\_inferred__5/i__carry_n_4 ,\_inferred__5/i__carry_n_5 ,\_inferred__5/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__10_n_3,i__carry_i_2__10_n_3,i__carry_i_3__10_n_3,i__carry_i_4__10_n_3}),
        .O(\NLW__inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__10_n_3,i__carry_i_6__10_n_3,i__carry_i_7__10_n_3,i__carry_i_8__10_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__6/i__carry_n_3 ,\_inferred__6/i__carry_n_4 ,\_inferred__6/i__carry_n_5 ,\_inferred__6/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__9_n_3,i__carry_i_2__9_n_3,i__carry_i_3__9_n_3,i__carry_i_4__9_n_3}),
        .O(\NLW__inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__9_n_3,i__carry_i_6__9_n_3,i__carry_i_7__9_n_3,i__carry_i_8__9_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__7/i__carry 
       (.CI(1'b0),
        .CO({p_0_in,\_inferred__7/i__carry_n_4 ,\_inferred__7/i__carry_n_5 ,\_inferred__7/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__13_n_3,i__carry_i_2__13_n_3,i__carry_i_3__13_n_3,i__carry_i_4__13_n_3}),
        .O(\NLW__inferred__7/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__13_n_3,i__carry_i_6__13_n_3,i__carry_i_7__13_n_3,i__carry_i_8__13_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__8/i__carry 
       (.CI(1'b0),
        .CO({p_1_in,\_inferred__8/i__carry_n_4 ,\_inferred__8/i__carry_n_5 ,\_inferred__8/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__14_n_3,i__carry_i_2__14_n_3,i__carry_i_3__14_n_3,i__carry_i_4__14_n_3}),
        .O(\NLW__inferred__8/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__14_n_3,i__carry_i_6__14_n_3,i__carry_i_7__14_n_3,i__carry_i_8__14_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1616_reg_890[0]_i_1 
       (.I0(empty_reg_840[0]),
        .O(add_ln1616_fu_571_p2[0]));
  FDRE \add_ln1616_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[0]),
        .Q(add_ln1616_reg_890[0]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[10]),
        .Q(add_ln1616_reg_890[10]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[11]),
        .Q(add_ln1616_reg_890[11]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[12]),
        .Q(add_ln1616_reg_890[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[12]_i_1 
       (.CI(\add_ln1616_reg_890_reg[8]_i_1_n_3 ),
        .CO({\add_ln1616_reg_890_reg[12]_i_1_n_3 ,\add_ln1616_reg_890_reg[12]_i_1_n_4 ,\add_ln1616_reg_890_reg[12]_i_1_n_5 ,\add_ln1616_reg_890_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[12:9]),
        .S(empty_reg_840[12:9]));
  FDRE \add_ln1616_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[13]),
        .Q(add_ln1616_reg_890[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[13]_i_1 
       (.CI(\add_ln1616_reg_890_reg[12]_i_1_n_3 ),
        .CO(\NLW_add_ln1616_reg_890_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1616_reg_890_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln1616_fu_571_p2[13]}),
        .S({1'b0,1'b0,1'b0,empty_reg_840[13]}));
  FDRE \add_ln1616_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[1]),
        .Q(add_ln1616_reg_890[1]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[2]),
        .Q(add_ln1616_reg_890[2]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[3]),
        .Q(add_ln1616_reg_890[3]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[4]),
        .Q(add_ln1616_reg_890[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1616_reg_890_reg[4]_i_1_n_3 ,\add_ln1616_reg_890_reg[4]_i_1_n_4 ,\add_ln1616_reg_890_reg[4]_i_1_n_5 ,\add_ln1616_reg_890_reg[4]_i_1_n_6 }),
        .CYINIT(empty_reg_840[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[4:1]),
        .S(empty_reg_840[4:1]));
  FDRE \add_ln1616_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[5]),
        .Q(add_ln1616_reg_890[5]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[6]),
        .Q(add_ln1616_reg_890[6]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[7]),
        .Q(add_ln1616_reg_890[7]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[8]),
        .Q(add_ln1616_reg_890[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[8]_i_1 
       (.CI(\add_ln1616_reg_890_reg[4]_i_1_n_3 ),
        .CO({\add_ln1616_reg_890_reg[8]_i_1_n_3 ,\add_ln1616_reg_890_reg[8]_i_1_n_4 ,\add_ln1616_reg_890_reg[8]_i_1_n_5 ,\add_ln1616_reg_890_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[8:5]),
        .S(empty_reg_840[8:5]));
  FDRE \add_ln1616_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[9]),
        .Q(add_ln1616_reg_890[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \add_ln691_reg_868[0]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln878_reg_873),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(imgHelper2_data_empty_n),
        .O(add_ln691_reg_8680));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_3__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[3]),
        .O(\add_ln691_reg_868[0]_i_3__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_4__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[2]),
        .O(\add_ln691_reg_868[0]_i_4__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_5__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[1]),
        .O(\add_ln691_reg_868[0]_i_5__0_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \add_ln691_reg_868[0]_i_6__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[0]),
        .O(\add_ln691_reg_868[0]_i_6__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[12]_i_2__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[12]),
        .O(\add_ln691_reg_868[12]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_2__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[7]),
        .O(\add_ln691_reg_868[4]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_3__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[6]),
        .O(\add_ln691_reg_868[4]_i_3__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_4__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[5]),
        .O(\add_ln691_reg_868[4]_i_4__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_5__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[4]),
        .O(\add_ln691_reg_868[4]_i_5__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_2__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[11]),
        .O(\add_ln691_reg_868[8]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_3__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[10]),
        .O(\add_ln691_reg_868[8]_i_3__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_4__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[9]),
        .O(\add_ln691_reg_868[8]_i_4__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_5__0 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[8]),
        .O(\add_ln691_reg_868[8]_i_5__0_n_3 ));
  FDRE \add_ln691_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__0_n_10 ),
        .Q(add_ln691_reg_868_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\add_ln691_reg_868_reg[0]_i_2__0_n_3 ,\add_ln691_reg_868_reg[0]_i_2__0_n_4 ,\add_ln691_reg_868_reg[0]_i_2__0_n_5 ,\add_ln691_reg_868_reg[0]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln691_reg_868_reg[0]_i_2__0_n_7 ,\add_ln691_reg_868_reg[0]_i_2__0_n_8 ,\add_ln691_reg_868_reg[0]_i_2__0_n_9 ,\add_ln691_reg_868_reg[0]_i_2__0_n_10 }),
        .S({\add_ln691_reg_868[0]_i_3__0_n_3 ,\add_ln691_reg_868[0]_i_4__0_n_3 ,\add_ln691_reg_868[0]_i_5__0_n_3 ,\add_ln691_reg_868[0]_i_6__0_n_3 }));
  FDRE \add_ln691_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__0_n_8 ),
        .Q(add_ln691_reg_868_reg[10]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[11] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__0_n_7 ),
        .Q(add_ln691_reg_868_reg[11]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[12] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[12]_i_1__0_n_10 ),
        .Q(add_ln691_reg_868_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[12]_i_1__0 
       (.CI(\add_ln691_reg_868_reg[8]_i_1__0_n_3 ),
        .CO(\NLW_add_ln691_reg_868_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln691_reg_868_reg[12]_i_1__0_O_UNCONNECTED [3:1],\add_ln691_reg_868_reg[12]_i_1__0_n_10 }),
        .S({1'b0,1'b0,1'b0,\add_ln691_reg_868[12]_i_2__0_n_3 }));
  FDRE \add_ln691_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__0_n_9 ),
        .Q(add_ln691_reg_868_reg[1]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__0_n_8 ),
        .Q(add_ln691_reg_868_reg[2]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__0_n_7 ),
        .Q(add_ln691_reg_868_reg[3]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__0_n_10 ),
        .Q(add_ln691_reg_868_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[4]_i_1__0 
       (.CI(\add_ln691_reg_868_reg[0]_i_2__0_n_3 ),
        .CO({\add_ln691_reg_868_reg[4]_i_1__0_n_3 ,\add_ln691_reg_868_reg[4]_i_1__0_n_4 ,\add_ln691_reg_868_reg[4]_i_1__0_n_5 ,\add_ln691_reg_868_reg[4]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_868_reg[4]_i_1__0_n_7 ,\add_ln691_reg_868_reg[4]_i_1__0_n_8 ,\add_ln691_reg_868_reg[4]_i_1__0_n_9 ,\add_ln691_reg_868_reg[4]_i_1__0_n_10 }),
        .S({\add_ln691_reg_868[4]_i_2__0_n_3 ,\add_ln691_reg_868[4]_i_3__0_n_3 ,\add_ln691_reg_868[4]_i_4__0_n_3 ,\add_ln691_reg_868[4]_i_5__0_n_3 }));
  FDRE \add_ln691_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__0_n_9 ),
        .Q(add_ln691_reg_868_reg[5]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__0_n_8 ),
        .Q(add_ln691_reg_868_reg[6]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__0_n_7 ),
        .Q(add_ln691_reg_868_reg[7]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__0_n_10 ),
        .Q(add_ln691_reg_868_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[8]_i_1__0 
       (.CI(\add_ln691_reg_868_reg[4]_i_1__0_n_3 ),
        .CO({\add_ln691_reg_868_reg[8]_i_1__0_n_3 ,\add_ln691_reg_868_reg[8]_i_1__0_n_4 ,\add_ln691_reg_868_reg[8]_i_1__0_n_5 ,\add_ln691_reg_868_reg[8]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_868_reg[8]_i_1__0_n_7 ,\add_ln691_reg_868_reg[8]_i_1__0_n_8 ,\add_ln691_reg_868_reg[8]_i_1__0_n_9 ,\add_ln691_reg_868_reg[8]_i_1__0_n_10 }),
        .S({\add_ln691_reg_868[8]_i_2__0_n_3 ,\add_ln691_reg_868[8]_i_3__0_n_3 ,\add_ln691_reg_868[8]_i_4__0_n_3 ,\add_ln691_reg_868[8]_i_5__0_n_3 }));
  FDRE \add_ln691_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__0_n_9 ),
        .Q(add_ln691_reg_868_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .I1(imgHelper2_rows_c_empty_n),
        .I2(imgHelper2_cols_c_empty_n),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(ap_CS_fsm_state9),
        .I1(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .I2(icmp_ln878_16_fu_600_p2),
        .I3(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFF707070)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(row_ind_V_1_reg_251[0]),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hD1111111)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(imgHelper2_cols_c_empty_n),
        .I3(imgHelper2_rows_c_empty_n),
        .I4(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_start),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF2F222200000000)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I2(icmp_ln878_16_fu_600_p2),
        .I3(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .I4(ap_CS_fsm_state9),
        .I5(\SRL_SIG_reg[1][0] [1]),
        .O(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFAFAFABA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln878_fu_532_p2),
        .I4(ap_block_pp1_stage0_11001__0),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(icmp_ln878_reg_873),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(imgHelper2_data_empty_n),
        .O(ap_block_pp1_stage0_11001__0));
  LUT6 #(
    .INIT(64'h2022222200000000)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(icmp_ln878_fu_532_p2),
        .I2(imgHelper2_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_873),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_14_fu_552_p2),
        .I2(clear),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_14_fu_552_p2),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state16),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFFFFE0F0)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_enable_reg_pp3_iter3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter4_reg_n_3),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(clear),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln878_fu_532_p2),
        .I4(ap_enable_reg_pp1_iter0_i_2_n_3),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(imgHelper2_data_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_reg_873),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_fu_532_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_11001__0),
        .I5(ap_CS_fsm_state3),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A800A8A8A8A8)) 
    ap_enable_reg_pp3_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter00),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(icmp_ln878_17_fu_636_p2),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(ap_enable_reg_pp3_iter0_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter1_i_1__0
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(ap_enable_reg_pp3_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp3_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter2_i_1__0
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter2),
        .O(ap_enable_reg_pp3_iter2_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_i_1__0_n_3),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter3_i_1__0
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter3),
        .O(ap_enable_reg_pp3_iter3_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter3_i_1__0_n_3),
        .Q(ap_enable_reg_pp3_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp3_iter4_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter4_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter4_i_1__0_n_3),
        .Q(ap_enable_reg_pp3_iter4_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp3_iter5_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_enable_reg_pp3_iter4_reg_n_3),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter5_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter5_i_1__0_n_3),
        .Q(ap_enable_reg_pp3_iter5_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1 
       (.I0(icmp_ln878_18_reg_930),
        .I1(\cmp_i_i115_i_reg_903_reg[0]_0 ),
        .I2(icmp_ln878_17_reg_926),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_2 
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(ap_condition_226));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper2_data_dout[0]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[0]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper2_data_dout[1]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[1]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper2_data_dout[2]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[2]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper2_data_dout[3]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[3]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper2_data_dout[4]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[4]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper2_data_dout[5]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[5]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper2_data_dout[6]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[6]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(imgHelper2_data_dout[7]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[0]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[1]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[2]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[3]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[4]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[5]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[6]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_366[7]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_1__0 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[0]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[1]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[2]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[3]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[4]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[5]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[6]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[7]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0222)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_18_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[0]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[1]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[2]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[3]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[4]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[5]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[6]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_366[7]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__0_n_3 ));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_46 buf_V_0_U
       (.CO(icmp_ln878_14_fu_552_p2),
        .D(max_V_11_fu_716_p3),
        .DI({buf_V_0_U_n_25,buf_V_0_U_n_26,buf_V_0_U_n_27,buf_V_0_U_n_28}),
        .DIADI(DIADI),
        .DOBDO(buf_V_1_q0),
        .Q(col_V_reg_330_pp3_iter1_reg),
        .S({buf_V_0_U_n_21,buf_V_0_U_n_22,buf_V_0_U_n_23,buf_V_0_U_n_24}),
        .\_inferred__1/i__carry ({p_Val2_s_reg_354[6],p_Val2_s_reg_354[4],p_Val2_s_reg_354[2],p_Val2_s_reg_354[0]}),
        .\_inferred__1/i__carry_0 (i__carry_i_9__2_n_3),
        .\_inferred__1/i__carry_1 ({src_buf_V_0_0_reg_342[6],src_buf_V_0_0_reg_342[4],src_buf_V_0_0_reg_342[2],src_buf_V_0_0_reg_342[0]}),
        .\_inferred__2/i__carry ({src_buf_V_0_1_reg_963[6],src_buf_V_0_1_reg_963[4],src_buf_V_0_1_reg_963[2],src_buf_V_0_1_reg_963[0]}),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4),
        .ap_phi_mux_p_Val2_s_phi_fu_358_p4(ap_phi_mux_p_Val2_s_phi_fu_358_p4),
        .ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4),
        .ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] (trunc_ln136_1_reg_916),
        .buf_V_0_address1140_out__0(buf_V_0_address1140_out__0),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_14_fu_552_p2_carry__0(icmp_ln878_fu_532_p2_carry__0_0[15:8]),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .\max_V_11_reg_968_reg[7] (\_inferred__2/i__carry_n_3 ),
        .\max_V_11_reg_968_reg[7]_0 (icmp_ln886_fu_696_p2_carry_n_3),
        .\max_V_11_reg_968_reg[7]_1 (\_inferred__1/i__carry_n_3 ),
        .out(i_col_V_0_reg_274_reg),
        .p_56_in(p_56_in),
        .ram_reg(trunc_ln123_reg_907),
        .ram_reg_0({ap_CS_fsm_pp3_stage0,ap_CS_fsm_state7}),
        .ram_reg_1({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ram_reg_2(buf_V_1_U_n_13),
        .ram_reg_3(\cmp_i_i115_i_reg_903_reg[0]_0 ),
        .\src_buf_V_0_0_reg_342_reg[6] ({buf_V_0_U_n_29,buf_V_0_U_n_30,buf_V_0_U_n_31,buf_V_0_U_n_32}),
        .\src_buf_V_0_1_reg_963_reg[0] (trunc_ln136_reg_911),
        .\src_buf_V_0_1_reg_963_reg[6] ({buf_V_0_U_n_33,buf_V_0_U_n_34,buf_V_0_U_n_35,buf_V_0_U_n_36}),
        .\src_buf_V_0_1_reg_963_reg[7] (buf_V_2_q0),
        .\trunc_ln136_1_reg_916_reg[0] (ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2),
        .\trunc_ln341_reg_67_reg[14] ({buf_V_0_U_n_37,buf_V_0_U_n_38,buf_V_0_U_n_39,buf_V_0_U_n_40}),
        .\trunc_ln341_reg_67_reg[15] ({buf_V_0_U_n_41,buf_V_0_U_n_42,buf_V_0_U_n_43,buf_V_0_U_n_44}));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_47 buf_V_1_U
       (.DOBDO(buf_V_1_q0),
        .Q(col_V_reg_330_pp3_iter1_reg),
        .\ap_CS_fsm_reg[8] (buf_V_1_U_n_11),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(buf_V_1_U_n_13),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .icmp_ln878_reg_873(icmp_ln878_reg_873),
        .imgHelper2_data_empty_n(imgHelper2_data_empty_n),
        .p_56_in(p_56_in),
        .ram_reg(ram_reg),
        .ram_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_1({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp1_stage0}),
        .ram_reg_2({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ram_reg_3({\i_col_046_0_reg_262_reg_n_3_[11] ,\i_col_046_0_reg_262_reg_n_3_[10] ,\i_col_046_0_reg_262_reg_n_3_[9] ,\i_col_046_0_reg_262_reg_n_3_[8] ,\i_col_046_0_reg_262_reg_n_3_[7] ,\i_col_046_0_reg_262_reg_n_3_[6] ,\i_col_046_0_reg_262_reg_n_3_[5] ,\i_col_046_0_reg_262_reg_n_3_[4] ,\i_col_046_0_reg_262_reg_n_3_[3] ,\i_col_046_0_reg_262_reg_n_3_[2] ,\i_col_046_0_reg_262_reg_n_3_[1] ,\i_col_046_0_reg_262_reg_n_3_[0] }),
        .ram_reg_4(trunc_ln123_reg_907),
        .ram_reg_5(\cmp_i_i115_i_reg_903_reg[0]_0 ));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_48 buf_V_2_U
       (.Q({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .icmp_ln882_reg_954_pp3_iter4_reg(icmp_ln882_reg_954_pp3_iter4_reg),
        .imgHelper2_data_empty_n(imgHelper2_data_empty_n),
        .imgHelper3_data_full_n(imgHelper3_data_full_n),
        .p_56_in(p_56_in),
        .ram_reg(buf_V_2_q0),
        .ram_reg_0(col_V_reg_330_pp3_iter1_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(trunc_ln123_reg_907[1]),
        .ram_reg_3(ap_CS_fsm_pp3_stage0),
        .ram_reg_4(ap_enable_reg_pp3_iter5_reg_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i115_i_fu_605_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i115_i_fu_605_p2_carry_n_3,cmp_i_i115_i_fu_605_p2_carry_n_4,cmp_i_i115_i_fu_605_p2_carry_n_5,cmp_i_i115_i_fu_605_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i115_i_fu_605_p2_carry_i_1_n_3,cmp_i_i115_i_fu_605_p2_carry_i_2_n_3,cmp_i_i115_i_fu_605_p2_carry_i_3_n_3,cmp_i_i115_i_fu_605_p2_carry_i_4_n_3}),
        .O(NLW_cmp_i_i115_i_fu_605_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i115_i_fu_605_p2_carry_i_5_n_3,cmp_i_i115_i_fu_605_p2_carry_i_6_n_3,cmp_i_i115_i_fu_605_p2_carry_i_7_n_3,cmp_i_i115_i_fu_605_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i115_i_fu_605_p2_carry__0
       (.CI(cmp_i_i115_i_fu_605_p2_carry_n_3),
        .CO({cmp_i_i115_i_fu_605_p2,cmp_i_i115_i_fu_605_p2_carry__0_n_4,cmp_i_i115_i_fu_605_p2_carry__0_n_5,cmp_i_i115_i_fu_605_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i115_i_fu_605_p2_carry__0_i_1_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_2_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_3_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_4_n_3}),
        .O(NLW_cmp_i_i115_i_fu_605_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_i_i115_i_fu_605_p2_carry__0_i_5_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_6_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_7_n_3,cmp_i_i115_i_fu_605_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_1
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_2
       (.I0(row_V_reg_318_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(Q[10]),
        .I3(row_V_reg_318_reg[10]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(Q[8]),
        .I3(row_V_reg_318_reg[8]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_5
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_6
       (.I0(row_V_reg_318_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_7
       (.I0(Q[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(row_V_reg_318_reg[10]),
        .I3(Q[10]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry__0_i_8
       (.I0(Q[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(row_V_reg_318_reg[8]),
        .I3(Q[8]),
        .O(cmp_i_i115_i_fu_605_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry_i_1
       (.I0(Q[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(Q[6]),
        .I3(row_V_reg_318_reg[6]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry_i_2
       (.I0(Q[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(Q[4]),
        .I3(row_V_reg_318_reg[4]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry_i_3
       (.I0(Q[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(Q[2]),
        .I3(row_V_reg_318_reg[2]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_605_p2_carry_i_4
       (.I0(Q[1]),
        .I1(row_V_reg_318_reg[1]),
        .I2(Q[0]),
        .I3(row_V_reg_318_reg[0]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry_i_5
       (.I0(Q[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(row_V_reg_318_reg[6]),
        .I3(Q[6]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry_i_6
       (.I0(Q[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(row_V_reg_318_reg[4]),
        .I3(Q[4]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry_i_7
       (.I0(Q[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(row_V_reg_318_reg[2]),
        .I3(Q[2]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_605_p2_carry_i_8
       (.I0(row_V_reg_318_reg[0]),
        .I1(Q[0]),
        .I2(row_V_reg_318_reg[1]),
        .I3(Q[1]),
        .O(cmp_i_i115_i_fu_605_p2_carry_i_8_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    \cmp_i_i115_i_reg_903[0]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln878_16_fu_600_p2),
        .I2(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .O(ap_enable_reg_pp3_iter00));
  FDRE \cmp_i_i115_i_reg_903_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(cmp_i_i115_i_fu_605_p2),
        .Q(\cmp_i_i115_i_reg_903_reg[0]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_2_reg_921[0]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(ap_condition_209));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[0]_i_3 
       (.I0(\col_V_reg_330_reg_n_3_[3] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[3]),
        .O(\col_V_2_reg_921[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[0]_i_4 
       (.I0(\col_V_reg_330_reg_n_3_[2] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[2]),
        .O(zext_ln878_10_fu_632_p1[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[0]_i_5 
       (.I0(\col_V_reg_330_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[1]),
        .O(\col_V_2_reg_921[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \col_V_2_reg_921[0]_i_6 
       (.I0(\col_V_reg_330_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[0]),
        .O(\col_V_2_reg_921[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[12]_i_2 
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[12]),
        .O(zext_ln878_10_fu_632_p1[12]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[4]_i_2 
       (.I0(\col_V_reg_330_reg_n_3_[7] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[7]),
        .O(\col_V_2_reg_921[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[4]_i_3 
       (.I0(\col_V_reg_330_reg_n_3_[6] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[6]),
        .O(zext_ln878_10_fu_632_p1[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[4]_i_4 
       (.I0(\col_V_reg_330_reg_n_3_[5] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[5]),
        .O(\col_V_2_reg_921[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[4]_i_5 
       (.I0(\col_V_reg_330_reg_n_3_[4] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[4]),
        .O(zext_ln878_10_fu_632_p1[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[8]_i_2 
       (.I0(\col_V_reg_330_reg_n_3_[11] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[11]),
        .O(\col_V_2_reg_921[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[8]_i_3 
       (.I0(\col_V_reg_330_reg_n_3_[10] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[10]),
        .O(zext_ln878_10_fu_632_p1[10]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[8]_i_4 
       (.I0(\col_V_reg_330_reg_n_3_[9] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[9]),
        .O(\col_V_2_reg_921[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_2_reg_921[8]_i_5 
       (.I0(\col_V_reg_330_reg_n_3_[8] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[8]),
        .O(zext_ln878_10_fu_632_p1[8]));
  FDRE \col_V_2_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[0]_i_2_n_10 ),
        .Q(col_V_2_reg_921_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_2_reg_921_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\col_V_2_reg_921_reg[0]_i_2_n_3 ,\col_V_2_reg_921_reg[0]_i_2_n_4 ,\col_V_2_reg_921_reg[0]_i_2_n_5 ,\col_V_2_reg_921_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_2_reg_921_reg[0]_i_2_n_7 ,\col_V_2_reg_921_reg[0]_i_2_n_8 ,\col_V_2_reg_921_reg[0]_i_2_n_9 ,\col_V_2_reg_921_reg[0]_i_2_n_10 }),
        .S({\col_V_2_reg_921[0]_i_3_n_3 ,zext_ln878_10_fu_632_p1[2],\col_V_2_reg_921[0]_i_5_n_3 ,\col_V_2_reg_921[0]_i_6_n_3 }));
  FDRE \col_V_2_reg_921_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[8]_i_1_n_8 ),
        .Q(col_V_2_reg_921_reg[10]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[8]_i_1_n_7 ),
        .Q(col_V_2_reg_921_reg[11]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[12]_i_1_n_10 ),
        .Q(col_V_2_reg_921_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_2_reg_921_reg[12]_i_1 
       (.CI(\col_V_2_reg_921_reg[8]_i_1_n_3 ),
        .CO(\NLW_col_V_2_reg_921_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_2_reg_921_reg[12]_i_1_O_UNCONNECTED [3:1],\col_V_2_reg_921_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,zext_ln878_10_fu_632_p1[12]}));
  FDRE \col_V_2_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[0]_i_2_n_9 ),
        .Q(col_V_2_reg_921_reg[1]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[0]_i_2_n_8 ),
        .Q(col_V_2_reg_921_reg[2]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[0]_i_2_n_7 ),
        .Q(col_V_2_reg_921_reg[3]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[4]_i_1_n_10 ),
        .Q(col_V_2_reg_921_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_2_reg_921_reg[4]_i_1 
       (.CI(\col_V_2_reg_921_reg[0]_i_2_n_3 ),
        .CO({\col_V_2_reg_921_reg[4]_i_1_n_3 ,\col_V_2_reg_921_reg[4]_i_1_n_4 ,\col_V_2_reg_921_reg[4]_i_1_n_5 ,\col_V_2_reg_921_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_2_reg_921_reg[4]_i_1_n_7 ,\col_V_2_reg_921_reg[4]_i_1_n_8 ,\col_V_2_reg_921_reg[4]_i_1_n_9 ,\col_V_2_reg_921_reg[4]_i_1_n_10 }),
        .S({\col_V_2_reg_921[4]_i_2_n_3 ,zext_ln878_10_fu_632_p1[6],\col_V_2_reg_921[4]_i_4_n_3 ,zext_ln878_10_fu_632_p1[4]}));
  FDRE \col_V_2_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[4]_i_1_n_9 ),
        .Q(col_V_2_reg_921_reg[5]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[4]_i_1_n_8 ),
        .Q(col_V_2_reg_921_reg[6]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[4]_i_1_n_7 ),
        .Q(col_V_2_reg_921_reg[7]),
        .R(1'b0));
  FDRE \col_V_2_reg_921_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[8]_i_1_n_10 ),
        .Q(col_V_2_reg_921_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_2_reg_921_reg[8]_i_1 
       (.CI(\col_V_2_reg_921_reg[4]_i_1_n_3 ),
        .CO({\col_V_2_reg_921_reg[8]_i_1_n_3 ,\col_V_2_reg_921_reg[8]_i_1_n_4 ,\col_V_2_reg_921_reg[8]_i_1_n_5 ,\col_V_2_reg_921_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_2_reg_921_reg[8]_i_1_n_7 ,\col_V_2_reg_921_reg[8]_i_1_n_8 ,\col_V_2_reg_921_reg[8]_i_1_n_9 ,\col_V_2_reg_921_reg[8]_i_1_n_10 }),
        .S({\col_V_2_reg_921[8]_i_2_n_3 ,zext_ln878_10_fu_632_p1[10],\col_V_2_reg_921[8]_i_4_n_3 ,zext_ln878_10_fu_632_p1[8]}));
  FDRE \col_V_2_reg_921_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_2_reg_921_reg[8]_i_1_n_9 ),
        .Q(col_V_2_reg_921_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \col_V_reg_330[12]_i_1__0 
       (.I0(icmp_ln878_17_reg_926),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ap_enable_reg_pp3_iter00),
        .O(col_V_reg_330));
  LUT4 #(
    .INIT(16'h0800)) 
    \col_V_reg_330[12]_i_2__0 
       (.I0(icmp_ln878_17_reg_926),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter1),
        .O(col_V_reg_3300));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[0] ),
        .Q(col_V_reg_330_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[10] ),
        .Q(col_V_reg_330_pp3_iter1_reg[10]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[11] ),
        .Q(col_V_reg_330_pp3_iter1_reg[11]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[12] ),
        .Q(\col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[1] ),
        .Q(col_V_reg_330_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[2] ),
        .Q(col_V_reg_330_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[3] ),
        .Q(col_V_reg_330_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[4] ),
        .Q(col_V_reg_330_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[5] ),
        .Q(col_V_reg_330_pp3_iter1_reg[5]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[6] ),
        .Q(col_V_reg_330_pp3_iter1_reg[6]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[7] ),
        .Q(col_V_reg_330_pp3_iter1_reg[7]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[8] ),
        .Q(col_V_reg_330_pp3_iter1_reg[8]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[9] ),
        .Q(col_V_reg_330_pp3_iter1_reg[9]),
        .R(1'b0));
  FDRE \col_V_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[0]),
        .Q(\col_V_reg_330_reg_n_3_[0] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[10]),
        .Q(\col_V_reg_330_reg_n_3_[10] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[11]),
        .Q(\col_V_reg_330_reg_n_3_[11] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[12]),
        .Q(\col_V_reg_330_reg_n_3_[12] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[1]),
        .Q(\col_V_reg_330_reg_n_3_[1] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[2]),
        .Q(\col_V_reg_330_reg_n_3_[2] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[3]),
        .Q(\col_V_reg_330_reg_n_3_[3] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[4]),
        .Q(\col_V_reg_330_reg_n_3_[4] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[5]),
        .Q(\col_V_reg_330_reg_n_3_[5] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[6]),
        .Q(\col_V_reg_330_reg_n_3_[6] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[7]),
        .Q(\col_V_reg_330_reg_n_3_[7] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[8]),
        .Q(\col_V_reg_330_reg_n_3_[8] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_2_reg_921_reg[9]),
        .Q(\col_V_reg_330_reg_n_3_[9] ),
        .R(col_V_reg_330));
  FDRE \empty_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .Q(empty_reg_840[0]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .Q(empty_reg_840[10]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .Q(empty_reg_840[11]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .Q(empty_reg_840[12]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .Q(empty_reg_840[13]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .Q(empty_reg_840[1]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .Q(empty_reg_840[2]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .Q(empty_reg_840[3]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .Q(empty_reg_840[4]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .Q(empty_reg_840[5]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .Q(empty_reg_840[6]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .Q(empty_reg_840[7]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .Q(empty_reg_840[8]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .Q(empty_reg_840[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_i_1
       (.I0(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_p_src_cols_read),
        .I1(ap_CS_fsm_state9),
        .I2(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .I3(icmp_ln878_16_fu_600_p2),
        .I4(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_10__1
       (.I0(src_buf_V_1_0_reg_400[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[5]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_10__2
       (.I0(ap_enable_reg_pp3_iter5_reg_n_3),
        .I1(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_11__1
       (.I0(src_buf_V_1_0_reg_400[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[3]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_11__2
       (.I0(src_buf_V_1_1_reg_974[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[5]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_12__1
       (.I0(src_buf_V_1_0_reg_400[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[1]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_12__2
       (.I0(src_buf_V_1_1_reg_974[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[3]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_13__0
       (.I0(src_buf_V_1_1_reg_974[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[1]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_1__10
       (.I0(max_V_13_fu_742_p3[6]),
        .I1(max_V_13_fu_742_p3[7]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]),
        .I3(p_Val2_4_reg_389[6]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[6]),
        .O(i__carry_i_1__10_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    i__carry_i_1__11
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I1(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I2(src_buf_V_1_1_reg_974[6]),
        .I3(p_Val2_3_reg_412[6]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[6]),
        .O(i__carry_i_1__11_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_1__12
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I1(max_V_11_reg_968[7]),
        .I2(src_buf_V_1_0_reg_400[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[6]),
        .I5(max_V_11_reg_968[6]),
        .O(i__carry_i_1__12_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__13
       (.I0(src_buf_V_2_1_reg_979[7]),
        .I1(max_V_15_reg_986[7]),
        .I2(src_buf_V_2_1_reg_979[6]),
        .I3(max_V_15_reg_986[6]),
        .O(i__carry_i_1__13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__14
       (.I0(src_buf_V_2_1_reg_979[7]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(src_buf_V_2_1_reg_979[6]),
        .I3(src_buf_V_2_0_reg_424[6]),
        .O(i__carry_i_1__14_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_1__9
       (.I0(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I2(p_Val2_4_reg_389[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[6]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(i__carry_i_1__9_n_3));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_2__10
       (.I0(max_V_13_fu_742_p3[4]),
        .I1(max_V_13_fu_742_p3[5]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]),
        .I3(p_Val2_4_reg_389[4]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[4]),
        .O(i__carry_i_2__10_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    i__carry_i_2__11
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I1(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I2(src_buf_V_1_1_reg_974[4]),
        .I3(p_Val2_3_reg_412[4]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[4]),
        .O(i__carry_i_2__11_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_2__12
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I1(max_V_11_reg_968[5]),
        .I2(src_buf_V_1_0_reg_400[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[4]),
        .I5(max_V_11_reg_968[4]),
        .O(i__carry_i_2__12_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__13
       (.I0(src_buf_V_2_1_reg_979[5]),
        .I1(max_V_15_reg_986[5]),
        .I2(src_buf_V_2_1_reg_979[4]),
        .I3(max_V_15_reg_986[4]),
        .O(i__carry_i_2__13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__14
       (.I0(src_buf_V_2_1_reg_979[5]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(src_buf_V_2_1_reg_979[4]),
        .I3(src_buf_V_2_0_reg_424[4]),
        .O(i__carry_i_2__14_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_2__9
       (.I0(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I2(p_Val2_4_reg_389[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[4]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(i__carry_i_2__9_n_3));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_3__10
       (.I0(max_V_13_fu_742_p3[2]),
        .I1(max_V_13_fu_742_p3[3]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]),
        .I3(p_Val2_4_reg_389[2]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[2]),
        .O(i__carry_i_3__10_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    i__carry_i_3__11
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I1(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I2(src_buf_V_1_1_reg_974[2]),
        .I3(p_Val2_3_reg_412[2]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[2]),
        .O(i__carry_i_3__11_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_3__12
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I1(max_V_11_reg_968[3]),
        .I2(src_buf_V_1_0_reg_400[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[2]),
        .I5(max_V_11_reg_968[2]),
        .O(i__carry_i_3__12_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__13
       (.I0(src_buf_V_2_1_reg_979[3]),
        .I1(max_V_15_reg_986[3]),
        .I2(src_buf_V_2_1_reg_979[2]),
        .I3(max_V_15_reg_986[2]),
        .O(i__carry_i_3__13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__14
       (.I0(src_buf_V_2_1_reg_979[3]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(src_buf_V_2_1_reg_979[2]),
        .I3(src_buf_V_2_0_reg_424[2]),
        .O(i__carry_i_3__14_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_3__9
       (.I0(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I2(p_Val2_4_reg_389[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[2]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(i__carry_i_3__9_n_3));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_4__10
       (.I0(max_V_13_fu_742_p3[0]),
        .I1(max_V_13_fu_742_p3[1]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]),
        .I3(p_Val2_4_reg_389[0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[0]),
        .O(i__carry_i_4__10_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    i__carry_i_4__11
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I1(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I2(src_buf_V_1_1_reg_974[0]),
        .I3(p_Val2_3_reg_412[0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[0]),
        .O(i__carry_i_4__11_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_4__12
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I1(max_V_11_reg_968[1]),
        .I2(src_buf_V_1_0_reg_400[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[0]),
        .I5(max_V_11_reg_968[0]),
        .O(i__carry_i_4__12_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__13
       (.I0(src_buf_V_2_1_reg_979[1]),
        .I1(max_V_15_reg_986[1]),
        .I2(src_buf_V_2_1_reg_979[0]),
        .I3(max_V_15_reg_986[0]),
        .O(i__carry_i_4__13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__14
       (.I0(src_buf_V_2_1_reg_979[1]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(src_buf_V_2_1_reg_979[0]),
        .I3(src_buf_V_2_0_reg_424[0]),
        .O(i__carry_i_4__14_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    i__carry_i_4__9
       (.I0(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I2(p_Val2_4_reg_389[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[0]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(i__carry_i_4__9_n_3));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    i__carry_i_5__10
       (.I0(max_V_13_fu_742_p3[6]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I3(p_Val2_4_reg_389[7]),
        .I4(max_V_13_fu_742_p3[7]),
        .I5(ap_phi_mux_p_Val2_4_phi_fu_393_p4[6]),
        .O(i__carry_i_5__10_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_5__11
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(p_Val2_3_reg_412[6]),
        .I3(src_buf_V_1_0_reg_400[6]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[6]),
        .O(i__carry_i_5__11_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__12
       (.I0(max_V_11_reg_968[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(src_buf_V_1_0_reg_400[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[6]),
        .I5(max_V_11_reg_968[6]),
        .O(i__carry_i_5__12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__13
       (.I0(max_V_15_reg_986[7]),
        .I1(src_buf_V_2_1_reg_979[7]),
        .I2(max_V_15_reg_986[6]),
        .I3(src_buf_V_2_1_reg_979[6]),
        .O(i__carry_i_5__13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__14
       (.I0(src_buf_V_2_1_reg_979[7]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(src_buf_V_2_0_reg_424[6]),
        .I3(src_buf_V_2_1_reg_979[6]),
        .O(i__carry_i_5__14_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__9
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]),
        .I2(p_Val2_4_reg_389[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[6]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(i__carry_i_5__9_n_3));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    i__carry_i_6__10
       (.I0(max_V_13_fu_742_p3[4]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I3(p_Val2_4_reg_389[5]),
        .I4(max_V_13_fu_742_p3[5]),
        .I5(ap_phi_mux_p_Val2_4_phi_fu_393_p4[4]),
        .O(i__carry_i_6__10_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_6__11
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(p_Val2_3_reg_412[4]),
        .I3(src_buf_V_1_0_reg_400[4]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[4]),
        .O(i__carry_i_6__11_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__12
       (.I0(max_V_11_reg_968[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(src_buf_V_1_0_reg_400[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[4]),
        .I5(max_V_11_reg_968[4]),
        .O(i__carry_i_6__12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__13
       (.I0(max_V_15_reg_986[5]),
        .I1(src_buf_V_2_1_reg_979[5]),
        .I2(max_V_15_reg_986[4]),
        .I3(src_buf_V_2_1_reg_979[4]),
        .O(i__carry_i_6__13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__14
       (.I0(src_buf_V_2_1_reg_979[5]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(src_buf_V_2_0_reg_424[4]),
        .I3(src_buf_V_2_1_reg_979[4]),
        .O(i__carry_i_6__14_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__9
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]),
        .I2(p_Val2_4_reg_389[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[4]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(i__carry_i_6__9_n_3));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    i__carry_i_7__10
       (.I0(max_V_13_fu_742_p3[2]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I3(p_Val2_4_reg_389[3]),
        .I4(max_V_13_fu_742_p3[3]),
        .I5(ap_phi_mux_p_Val2_4_phi_fu_393_p4[2]),
        .O(i__carry_i_7__10_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_7__11
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(p_Val2_3_reg_412[2]),
        .I3(src_buf_V_1_0_reg_400[2]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[2]),
        .O(i__carry_i_7__11_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__12
       (.I0(max_V_11_reg_968[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(src_buf_V_1_0_reg_400[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[2]),
        .I5(max_V_11_reg_968[2]),
        .O(i__carry_i_7__12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__13
       (.I0(max_V_15_reg_986[3]),
        .I1(src_buf_V_2_1_reg_979[3]),
        .I2(max_V_15_reg_986[2]),
        .I3(src_buf_V_2_1_reg_979[2]),
        .O(i__carry_i_7__13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__14
       (.I0(src_buf_V_2_1_reg_979[3]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(src_buf_V_2_0_reg_424[2]),
        .I3(src_buf_V_2_1_reg_979[2]),
        .O(i__carry_i_7__14_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__9
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]),
        .I2(p_Val2_4_reg_389[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[2]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(i__carry_i_7__9_n_3));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    i__carry_i_8__10
       (.I0(max_V_13_fu_742_p3[0]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I3(p_Val2_4_reg_389[1]),
        .I4(max_V_13_fu_742_p3[1]),
        .I5(ap_phi_mux_p_Val2_4_phi_fu_393_p4[0]),
        .O(i__carry_i_8__10_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_8__11
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(p_Val2_3_reg_412[0]),
        .I3(src_buf_V_1_0_reg_400[0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[0]),
        .O(i__carry_i_8__11_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__12
       (.I0(max_V_11_reg_968[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(src_buf_V_1_0_reg_400[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[0]),
        .I5(max_V_11_reg_968[0]),
        .O(i__carry_i_8__12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__13
       (.I0(max_V_15_reg_986[1]),
        .I1(src_buf_V_2_1_reg_979[1]),
        .I2(max_V_15_reg_986[0]),
        .I3(src_buf_V_2_1_reg_979[0]),
        .O(i__carry_i_8__13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__14
       (.I0(src_buf_V_2_1_reg_979[1]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(src_buf_V_2_0_reg_424[0]),
        .I3(src_buf_V_2_1_reg_979[0]),
        .O(i__carry_i_8__14_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__9
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]),
        .I2(p_Val2_4_reg_389[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[0]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(i__carry_i_8__9_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_9__2
       (.I0(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .O(i__carry_i_9__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_9__3
       (.I0(src_buf_V_1_0_reg_400[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[7]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_9__4
       (.I0(src_buf_V_1_1_reg_974[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[7]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_col_046_0_reg_262[12]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(imgHelper2_data_empty_n),
        .O(we12));
  FDRE \i_col_046_0_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[0]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[10]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[11]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[12]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[1]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[2]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[3]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[4]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[5]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[6]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[7]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[8]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[9]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .R(ap_CS_fsm_state3));
  LUT2 #(
    .INIT(4'h8)) 
    \i_col_V_0_reg_274[0]_i_1__0 
       (.I0(icmp_ln878_14_fu_552_p2),
        .I1(ap_CS_fsm_state7),
        .O(ap_NS_fsm145_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_col_V_0_reg_274[0]_i_3__0 
       (.I0(i_col_V_0_reg_274_reg[0]),
        .O(\i_col_V_0_reg_274[0]_i_3__0_n_3 ));
  FDRE \i_col_V_0_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__0_n_10 ),
        .Q(i_col_V_0_reg_274_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\i_col_V_0_reg_274_reg[0]_i_2__0_n_3 ,\i_col_V_0_reg_274_reg[0]_i_2__0_n_4 ,\i_col_V_0_reg_274_reg[0]_i_2__0_n_5 ,\i_col_V_0_reg_274_reg[0]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_col_V_0_reg_274_reg[0]_i_2__0_n_7 ,\i_col_V_0_reg_274_reg[0]_i_2__0_n_8 ,\i_col_V_0_reg_274_reg[0]_i_2__0_n_9 ,\i_col_V_0_reg_274_reg[0]_i_2__0_n_10 }),
        .S({i_col_V_0_reg_274_reg[3:1],\i_col_V_0_reg_274[0]_i_3__0_n_3 }));
  FDRE \i_col_V_0_reg_274_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__0_n_8 ),
        .Q(i_col_V_0_reg_274_reg[10]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__0_n_7 ),
        .Q(i_col_V_0_reg_274_reg[11]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[12]_i_1__0_n_10 ),
        .Q(i_col_V_0_reg_274_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[12]_i_1__0 
       (.CI(\i_col_V_0_reg_274_reg[8]_i_1__0_n_3 ),
        .CO(\NLW_i_col_V_0_reg_274_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_col_V_0_reg_274_reg[12]_i_1__0_O_UNCONNECTED [3:1],\i_col_V_0_reg_274_reg[12]_i_1__0_n_10 }),
        .S({1'b0,1'b0,1'b0,i_col_V_0_reg_274_reg[12]}));
  FDRE \i_col_V_0_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__0_n_9 ),
        .Q(i_col_V_0_reg_274_reg[1]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__0_n_8 ),
        .Q(i_col_V_0_reg_274_reg[2]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__0_n_7 ),
        .Q(i_col_V_0_reg_274_reg[3]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__0_n_10 ),
        .Q(i_col_V_0_reg_274_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[4]_i_1__0 
       (.CI(\i_col_V_0_reg_274_reg[0]_i_2__0_n_3 ),
        .CO({\i_col_V_0_reg_274_reg[4]_i_1__0_n_3 ,\i_col_V_0_reg_274_reg[4]_i_1__0_n_4 ,\i_col_V_0_reg_274_reg[4]_i_1__0_n_5 ,\i_col_V_0_reg_274_reg[4]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_274_reg[4]_i_1__0_n_7 ,\i_col_V_0_reg_274_reg[4]_i_1__0_n_8 ,\i_col_V_0_reg_274_reg[4]_i_1__0_n_9 ,\i_col_V_0_reg_274_reg[4]_i_1__0_n_10 }),
        .S(i_col_V_0_reg_274_reg[7:4]));
  FDRE \i_col_V_0_reg_274_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__0_n_9 ),
        .Q(i_col_V_0_reg_274_reg[5]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__0_n_8 ),
        .Q(i_col_V_0_reg_274_reg[6]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__0_n_7 ),
        .Q(i_col_V_0_reg_274_reg[7]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__0_n_10 ),
        .Q(i_col_V_0_reg_274_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[8]_i_1__0 
       (.CI(\i_col_V_0_reg_274_reg[4]_i_1__0_n_3 ),
        .CO({\i_col_V_0_reg_274_reg[8]_i_1__0_n_3 ,\i_col_V_0_reg_274_reg[8]_i_1__0_n_4 ,\i_col_V_0_reg_274_reg[8]_i_1__0_n_5 ,\i_col_V_0_reg_274_reg[8]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_274_reg[8]_i_1__0_n_7 ,\i_col_V_0_reg_274_reg[8]_i_1__0_n_8 ,\i_col_V_0_reg_274_reg[8]_i_1__0_n_9 ,\i_col_V_0_reg_274_reg[8]_i_1__0_n_10 }),
        .S(i_col_V_0_reg_274_reg[11:8]));
  FDRE \i_col_V_0_reg_274_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__0_n_9 ),
        .Q(i_col_V_0_reg_274_reg[9]),
        .R(clear));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_14_fu_552_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_14_fu_552_p2_carry_n_3,icmp_ln878_14_fu_552_p2_carry_n_4,icmp_ln878_14_fu_552_p2_carry_n_5,icmp_ln878_14_fu_552_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_14_fu_552_p2_carry_i_1_n_3,icmp_ln878_14_fu_552_p2_carry_i_2_n_3,icmp_ln878_14_fu_552_p2_carry_i_3_n_3,icmp_ln878_14_fu_552_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_14_fu_552_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_14_fu_552_p2_carry_i_5_n_3,icmp_ln878_14_fu_552_p2_carry_i_6_n_3,icmp_ln878_14_fu_552_p2_carry_i_7_n_3,icmp_ln878_14_fu_552_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_14_fu_552_p2_carry__0
       (.CI(icmp_ln878_14_fu_552_p2_carry_n_3),
        .CO({icmp_ln878_14_fu_552_p2,icmp_ln878_14_fu_552_p2_carry__0_n_4,icmp_ln878_14_fu_552_p2_carry__0_n_5,icmp_ln878_14_fu_552_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({buf_V_0_U_n_37,buf_V_0_U_n_38,buf_V_0_U_n_39,buf_V_0_U_n_40}),
        .O(NLW_icmp_ln878_14_fu_552_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({buf_V_0_U_n_41,buf_V_0_U_n_42,buf_V_0_U_n_43,buf_V_0_U_n_44}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry_i_1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I1(i_col_V_0_reg_274_reg[7]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I3(i_col_V_0_reg_274_reg[6]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry_i_2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I1(i_col_V_0_reg_274_reg[5]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I3(i_col_V_0_reg_274_reg[4]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry_i_3
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I1(i_col_V_0_reg_274_reg[3]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I3(i_col_V_0_reg_274_reg[2]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry_i_4
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I1(i_col_V_0_reg_274_reg[1]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .I3(i_col_V_0_reg_274_reg[0]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry_i_5
       (.I0(i_col_V_0_reg_274_reg[7]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I2(i_col_V_0_reg_274_reg[6]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry_i_6
       (.I0(i_col_V_0_reg_274_reg[5]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I2(i_col_V_0_reg_274_reg[4]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry_i_7
       (.I0(i_col_V_0_reg_274_reg[3]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I2(i_col_V_0_reg_274_reg[2]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry_i_8
       (.I0(i_col_V_0_reg_274_reg[1]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I2(i_col_V_0_reg_274_reg[0]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_14_fu_552_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln878_15_reg_895[0]_i_1 
       (.I0(\icmp_ln878_15_reg_895[0]_i_2_n_3 ),
        .I1(\icmp_ln878_15_reg_895[0]_i_3_n_3 ),
        .I2(\icmp_ln878_15_reg_895[0]_i_4_n_3 ),
        .I3(\icmp_ln878_15_reg_895[0]_i_5_n_3 ),
        .O(icmp_ln878_15_fu_586_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_15_reg_895[0]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(\icmp_ln878_15_reg_895[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_15_reg_895[0]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\icmp_ln878_15_reg_895[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_15_reg_895[0]_i_4 
       (.I0(sel0[11]),
        .I1(sel0[10]),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .O(\icmp_ln878_15_reg_895[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_15_reg_895[0]_i_5 
       (.I0(sel0[15]),
        .I1(sel0[14]),
        .I2(sel0[13]),
        .I3(sel0[12]),
        .O(\icmp_ln878_15_reg_895[0]_i_5_n_3 ));
  FDRE \icmp_ln878_15_reg_895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(icmp_ln878_15_fu_586_p2),
        .Q(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_16_fu_600_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_16_fu_600_p2_carry_n_3,icmp_ln878_16_fu_600_p2_carry_n_4,icmp_ln878_16_fu_600_p2_carry_n_5,icmp_ln878_16_fu_600_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_16_fu_600_p2_carry_i_1_n_3,icmp_ln878_16_fu_600_p2_carry_i_2_n_3,icmp_ln878_16_fu_600_p2_carry_i_3_n_3,icmp_ln878_16_fu_600_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_16_fu_600_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_16_fu_600_p2_carry_i_5_n_3,icmp_ln878_16_fu_600_p2_carry_i_6_n_3,icmp_ln878_16_fu_600_p2_carry_i_7_n_3,icmp_ln878_16_fu_600_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_16_fu_600_p2_carry__0
       (.CI(icmp_ln878_16_fu_600_p2_carry_n_3),
        .CO({icmp_ln878_16_fu_600_p2_carry__0_n_3,icmp_ln878_16_fu_600_p2_carry__0_n_4,icmp_ln878_16_fu_600_p2_carry__0_n_5,icmp_ln878_16_fu_600_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_16_fu_600_p2_carry__0_i_1_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_2_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_3_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_16_fu_600_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_16_fu_600_p2_carry__0_i_5_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_6_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_7_n_3,icmp_ln878_16_fu_600_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_1
       (.I0(op2_assign_reg_885[14]),
        .I1(op2_assign_reg_885[15]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_2
       (.I0(row_V_reg_318_reg[12]),
        .I1(op2_assign_reg_885[12]),
        .I2(op2_assign_reg_885[13]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_3
       (.I0(op2_assign_reg_885[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(op2_assign_reg_885[10]),
        .I3(row_V_reg_318_reg[10]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_4
       (.I0(op2_assign_reg_885[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(op2_assign_reg_885[8]),
        .I3(row_V_reg_318_reg[8]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_5
       (.I0(op2_assign_reg_885[15]),
        .I1(op2_assign_reg_885[14]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_6
       (.I0(row_V_reg_318_reg[12]),
        .I1(op2_assign_reg_885[12]),
        .I2(op2_assign_reg_885[13]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_7
       (.I0(row_V_reg_318_reg[11]),
        .I1(op2_assign_reg_885[11]),
        .I2(row_V_reg_318_reg[10]),
        .I3(op2_assign_reg_885[10]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry__0_i_8
       (.I0(row_V_reg_318_reg[9]),
        .I1(op2_assign_reg_885[9]),
        .I2(row_V_reg_318_reg[8]),
        .I3(op2_assign_reg_885[8]),
        .O(icmp_ln878_16_fu_600_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_16_fu_600_p2_carry__1
       (.CI(icmp_ln878_16_fu_600_p2_carry__0_n_3),
        .CO({NLW_icmp_ln878_16_fu_600_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln878_16_fu_600_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_reg_885[16]}),
        .O(NLW_icmp_ln878_16_fu_600_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln878_16_fu_600_p2_carry__1_i_1_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln878_16_fu_600_p2_carry__1_i_1
       (.I0(op2_assign_reg_885[16]),
        .O(icmp_ln878_16_fu_600_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry_i_1
       (.I0(op2_assign_reg_885[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(op2_assign_reg_885[6]),
        .I3(row_V_reg_318_reg[6]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry_i_2
       (.I0(op2_assign_reg_885[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(op2_assign_reg_885[4]),
        .I3(row_V_reg_318_reg[4]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry_i_3
       (.I0(op2_assign_reg_885[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(op2_assign_reg_885[2]),
        .I3(row_V_reg_318_reg[2]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_16_fu_600_p2_carry_i_4
       (.I0(op2_assign_reg_885[1]),
        .I1(row_V_reg_318_reg[1]),
        .I2(op2_assign_reg_885[0]),
        .I3(row_V_reg_318_reg[0]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry_i_5
       (.I0(row_V_reg_318_reg[7]),
        .I1(op2_assign_reg_885[7]),
        .I2(row_V_reg_318_reg[6]),
        .I3(op2_assign_reg_885[6]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry_i_6
       (.I0(row_V_reg_318_reg[5]),
        .I1(op2_assign_reg_885[5]),
        .I2(row_V_reg_318_reg[4]),
        .I3(op2_assign_reg_885[4]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry_i_7
       (.I0(row_V_reg_318_reg[3]),
        .I1(op2_assign_reg_885[3]),
        .I2(row_V_reg_318_reg[2]),
        .I3(op2_assign_reg_885[2]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_16_fu_600_p2_carry_i_8
       (.I0(op2_assign_reg_885[0]),
        .I1(row_V_reg_318_reg[0]),
        .I2(row_V_reg_318_reg[1]),
        .I3(op2_assign_reg_885[1]),
        .O(icmp_ln878_16_fu_600_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_17_fu_636_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_17_fu_636_p2_carry_n_3,icmp_ln878_17_fu_636_p2_carry_n_4,icmp_ln878_17_fu_636_p2_carry_n_5,icmp_ln878_17_fu_636_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_17_fu_636_p2_carry_i_1_n_3,icmp_ln878_17_fu_636_p2_carry_i_2_n_3,icmp_ln878_17_fu_636_p2_carry_i_3_n_3,icmp_ln878_17_fu_636_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_17_fu_636_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_17_fu_636_p2_carry_i_5_n_3,icmp_ln878_17_fu_636_p2_carry_i_6_n_3,icmp_ln878_17_fu_636_p2_carry_i_7_n_3,icmp_ln878_17_fu_636_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_17_fu_636_p2_carry__0
       (.CI(icmp_ln878_17_fu_636_p2_carry_n_3),
        .CO({NLW_icmp_ln878_17_fu_636_p2_carry__0_CO_UNCONNECTED[3],icmp_ln878_17_fu_636_p2,icmp_ln878_17_fu_636_p2_carry__0_n_5,icmp_ln878_17_fu_636_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln878_17_fu_636_p2_carry__0_i_1_n_3,icmp_ln878_17_fu_636_p2_carry__0_i_2_n_3,icmp_ln878_17_fu_636_p2_carry__0_i_3_n_3}),
        .O(NLW_icmp_ln878_17_fu_636_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln878_17_fu_636_p2_carry__0_i_4_n_3,icmp_ln878_17_fu_636_p2_carry__0_i_5_n_3,icmp_ln878_17_fu_636_p2_carry__0_i_6_n_3}));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_1
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_1_U_n_13),
        .I2(col_V_2_reg_921_reg[12]),
        .I3(add_ln1616_reg_890[12]),
        .I4(add_ln1616_reg_890[13]),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_2
       (.I0(add_ln1616_reg_890[11]),
        .I1(zext_ln878_10_fu_632_p1[11]),
        .I2(add_ln1616_reg_890[10]),
        .I3(col_V_2_reg_921_reg[10]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[10] ),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_3
       (.I0(add_ln1616_reg_890[9]),
        .I1(zext_ln878_10_fu_632_p1[9]),
        .I2(add_ln1616_reg_890[8]),
        .I3(col_V_2_reg_921_reg[8]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[8] ),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_3_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_4
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_1_U_n_13),
        .I2(col_V_2_reg_921_reg[12]),
        .I3(add_ln1616_reg_890[12]),
        .I4(add_ln1616_reg_890[13]),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_4_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_5
       (.I0(zext_ln878_10_fu_632_p1[11]),
        .I1(add_ln1616_reg_890[11]),
        .I2(col_V_2_reg_921_reg[10]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[10] ),
        .I5(add_ln1616_reg_890[10]),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_5_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_6
       (.I0(zext_ln878_10_fu_632_p1[9]),
        .I1(add_ln1616_reg_890[9]),
        .I2(col_V_2_reg_921_reg[8]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[8] ),
        .I5(add_ln1616_reg_890[8]),
        .O(icmp_ln878_17_fu_636_p2_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_7
       (.I0(\col_V_reg_330_reg_n_3_[11] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[11]),
        .O(zext_ln878_10_fu_632_p1[11]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry__0_i_8
       (.I0(\col_V_reg_330_reg_n_3_[9] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[9]),
        .O(zext_ln878_10_fu_632_p1[9]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry_i_1
       (.I0(add_ln1616_reg_890[7]),
        .I1(zext_ln878_10_fu_632_p1[7]),
        .I2(add_ln1616_reg_890[6]),
        .I3(col_V_2_reg_921_reg[6]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[6] ),
        .O(icmp_ln878_17_fu_636_p2_carry_i_1_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry_i_11
       (.I0(\col_V_reg_330_reg_n_3_[5] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[5]),
        .O(zext_ln878_10_fu_632_p1[5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry_i_12
       (.I0(\col_V_reg_330_reg_n_3_[3] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[3]),
        .O(zext_ln878_10_fu_632_p1[3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry_i_13
       (.I0(\col_V_reg_330_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[1]),
        .O(zext_ln878_10_fu_632_p1[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry_i_2
       (.I0(add_ln1616_reg_890[5]),
        .I1(zext_ln878_10_fu_632_p1[5]),
        .I2(add_ln1616_reg_890[4]),
        .I3(col_V_2_reg_921_reg[4]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[4] ),
        .O(icmp_ln878_17_fu_636_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_17_fu_636_p2_carry_i_3
       (.I0(add_ln1616_reg_890[3]),
        .I1(zext_ln878_10_fu_632_p1[3]),
        .I2(add_ln1616_reg_890[2]),
        .I3(col_V_2_reg_921_reg[2]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[2] ),
        .O(icmp_ln878_17_fu_636_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_17_fu_636_p2_carry_i_4
       (.I0(add_ln1616_reg_890[1]),
        .I1(zext_ln878_10_fu_632_p1[1]),
        .I2(col_V_2_reg_921_reg[0]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(add_ln1616_reg_890[0]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry_i_5
       (.I0(zext_ln878_10_fu_632_p1[7]),
        .I1(add_ln1616_reg_890[7]),
        .I2(col_V_2_reg_921_reg[6]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[6] ),
        .I5(add_ln1616_reg_890[6]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry_i_6
       (.I0(zext_ln878_10_fu_632_p1[5]),
        .I1(add_ln1616_reg_890[5]),
        .I2(col_V_2_reg_921_reg[4]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[4] ),
        .I5(add_ln1616_reg_890[4]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry_i_7
       (.I0(zext_ln878_10_fu_632_p1[3]),
        .I1(add_ln1616_reg_890[3]),
        .I2(col_V_2_reg_921_reg[2]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[2] ),
        .I5(add_ln1616_reg_890[2]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_17_fu_636_p2_carry_i_8
       (.I0(zext_ln878_10_fu_632_p1[1]),
        .I1(add_ln1616_reg_890[1]),
        .I2(col_V_2_reg_921_reg[0]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(add_ln1616_reg_890[0]),
        .O(icmp_ln878_17_fu_636_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_17_fu_636_p2_carry_i_9
       (.I0(\col_V_reg_330_reg_n_3_[7] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_17_reg_926),
        .I4(col_V_2_reg_921_reg[7]),
        .O(zext_ln878_10_fu_632_p1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln878_17_reg_926[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(col_V_reg_330_pp3_iter1_reg0));
  FDRE \icmp_ln878_17_reg_926_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_17_reg_926),
        .Q(icmp_ln878_17_reg_926_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_17_reg_926_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_17_reg_926_pp3_iter1_reg),
        .Q(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_17_reg_926_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .Q(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln878_17_reg_926_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .Q(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln878_17_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_17_fu_636_p2),
        .Q(icmp_ln878_17_reg_926),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_18_fu_641_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_18_fu_641_p2_carry_n_3,icmp_ln878_18_fu_641_p2_carry_n_4,icmp_ln878_18_fu_641_p2_carry_n_5,icmp_ln878_18_fu_641_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_18_fu_641_p2_carry_i_1_n_3,icmp_ln878_18_fu_641_p2_carry_i_2_n_3,icmp_ln878_18_fu_641_p2_carry_i_3_n_3,icmp_ln878_18_fu_641_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_18_fu_641_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_18_fu_641_p2_carry_i_5_n_3,icmp_ln878_18_fu_641_p2_carry_i_6_n_3,icmp_ln878_18_fu_641_p2_carry_i_7_n_3,icmp_ln878_18_fu_641_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_18_fu_641_p2_carry__0
       (.CI(icmp_ln878_18_fu_641_p2_carry_n_3),
        .CO({icmp_ln878_18_fu_641_p2,icmp_ln878_18_fu_641_p2_carry__0_n_4,icmp_ln878_18_fu_641_p2_carry__0_n_5,icmp_ln878_18_fu_641_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_18_fu_641_p2_carry__0_i_1_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_2_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_3_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_18_fu_641_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_18_fu_641_p2_carry__0_i_5_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_6_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_7_n_3,icmp_ln878_18_fu_641_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_2
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_1_U_n_13),
        .I2(col_V_2_reg_921_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_3
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I1(zext_ln878_10_fu_632_p1[11]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .I3(col_V_2_reg_921_reg[10]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[10] ),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_4
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I1(zext_ln878_10_fu_632_p1[9]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .I3(col_V_2_reg_921_reg[8]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[8] ),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_5
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_6
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_1_U_n_13),
        .I2(col_V_2_reg_921_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_6_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_7
       (.I0(zext_ln878_10_fu_632_p1[11]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I2(col_V_2_reg_921_reg[10]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[10] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_7_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry__0_i_8
       (.I0(zext_ln878_10_fu_632_p1[9]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I2(col_V_2_reg_921_reg[8]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[8] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .O(icmp_ln878_18_fu_641_p2_carry__0_i_8_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry_i_1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I1(zext_ln878_10_fu_632_p1[7]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I3(col_V_2_reg_921_reg[6]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[6] ),
        .O(icmp_ln878_18_fu_641_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry_i_2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I1(zext_ln878_10_fu_632_p1[5]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I3(col_V_2_reg_921_reg[4]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[4] ),
        .O(icmp_ln878_18_fu_641_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_18_fu_641_p2_carry_i_3
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I1(zext_ln878_10_fu_632_p1[3]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I3(col_V_2_reg_921_reg[2]),
        .I4(buf_V_1_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[2] ),
        .O(icmp_ln878_18_fu_641_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_18_fu_641_p2_carry_i_4
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I1(zext_ln878_10_fu_632_p1[1]),
        .I2(col_V_2_reg_921_reg[0]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry_i_5
       (.I0(zext_ln878_10_fu_632_p1[7]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I2(col_V_2_reg_921_reg[6]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[6] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry_i_6
       (.I0(zext_ln878_10_fu_632_p1[5]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I2(col_V_2_reg_921_reg[4]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[4] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry_i_7
       (.I0(zext_ln878_10_fu_632_p1[3]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I2(col_V_2_reg_921_reg[2]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[2] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_18_fu_641_p2_carry_i_8
       (.I0(zext_ln878_10_fu_632_p1[1]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I2(col_V_2_reg_921_reg[0]),
        .I3(buf_V_1_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_18_fu_641_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln878_18_reg_930[0]_i_1 
       (.I0(icmp_ln878_18_fu_641_p2),
        .I1(icmp_ln878_17_fu_636_p2),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(icmp_ln878_18_reg_930),
        .O(\icmp_ln878_18_reg_930[0]_i_1_n_3 ));
  FDRE \icmp_ln878_18_reg_930_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_18_reg_930),
        .Q(icmp_ln878_18_reg_930_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_18_reg_930_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_18_reg_930_pp3_iter1_reg),
        .Q(icmp_ln878_18_reg_930_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_18_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_18_reg_930[0]_i_1_n_3 ),
        .Q(icmp_ln878_18_reg_930),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_532_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_fu_532_p2_carry_n_3,icmp_ln878_fu_532_p2_carry_n_4,icmp_ln878_fu_532_p2_carry_n_5,icmp_ln878_fu_532_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_532_p2_carry_i_1__0_n_3,icmp_ln878_fu_532_p2_carry_i_2__0_n_3,icmp_ln878_fu_532_p2_carry_i_3__0_n_3,icmp_ln878_fu_532_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_fu_532_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_532_p2_carry_i_5__0_n_3,icmp_ln878_fu_532_p2_carry_i_6__0_n_3,icmp_ln878_fu_532_p2_carry_i_7__0_n_3,icmp_ln878_fu_532_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_532_p2_carry__0
       (.CI(icmp_ln878_fu_532_p2_carry_n_3),
        .CO({icmp_ln878_fu_532_p2,icmp_ln878_fu_532_p2_carry__0_n_4,icmp_ln878_fu_532_p2_carry__0_n_5,icmp_ln878_fu_532_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_532_p2_carry__0_i_1__0_n_3,icmp_ln878_fu_532_p2_carry__0_i_2__0_n_3,icmp_ln878_fu_532_p2_carry__0_i_3__0_n_3,icmp_ln878_fu_532_p2_carry__0_i_4__0_n_3}),
        .O(NLW_icmp_ln878_fu_532_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_532_p2_carry__0_i_5__0_n_3,icmp_ln878_fu_532_p2_carry__0_i_6__0_n_3,icmp_ln878_fu_532_p2_carry__0_i_7__0_n_3,icmp_ln878_fu_532_p2_carry__0_i_8__0_n_3}));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry__0_i_10__0
       (.I0(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[8]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_10__0_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_fu_532_p2_carry__0_i_1__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_1__0_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_fu_532_p2_carry__0_i_2__0
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I2(add_ln691_reg_868_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry__0_i_3__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .I1(icmp_ln878_fu_532_p2_carry__0_i_9__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I4(add_ln691_reg_868_reg[11]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry__0_i_4__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .I1(icmp_ln878_fu_532_p2_carry__0_i_10__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I4(add_ln691_reg_868_reg[9]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_fu_532_p2_carry__0_i_5__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_5__0_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_fu_532_p2_carry__0_i_6__0
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I2(add_ln691_reg_868_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_6__0_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry__0_i_7__0
       (.I0(add_ln691_reg_868_reg[11]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I4(icmp_ln878_fu_532_p2_carry__0_i_9__0_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_7__0_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry__0_i_8__0
       (.I0(add_ln691_reg_868_reg[9]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I4(icmp_ln878_fu_532_p2_carry__0_i_10__0_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_8__0_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry__0_i_9__0
       (.I0(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[10]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_9__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_fu_532_p2_carry_i_10__0
       (.I0(icmp_ln878_reg_873),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(icmp_ln878_fu_532_p2_carry_i_10__0_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_11__0
       (.I0(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[4]),
        .O(icmp_ln878_fu_532_p2_carry_i_11__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_12__0
       (.I0(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[2]),
        .O(icmp_ln878_fu_532_p2_carry_i_12__0_n_3));
  LUT5 #(
    .INIT(32'h1555D555)) 
    icmp_ln878_fu_532_p2_carry_i_13__0
       (.I0(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[0]),
        .O(icmp_ln878_fu_532_p2_carry_i_13__0_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_1__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I1(icmp_ln878_fu_532_p2_carry_i_9__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I4(add_ln691_reg_868_reg[7]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .O(icmp_ln878_fu_532_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_2__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I1(icmp_ln878_fu_532_p2_carry_i_11__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I4(add_ln691_reg_868_reg[5]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .O(icmp_ln878_fu_532_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_3__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I1(icmp_ln878_fu_532_p2_carry_i_12__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I4(add_ln691_reg_868_reg[3]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .O(icmp_ln878_fu_532_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    icmp_ln878_fu_532_p2_carry_i_4__0
       (.I0(icmp_ln878_fu_532_p2_carry_i_13__0_n_3),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .I2(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I4(add_ln691_reg_868_reg[1]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .O(icmp_ln878_fu_532_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_5__0
       (.I0(add_ln691_reg_868_reg[7]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I4(icmp_ln878_fu_532_p2_carry_i_9__0_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_fu_532_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_6__0
       (.I0(add_ln691_reg_868_reg[5]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I4(icmp_ln878_fu_532_p2_carry_i_11__0_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_fu_532_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_7__0
       (.I0(add_ln691_reg_868_reg[3]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I4(icmp_ln878_fu_532_p2_carry_i_12__0_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_fu_532_p2_carry_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    icmp_ln878_fu_532_p2_carry_i_8__0
       (.I0(add_ln691_reg_868_reg[1]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__0_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I4(icmp_ln878_fu_532_p2_carry_i_13__0_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_fu_532_p2_carry_i_8__0_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_9__0
       (.I0(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[6]),
        .O(icmp_ln878_fu_532_p2_carry_i_9__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFF040F0)) 
    \icmp_ln878_reg_873[0]_i_1__0 
       (.I0(imgHelper2_data_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_reg_873),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln878_fu_532_p2),
        .O(\icmp_ln878_reg_873[0]_i_1__0_n_3 ));
  FDRE \icmp_ln878_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_873[0]_i_1__0_n_3 ),
        .Q(icmp_ln878_reg_873),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB0A)) 
    \icmp_ln882_reg_954[0]_i_1__0 
       (.I0(\icmp_ln882_reg_954[0]_i_2__0_n_3 ),
        .I1(icmp_ln878_17_reg_926_pp3_iter1_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .O(\icmp_ln882_reg_954[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln882_reg_954[0]_i_2__0 
       (.I0(\icmp_ln882_reg_954[0]_i_3__0_n_3 ),
        .I1(col_V_reg_330_pp3_iter1_reg[1]),
        .I2(col_V_reg_330_pp3_iter1_reg[0]),
        .I3(col_V_reg_330_pp3_iter1_reg[3]),
        .I4(col_V_reg_330_pp3_iter1_reg[2]),
        .I5(\icmp_ln882_reg_954[0]_i_4__0_n_3 ),
        .O(\icmp_ln882_reg_954[0]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln882_reg_954[0]_i_3__0 
       (.I0(col_V_reg_330_pp3_iter1_reg[7]),
        .I1(col_V_reg_330_pp3_iter1_reg[6]),
        .I2(col_V_reg_330_pp3_iter1_reg[5]),
        .I3(col_V_reg_330_pp3_iter1_reg[4]),
        .O(\icmp_ln882_reg_954[0]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln882_reg_954[0]_i_4__0 
       (.I0(col_V_reg_330_pp3_iter1_reg[8]),
        .I1(col_V_reg_330_pp3_iter1_reg[9]),
        .I2(col_V_reg_330_pp3_iter1_reg[10]),
        .I3(col_V_reg_330_pp3_iter1_reg[11]),
        .I4(\col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ),
        .I5(icmp_ln878_17_reg_926_pp3_iter1_reg),
        .O(\icmp_ln882_reg_954[0]_i_4__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln882_reg_954_pp3_iter3_reg[0]_i_1__0 
       (.I0(ap_block_pp3_stage0_11001__0),
        .O(ap_block_pp3_stage0_subdone));
  FDRE \icmp_ln882_reg_954_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .Q(icmp_ln882_reg_954_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_reg_954_pp3_iter3_reg),
        .Q(icmp_ln882_reg_954_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln882_reg_954_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_reg_954[0]_i_1__0_n_3 ),
        .Q(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_724_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_2_fu_724_p2_carry_n_3,icmp_ln886_2_fu_724_p2_carry_n_4,icmp_ln886_2_fu_724_p2_carry_n_5,icmp_ln886_2_fu_724_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_2_fu_724_p2_carry_i_1_n_3,icmp_ln886_2_fu_724_p2_carry_i_2_n_3,icmp_ln886_2_fu_724_p2_carry_i_3_n_3,icmp_ln886_2_fu_724_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln886_2_fu_724_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_2_fu_724_p2_carry_i_5_n_3,icmp_ln886_2_fu_724_p2_carry_i_6_n_3,icmp_ln886_2_fu_724_p2_carry_i_7_n_3,icmp_ln886_2_fu_724_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_724_p2_carry_i_1
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I1(max_V_11_reg_968[7]),
        .I2(p_Val2_3_reg_412[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[6]),
        .I5(max_V_11_reg_968[6]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_724_p2_carry_i_2
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I1(max_V_11_reg_968[5]),
        .I2(p_Val2_3_reg_412[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[4]),
        .I5(max_V_11_reg_968[4]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_724_p2_carry_i_3
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I1(max_V_11_reg_968[3]),
        .I2(p_Val2_3_reg_412[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[2]),
        .I5(max_V_11_reg_968[2]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_724_p2_carry_i_4
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I1(max_V_11_reg_968[1]),
        .I2(p_Val2_3_reg_412[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[0]),
        .I5(max_V_11_reg_968[0]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_724_p2_carry_i_5
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I1(max_V_11_reg_968[7]),
        .I2(p_Val2_3_reg_412[6]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[6]),
        .I5(max_V_11_reg_968[6]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_724_p2_carry_i_6
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I1(max_V_11_reg_968[5]),
        .I2(p_Val2_3_reg_412[4]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[4]),
        .I5(max_V_11_reg_968[4]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_724_p2_carry_i_7
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I1(max_V_11_reg_968[3]),
        .I2(p_Val2_3_reg_412[2]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[2]),
        .I5(max_V_11_reg_968[2]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_724_p2_carry_i_8
       (.I0(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I1(max_V_11_reg_968[1]),
        .I2(p_Val2_3_reg_412[0]),
        .I3(ap_phi_mux_p_Val2_4_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[0]),
        .I5(max_V_11_reg_968[0]),
        .O(icmp_ln886_2_fu_724_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_4_fu_750_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_4_fu_750_p2_carry_n_3,icmp_ln886_4_fu_750_p2_carry_n_4,icmp_ln886_4_fu_750_p2_carry_n_5,icmp_ln886_4_fu_750_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_4_fu_750_p2_carry_i_1_n_3,icmp_ln886_4_fu_750_p2_carry_i_2_n_3,icmp_ln886_4_fu_750_p2_carry_i_3_n_3,icmp_ln886_4_fu_750_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln886_4_fu_750_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_4_fu_750_p2_carry_i_5_n_3,icmp_ln886_4_fu_750_p2_carry_i_6_n_3,icmp_ln886_4_fu_750_p2_carry_i_7_n_3,icmp_ln886_4_fu_750_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h7130)) 
    icmp_ln886_4_fu_750_p2_carry_i_1
       (.I0(max_V_13_fu_742_p3[6]),
        .I1(max_V_13_fu_742_p3[7]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h7130)) 
    icmp_ln886_4_fu_750_p2_carry_i_2
       (.I0(max_V_13_fu_742_p3[4]),
        .I1(max_V_13_fu_742_p3[5]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h7130)) 
    icmp_ln886_4_fu_750_p2_carry_i_3
       (.I0(max_V_13_fu_742_p3[2]),
        .I1(max_V_13_fu_742_p3[3]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h7130)) 
    icmp_ln886_4_fu_750_p2_carry_i_4
       (.I0(max_V_13_fu_742_p3[0]),
        .I1(max_V_13_fu_742_p3[1]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln886_4_fu_750_p2_carry_i_5
       (.I0(max_V_13_fu_742_p3[6]),
        .I1(max_V_13_fu_742_p3[7]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln886_4_fu_750_p2_carry_i_6
       (.I0(max_V_13_fu_742_p3[4]),
        .I1(max_V_13_fu_742_p3[5]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln886_4_fu_750_p2_carry_i_7
       (.I0(max_V_13_fu_742_p3[2]),
        .I1(max_V_13_fu_742_p3[3]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln886_4_fu_750_p2_carry_i_8
       (.I0(max_V_13_fu_742_p3[0]),
        .I1(max_V_13_fu_742_p3[1]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(icmp_ln886_4_fu_750_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_6_fu_778_p2_carry
       (.CI(1'b0),
        .CO({p_0_in2_in,icmp_ln886_6_fu_778_p2_carry_n_4,icmp_ln886_6_fu_778_p2_carry_n_5,icmp_ln886_6_fu_778_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_6_fu_778_p2_carry_i_1_n_3,icmp_ln886_6_fu_778_p2_carry_i_2_n_3,icmp_ln886_6_fu_778_p2_carry_i_3_n_3,icmp_ln886_6_fu_778_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln886_6_fu_778_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_6_fu_778_p2_carry_i_5_n_3,icmp_ln886_6_fu_778_p2_carry_i_6_n_3,icmp_ln886_6_fu_778_p2_carry_i_7_n_3,icmp_ln886_6_fu_778_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_6_fu_778_p2_carry_i_1
       (.I0(src_buf_V_2_0_reg_424[7]),
        .I1(max_V_15_reg_986[7]),
        .I2(src_buf_V_2_0_reg_424[6]),
        .I3(max_V_15_reg_986[6]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_6_fu_778_p2_carry_i_2
       (.I0(src_buf_V_2_0_reg_424[5]),
        .I1(max_V_15_reg_986[5]),
        .I2(src_buf_V_2_0_reg_424[4]),
        .I3(max_V_15_reg_986[4]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_6_fu_778_p2_carry_i_3
       (.I0(src_buf_V_2_0_reg_424[3]),
        .I1(max_V_15_reg_986[3]),
        .I2(src_buf_V_2_0_reg_424[2]),
        .I3(max_V_15_reg_986[2]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_6_fu_778_p2_carry_i_4
       (.I0(src_buf_V_2_0_reg_424[1]),
        .I1(max_V_15_reg_986[1]),
        .I2(src_buf_V_2_0_reg_424[0]),
        .I3(max_V_15_reg_986[0]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_6_fu_778_p2_carry_i_5
       (.I0(max_V_15_reg_986[7]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(src_buf_V_2_0_reg_424[6]),
        .I3(max_V_15_reg_986[6]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_6_fu_778_p2_carry_i_6
       (.I0(max_V_15_reg_986[5]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(src_buf_V_2_0_reg_424[4]),
        .I3(max_V_15_reg_986[4]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_6_fu_778_p2_carry_i_7
       (.I0(max_V_15_reg_986[3]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(src_buf_V_2_0_reg_424[2]),
        .I3(max_V_15_reg_986[2]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_6_fu_778_p2_carry_i_8
       (.I0(max_V_15_reg_986[1]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(src_buf_V_2_0_reg_424[0]),
        .I3(max_V_15_reg_986[0]),
        .O(icmp_ln886_6_fu_778_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_696_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_fu_696_p2_carry_n_3,icmp_ln886_fu_696_p2_carry_n_4,icmp_ln886_fu_696_p2_carry_n_5,icmp_ln886_fu_696_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_fu_696_p2_carry_i_1_n_3,icmp_ln886_fu_696_p2_carry_i_2_n_3,icmp_ln886_fu_696_p2_carry_i_3_n_3,icmp_ln886_fu_696_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln886_fu_696_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_fu_696_p2_carry_i_5_n_3,icmp_ln886_fu_696_p2_carry_i_6_n_3,icmp_ln886_fu_696_p2_carry_i_7_n_3,icmp_ln886_fu_696_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    icmp_ln886_fu_696_p2_carry_i_1
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I2(src_buf_V_0_1_reg_963[6]),
        .I3(src_buf_V_0_0_reg_342[6]),
        .I4(i__carry_i_9__2_n_3),
        .I5(p_Val2_s_reg_354[6]),
        .O(icmp_ln886_fu_696_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    icmp_ln886_fu_696_p2_carry_i_2
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I2(src_buf_V_0_1_reg_963[4]),
        .I3(src_buf_V_0_0_reg_342[4]),
        .I4(i__carry_i_9__2_n_3),
        .I5(p_Val2_s_reg_354[4]),
        .O(icmp_ln886_fu_696_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    icmp_ln886_fu_696_p2_carry_i_3
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I2(src_buf_V_0_1_reg_963[2]),
        .I3(src_buf_V_0_0_reg_342[2]),
        .I4(i__carry_i_9__2_n_3),
        .I5(p_Val2_s_reg_354[2]),
        .O(icmp_ln886_fu_696_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    icmp_ln886_fu_696_p2_carry_i_4
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I2(src_buf_V_0_1_reg_963[0]),
        .I3(src_buf_V_0_0_reg_342[0]),
        .I4(i__carry_i_9__2_n_3),
        .I5(p_Val2_s_reg_354[0]),
        .O(icmp_ln886_fu_696_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln886_fu_696_p2_carry_i_5
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I2(src_buf_V_0_1_reg_963[6]),
        .I3(src_buf_V_0_0_reg_342[6]),
        .I4(i__carry_i_9__2_n_3),
        .I5(p_Val2_s_reg_354[6]),
        .O(icmp_ln886_fu_696_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln886_fu_696_p2_carry_i_6
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I2(src_buf_V_0_1_reg_963[4]),
        .I3(src_buf_V_0_0_reg_342[4]),
        .I4(i__carry_i_9__2_n_3),
        .I5(p_Val2_s_reg_354[4]),
        .O(icmp_ln886_fu_696_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln886_fu_696_p2_carry_i_7
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I2(src_buf_V_0_1_reg_963[2]),
        .I3(src_buf_V_0_0_reg_342[2]),
        .I4(i__carry_i_9__2_n_3),
        .I5(p_Val2_s_reg_354[2]),
        .O(icmp_ln886_fu_696_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln886_fu_696_p2_carry_i_8
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I2(src_buf_V_0_1_reg_963[0]),
        .I3(src_buf_V_0_0_reg_342[0]),
        .I4(i__carry_i_9__2_n_3),
        .I5(p_Val2_s_reg_354[0]),
        .O(icmp_ln886_fu_696_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(icmp_ln882_reg_954_pp3_iter4_reg),
        .I2(ap_enable_reg_pp3_iter5_reg_n_3),
        .I3(\SRL_SIG_reg[1][0] [1]),
        .I4(imgHelper3_data_full_n),
        .O(\icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h40FF404000000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_enable_reg_pp1_iter0_i_2_n_3),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(buf_V_1_U_n_11),
        .I4(p_56_in),
        .I5(\SRL_SIG_reg[1][0] [1]),
        .O(dilate_0_0_2160_3840_0_3_3_1_1_12_U0_imgHelper2_4102_read));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[0]_i_2 
       (.I0(p_Val2_s_reg_354[0]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[0]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[0]_i_3 
       (.I0(src_buf_V_0_0_reg_342[0]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[0]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[1]_i_2 
       (.I0(p_Val2_s_reg_354[1]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[1]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[1]_i_3 
       (.I0(src_buf_V_0_0_reg_342[1]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[1]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[2]_i_2 
       (.I0(p_Val2_s_reg_354[2]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[2]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[2]_i_3 
       (.I0(src_buf_V_0_0_reg_342[2]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[2]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[3]_i_2 
       (.I0(p_Val2_s_reg_354[3]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[3]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[3]_i_3 
       (.I0(src_buf_V_0_0_reg_342[3]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[3]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[4]_i_2 
       (.I0(p_Val2_s_reg_354[4]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[4]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[4]_i_3 
       (.I0(src_buf_V_0_0_reg_342[4]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[4]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[5]_i_2 
       (.I0(p_Val2_s_reg_354[5]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[5]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[5]_i_3 
       (.I0(src_buf_V_0_0_reg_342[5]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[5]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[6]_i_2 
       (.I0(p_Val2_s_reg_354[6]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[6]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[6]_i_3 
       (.I0(src_buf_V_0_0_reg_342[6]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[6]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_11_reg_968[7]_i_1 
       (.I0(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_11_reg_9680));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[7]_i_3 
       (.I0(p_Val2_s_reg_354[7]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[7]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_11_reg_968[7]_i_4 
       (.I0(src_buf_V_0_0_reg_342[7]),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[7]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]));
  FDRE \max_V_11_reg_968_reg[0] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[0]),
        .Q(max_V_11_reg_968[0]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[1] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[1]),
        .Q(max_V_11_reg_968[1]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[2] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[2]),
        .Q(max_V_11_reg_968[2]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[3] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[3]),
        .Q(max_V_11_reg_968[3]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[4] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[4]),
        .Q(max_V_11_reg_968[4]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[5] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[5]),
        .Q(max_V_11_reg_968[5]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[6] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[6]),
        .Q(max_V_11_reg_968[6]),
        .R(1'b0));
  FDRE \max_V_11_reg_968_reg[7] 
       (.C(ap_clk),
        .CE(max_V_11_reg_9680),
        .D(max_V_11_fu_716_p3[7]),
        .Q(max_V_11_reg_968[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[0]_i_1 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[0]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[0]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[0]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[0]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[0]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[0]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[0]_i_3 
       (.I0(src_buf_V_2_0_reg_424[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[0]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[0]_i_4 
       (.I0(src_buf_V_1_1_reg_974[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[0]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[0]_i_5 
       (.I0(src_buf_V_1_0_reg_400[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[0]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[1]_i_1 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[1]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[1]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[1]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[1]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[1]_i_3 
       (.I0(src_buf_V_2_0_reg_424[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[1]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[2]_i_1 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[2]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[2]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[2]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[2]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[2]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[2]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[2]_i_3 
       (.I0(src_buf_V_2_0_reg_424[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[2]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[2]_i_4 
       (.I0(src_buf_V_1_1_reg_974[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[2]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[2]_i_5 
       (.I0(src_buf_V_1_0_reg_400[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[2]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[3]_i_1 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[3]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[3]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[3]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[3]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[3]_i_3 
       (.I0(src_buf_V_2_0_reg_424[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[3]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[4]_i_1 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[4]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[4]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[4]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[4]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[4]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[4]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[4]_i_3 
       (.I0(src_buf_V_2_0_reg_424[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[4]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[4]_i_4 
       (.I0(src_buf_V_1_1_reg_974[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[4]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[4]_i_5 
       (.I0(src_buf_V_1_0_reg_400[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[4]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[5]_i_1 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[5]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[5]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[5]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[5]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[5]_i_3 
       (.I0(src_buf_V_2_0_reg_424[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[5]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[6]_i_1 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[6]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[6]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[6]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[6]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[6]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[6]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[6]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[6]_i_3 
       (.I0(src_buf_V_2_0_reg_424[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[6]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[6]_i_4 
       (.I0(src_buf_V_1_1_reg_974[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[6]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[6]_i_5 
       (.I0(src_buf_V_1_0_reg_400[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_3_reg_412[6]),
        .O(ap_phi_mux_p_Val2_3_phi_fu_416_p4[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_15_reg_986[7]_i_1 
       (.I0(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_15_reg_9860));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[7]_i_2 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_13_fu_742_p3[7]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I4(icmp_ln886_4_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_15_fu_770_p3[7]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_15_reg_986[7]_i_3 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_11_reg_968[7]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I3(ap_phi_mux_p_Val2_3_phi_fu_416_p4[7]),
        .I4(icmp_ln886_2_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_13_fu_742_p3[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_15_reg_986[7]_i_4 
       (.I0(src_buf_V_2_0_reg_424[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I3(p_Val2_4_reg_389[7]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_393_p4[7]));
  FDRE \max_V_15_reg_986_reg[0] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[0]),
        .Q(max_V_15_reg_986[0]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[1] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[1]),
        .Q(max_V_15_reg_986[1]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[2]),
        .Q(max_V_15_reg_986[2]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[3]),
        .Q(max_V_15_reg_986[3]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[4]),
        .Q(max_V_15_reg_986[4]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[5] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[5]),
        .Q(max_V_15_reg_986[5]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[6] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[6]),
        .Q(max_V_15_reg_986[6]),
        .R(1'b0));
  FDRE \max_V_15_reg_986_reg[7] 
       (.C(ap_clk),
        .CE(max_V_15_reg_9860),
        .D(max_V_15_fu_770_p3[7]),
        .Q(max_V_15_reg_986[7]),
        .R(1'b0));
  CARRY4 op2_assign_fu_565_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_fu_565_p2_carry_n_3,op2_assign_fu_565_p2_carry_n_4,op2_assign_fu_565_p2_carry_n_5,op2_assign_fu_565_p2_carry_n_6}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[3:0]),
        .S(Q[4:1]));
  CARRY4 op2_assign_fu_565_p2_carry__0
       (.CI(op2_assign_fu_565_p2_carry_n_3),
        .CO({op2_assign_fu_565_p2_carry__0_n_3,op2_assign_fu_565_p2_carry__0_n_4,op2_assign_fu_565_p2_carry__0_n_5,op2_assign_fu_565_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S(Q[8:5]));
  CARRY4 op2_assign_fu_565_p2_carry__1
       (.CI(op2_assign_fu_565_p2_carry__0_n_3),
        .CO({op2_assign_fu_565_p2_carry__1_n_3,op2_assign_fu_565_p2_carry__1_n_4,op2_assign_fu_565_p2_carry__1_n_5,op2_assign_fu_565_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S(Q[12:9]));
  CARRY4 op2_assign_fu_565_p2_carry__2
       (.CI(op2_assign_fu_565_p2_carry__1_n_3),
        .CO({sel0[15],NLW_op2_assign_fu_565_p2_carry__2_CO_UNCONNECTED[2],op2_assign_fu_565_p2_carry__2_n_5,op2_assign_fu_565_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_op2_assign_fu_565_p2_carry__2_O_UNCONNECTED[3],sel0[14:12]}),
        .S({1'b1,Q[15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_885[0]_i_1__0 
       (.I0(Q[0]),
        .O(\op2_assign_reg_885[0]_i_1__0_n_3 ));
  FDRE \op2_assign_reg_885_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\op2_assign_reg_885[0]_i_1__0_n_3 ),
        .Q(op2_assign_reg_885[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[9]),
        .Q(op2_assign_reg_885[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[10]),
        .Q(op2_assign_reg_885[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[11]),
        .Q(op2_assign_reg_885[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[12]),
        .Q(op2_assign_reg_885[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[13]),
        .Q(op2_assign_reg_885[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[14]),
        .Q(op2_assign_reg_885[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[15]),
        .Q(op2_assign_reg_885[16]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[0]),
        .Q(op2_assign_reg_885[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[1]),
        .Q(op2_assign_reg_885[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[2]),
        .Q(op2_assign_reg_885[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[3]),
        .Q(op2_assign_reg_885[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[4]),
        .Q(op2_assign_reg_885[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[5]),
        .Q(op2_assign_reg_885[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[6]),
        .Q(op2_assign_reg_885[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[7]),
        .Q(op2_assign_reg_885[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[8]),
        .Q(op2_assign_reg_885[9]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[0]),
        .Q(p_Val2_3_reg_412[0]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[1]),
        .Q(p_Val2_3_reg_412[1]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[2]),
        .Q(p_Val2_3_reg_412[2]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[3]),
        .Q(p_Val2_3_reg_412[3]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[4]),
        .Q(p_Val2_3_reg_412[4]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[5]),
        .Q(p_Val2_3_reg_412[5]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[6]),
        .Q(p_Val2_3_reg_412[6]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_3_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_0_reg_400[7]),
        .Q(p_Val2_3_reg_412[7]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[0]),
        .Q(p_Val2_4_reg_389[0]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[1]),
        .Q(p_Val2_4_reg_389[1]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[2]),
        .Q(p_Val2_4_reg_389[2]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[3]),
        .Q(p_Val2_4_reg_389[3]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[4]),
        .Q(p_Val2_4_reg_389[4]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[5]),
        .Q(p_Val2_4_reg_389[5]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[6]),
        .Q(p_Val2_4_reg_389[6]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_4_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_0_reg_424[7]),
        .Q(p_Val2_4_reg_389[7]),
        .R(p_Val2_3_reg_412_0));
  FDRE \p_Val2_s_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[0]),
        .Q(p_Val2_s_reg_354[0]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[1]),
        .Q(p_Val2_s_reg_354[1]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[2]),
        .Q(p_Val2_s_reg_354[2]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[3]),
        .Q(p_Val2_s_reg_354[3]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[4]),
        .Q(p_Val2_s_reg_354[4]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[5]),
        .Q(p_Val2_s_reg_354[5]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[6]),
        .Q(p_Val2_s_reg_354[6]),
        .R(p_Val2_s_reg_354_1));
  FDRE \p_Val2_s_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[7]),
        .Q(p_Val2_s_reg_354[7]),
        .R(p_Val2_s_reg_354_1));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_318[0]_i_1__0 
       (.I0(\row_ind_V_2_reg_285[1]_i_3__0_n_3 ),
        .O(\row_V_reg_318[0]_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_318[0]_i_3__0 
       (.I0(row_V_reg_318_reg[0]),
        .O(\row_V_reg_318[0]_i_3__0_n_3 ));
  FDSE \row_V_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__0_n_10 ),
        .Q(row_V_reg_318_reg[0]),
        .S(\row_V_reg_318[0]_i_1__0_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\row_V_reg_318_reg[0]_i_2__0_n_3 ,\row_V_reg_318_reg[0]_i_2__0_n_4 ,\row_V_reg_318_reg[0]_i_2__0_n_5 ,\row_V_reg_318_reg[0]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_V_reg_318_reg[0]_i_2__0_n_7 ,\row_V_reg_318_reg[0]_i_2__0_n_8 ,\row_V_reg_318_reg[0]_i_2__0_n_9 ,\row_V_reg_318_reg[0]_i_2__0_n_10 }),
        .S({row_V_reg_318_reg[3:1],\row_V_reg_318[0]_i_3__0_n_3 }));
  FDRE \row_V_reg_318_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__0_n_8 ),
        .Q(row_V_reg_318_reg[10]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  FDRE \row_V_reg_318_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__0_n_7 ),
        .Q(row_V_reg_318_reg[11]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  FDRE \row_V_reg_318_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[12]_i_1__0_n_10 ),
        .Q(row_V_reg_318_reg[12]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[12]_i_1__0 
       (.CI(\row_V_reg_318_reg[8]_i_1__0_n_3 ),
        .CO(\NLW_row_V_reg_318_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_reg_318_reg[12]_i_1__0_O_UNCONNECTED [3:1],\row_V_reg_318_reg[12]_i_1__0_n_10 }),
        .S({1'b0,1'b0,1'b0,row_V_reg_318_reg[12]}));
  FDRE \row_V_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__0_n_9 ),
        .Q(row_V_reg_318_reg[1]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  FDRE \row_V_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__0_n_8 ),
        .Q(row_V_reg_318_reg[2]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  FDRE \row_V_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__0_n_7 ),
        .Q(row_V_reg_318_reg[3]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  FDRE \row_V_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__0_n_10 ),
        .Q(row_V_reg_318_reg[4]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[4]_i_1__0 
       (.CI(\row_V_reg_318_reg[0]_i_2__0_n_3 ),
        .CO({\row_V_reg_318_reg[4]_i_1__0_n_3 ,\row_V_reg_318_reg[4]_i_1__0_n_4 ,\row_V_reg_318_reg[4]_i_1__0_n_5 ,\row_V_reg_318_reg[4]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_318_reg[4]_i_1__0_n_7 ,\row_V_reg_318_reg[4]_i_1__0_n_8 ,\row_V_reg_318_reg[4]_i_1__0_n_9 ,\row_V_reg_318_reg[4]_i_1__0_n_10 }),
        .S(row_V_reg_318_reg[7:4]));
  FDRE \row_V_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__0_n_9 ),
        .Q(row_V_reg_318_reg[5]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  FDRE \row_V_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__0_n_8 ),
        .Q(row_V_reg_318_reg[6]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  FDRE \row_V_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__0_n_7 ),
        .Q(row_V_reg_318_reg[7]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  FDRE \row_V_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__0_n_10 ),
        .Q(row_V_reg_318_reg[8]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[8]_i_1__0 
       (.CI(\row_V_reg_318_reg[4]_i_1__0_n_3 ),
        .CO({\row_V_reg_318_reg[8]_i_1__0_n_3 ,\row_V_reg_318_reg[8]_i_1__0_n_4 ,\row_V_reg_318_reg[8]_i_1__0_n_5 ,\row_V_reg_318_reg[8]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_318_reg[8]_i_1__0_n_7 ,\row_V_reg_318_reg[8]_i_1__0_n_8 ,\row_V_reg_318_reg[8]_i_1__0_n_9 ,\row_V_reg_318_reg[8]_i_1__0_n_10 }),
        .S(row_V_reg_318_reg[11:8]));
  FDRE \row_V_reg_318_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__0_n_9 ),
        .Q(row_V_reg_318_reg[9]),
        .R(\row_V_reg_318[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \row_ind_V_0_0_fu_92[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_0_0_fu_92_reg[0]),
        .O(\row_ind_V_0_0_fu_92[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \row_ind_V_0_0_fu_92[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_0_0_fu_92_reg[1]),
        .O(\row_ind_V_0_0_fu_92[1]_i_1_n_3 ));
  FDRE \row_ind_V_0_0_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_92[0]_i_1_n_3 ),
        .Q(row_ind_V_0_0_fu_92_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_92[1]_i_1_n_3 ),
        .Q(row_ind_V_0_0_fu_92_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_92_reg[0]),
        .Q(\row_ind_V_0_0_load_reg_850_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_92_reg[1]),
        .Q(\row_ind_V_0_0_load_reg_850_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_306[0]_i_1__0 
       (.I0(\row_ind_V_1_2_reg_295_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__0_n_3 ),
        .I2(\row_ind_V_0_0_load_reg_850_reg_n_3_[0] ),
        .O(\row_ind_V_0_reg_306[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_306[1]_i_1__0 
       (.I0(\row_ind_V_1_2_reg_295_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__0_n_3 ),
        .I2(\row_ind_V_0_0_load_reg_850_reg_n_3_[1] ),
        .O(\row_ind_V_0_reg_306[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_0_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_0_reg_306[0]_i_1__0_n_3 ),
        .Q(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_0_reg_306[1]_i_1__0_n_3 ),
        .Q(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    \row_ind_V_1_0_fu_96[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_1_0_fu_96_reg[0]),
        .O(\row_ind_V_1_0_fu_96[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \row_ind_V_1_0_fu_96[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_1_0_fu_96_reg[1]),
        .O(\row_ind_V_1_0_fu_96[1]_i_1_n_3 ));
  FDRE \row_ind_V_1_0_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_96[0]_i_1_n_3 ),
        .Q(row_ind_V_1_0_fu_96_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_96[1]_i_1_n_3 ),
        .Q(row_ind_V_1_0_fu_96_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_96_reg[0]),
        .Q(row_ind_V_1_0_load_reg_855_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_96_reg[1]),
        .Q(row_ind_V_1_0_load_reg_855_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_2_reg_295[0]_i_1 
       (.I0(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__0_n_3 ),
        .I2(row_ind_V_1_0_load_reg_855_reg[0]),
        .O(\row_ind_V_1_2_reg_295[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_2_reg_295[1]_i_1 
       (.I0(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__0_n_3 ),
        .I2(row_ind_V_1_0_load_reg_855_reg[1]),
        .O(\row_ind_V_1_2_reg_295[1]_i_1_n_3 ));
  FDRE \row_ind_V_1_2_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_1_2_reg_295[0]_i_1_n_3 ),
        .Q(\row_ind_V_1_2_reg_295_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_1_2_reg_295_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_1_2_reg_295[1]_i_1_n_3 ),
        .Q(\row_ind_V_1_2_reg_295_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h50DADADA)) 
    \row_ind_V_1_reg_251[0]_i_1 
       (.I0(row_ind_V_1_reg_251[0]),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(ap_CS_fsm_state2),
        .I3(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .O(\row_ind_V_1_reg_251[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h60ECECEC)) 
    \row_ind_V_1_reg_251[1]_i_1 
       (.I0(row_ind_V_1_reg_251[0]),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(ap_CS_fsm_state2),
        .I3(grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .O(\row_ind_V_1_reg_251[1]_i_1_n_3 ));
  FDRE \row_ind_V_1_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_251[0]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_251[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_251[1]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_251[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \row_ind_V_2_0_fu_100[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[0]),
        .I2(row_ind_V_1_reg_251[1]),
        .I3(row_ind_V_2_0_fu_100_reg[0]),
        .O(\row_ind_V_2_0_fu_100[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    \row_ind_V_2_0_fu_100[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[0]),
        .I2(row_ind_V_1_reg_251[1]),
        .I3(row_ind_V_2_0_fu_100_reg[1]),
        .O(\row_ind_V_2_0_fu_100[1]_i_1_n_3 ));
  FDRE \row_ind_V_2_0_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_100[0]_i_1_n_3 ),
        .Q(row_ind_V_2_0_fu_100_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_100[1]_i_1_n_3 ),
        .Q(row_ind_V_2_0_fu_100_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_100_reg[0]),
        .Q(row_ind_V_2_0_load_reg_860_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_100_reg[1]),
        .Q(row_ind_V_2_0_load_reg_860_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_285[0]_i_1__0 
       (.I0(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__0_n_3 ),
        .I2(row_ind_V_2_0_load_reg_860_reg[0]),
        .O(\row_ind_V_2_reg_285[0]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \row_ind_V_2_reg_285[1]_i_1__0 
       (.I0(ap_CS_fsm_state16),
        .I1(\row_ind_V_2_reg_285[1]_i_3__0_n_3 ),
        .O(row_ind_V_2_reg_285));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_285[1]_i_2__0 
       (.I0(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__0_n_3 ),
        .I2(row_ind_V_2_0_load_reg_860_reg[1]),
        .O(\row_ind_V_2_reg_285[1]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \row_ind_V_2_reg_285[1]_i_3__0 
       (.I0(\icmp_ln878_15_reg_895[0]_i_5_n_3 ),
        .I1(\icmp_ln878_15_reg_895[0]_i_4_n_3 ),
        .I2(\icmp_ln878_15_reg_895[0]_i_3_n_3 ),
        .I3(\icmp_ln878_15_reg_895[0]_i_2_n_3 ),
        .I4(ap_CS_fsm_state8),
        .O(\row_ind_V_2_reg_285[1]_i_3__0_n_3 ));
  FDRE \row_ind_V_2_reg_285_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_2_reg_285[0]_i_1__0_n_3 ),
        .Q(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_285_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_2_reg_285[1]_i_2__0_n_3 ),
        .Q(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_0_0_reg_342[7]_i_1__0 
       (.I0(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_16_fu_600_p2),
        .I5(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .O(p_Val2_s_reg_354_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_0_reg_342[7]_i_2__0 
       (.I0(ap_enable_reg_pp3_iter4_reg_n_3),
        .I1(icmp_ln878_17_reg_926_pp3_iter3_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_s_reg_3540));
  FDRE \src_buf_V_0_0_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[0]),
        .Q(src_buf_V_0_0_reg_342[0]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[1]),
        .Q(src_buf_V_0_0_reg_342[1]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[2]),
        .Q(src_buf_V_0_0_reg_342[2]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[3]),
        .Q(src_buf_V_0_0_reg_342[3]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[4]),
        .Q(src_buf_V_0_0_reg_342[4]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[5]),
        .Q(src_buf_V_0_0_reg_342[5]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[6]),
        .Q(src_buf_V_0_0_reg_342[6]),
        .R(p_Val2_s_reg_354_1));
  FDRE \src_buf_V_0_0_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[7]),
        .Q(src_buf_V_0_0_reg_342[7]),
        .R(p_Val2_s_reg_354_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_1_reg_963[7]_i_1__0 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(src_buf_V_0_1_reg_9630));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_V_0_1_reg_963[7]_i_3__0 
       (.I0(icmp_ln878_18_reg_930_pp3_iter2_reg),
        .I1(icmp_ln878_17_reg_926_pp3_iter2_reg),
        .O(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0));
  FDRE \src_buf_V_0_1_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[0]),
        .Q(src_buf_V_0_1_reg_963[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[1]),
        .Q(src_buf_V_0_1_reg_963[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[2]),
        .Q(src_buf_V_0_1_reg_963[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[3]),
        .Q(src_buf_V_0_1_reg_963[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[4]),
        .Q(src_buf_V_0_1_reg_963[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[5]),
        .Q(src_buf_V_0_1_reg_963[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[6]),
        .Q(src_buf_V_0_1_reg_963[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[7]),
        .Q(src_buf_V_0_1_reg_963[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_1_0_reg_400[7]_i_1__0 
       (.I0(ap_enable_reg_pp3_iter5_reg_n_3),
        .I1(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_16_fu_600_p2),
        .I5(\icmp_ln878_15_reg_895_reg_n_3_[0] ),
        .O(p_Val2_3_reg_412_0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_1_0_reg_400[7]_i_2__0 
       (.I0(icmp_ln878_17_reg_926_pp3_iter4_reg),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_3_reg_4120));
  FDRE \src_buf_V_1_0_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[0]),
        .Q(src_buf_V_1_0_reg_400[0]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[1]),
        .Q(src_buf_V_1_0_reg_400[1]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[2]),
        .Q(src_buf_V_1_0_reg_400[2]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[3]),
        .Q(src_buf_V_1_0_reg_400[3]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[4]),
        .Q(src_buf_V_1_0_reg_400[4]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[5]),
        .Q(src_buf_V_1_0_reg_400[5]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[6]),
        .Q(src_buf_V_1_0_reg_400[6]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_0_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_1_1_reg_974[7]),
        .Q(src_buf_V_1_0_reg_400[7]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_1_1_reg_974_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .Q(src_buf_V_1_1_reg_974[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .Q(src_buf_V_1_1_reg_974[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .Q(src_buf_V_1_1_reg_974[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .Q(src_buf_V_1_1_reg_974[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .Q(src_buf_V_1_1_reg_974[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .Q(src_buf_V_1_1_reg_974[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .Q(src_buf_V_1_1_reg_974[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .Q(src_buf_V_1_1_reg_974[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[0]),
        .Q(src_buf_V_2_0_reg_424[0]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[1]),
        .Q(src_buf_V_2_0_reg_424[1]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[2]),
        .Q(src_buf_V_2_0_reg_424[2]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[3]),
        .Q(src_buf_V_2_0_reg_424[3]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[4]),
        .Q(src_buf_V_2_0_reg_424[4]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[5]),
        .Q(src_buf_V_2_0_reg_424[5]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[6]),
        .Q(src_buf_V_2_0_reg_424[6]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_0_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4120),
        .D(src_buf_V_2_1_reg_979[7]),
        .Q(src_buf_V_2_0_reg_424[7]),
        .R(p_Val2_3_reg_412_0));
  FDRE \src_buf_V_2_1_reg_979_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]),
        .Q(src_buf_V_2_1_reg_979[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]),
        .Q(src_buf_V_2_1_reg_979[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]),
        .Q(src_buf_V_2_1_reg_979[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]),
        .Q(src_buf_V_2_1_reg_979[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]),
        .Q(src_buf_V_2_1_reg_979[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]),
        .Q(src_buf_V_2_1_reg_979[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]),
        .Q(src_buf_V_2_1_reg_979[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]),
        .Q(src_buf_V_2_1_reg_979[7]),
        .R(1'b0));
  FDRE \trunc_ln123_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .Q(trunc_ln123_reg_907[0]),
        .R(1'b0));
  FDRE \trunc_ln123_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .Q(trunc_ln123_reg_907[1]),
        .R(1'b0));
  FDRE \trunc_ln136_1_reg_916_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_2_reg_295_reg_n_3_[0] ),
        .Q(trunc_ln136_1_reg_916[0]),
        .R(1'b0));
  FDRE \trunc_ln136_1_reg_916_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_2_reg_295_reg_n_3_[1] ),
        .Q(trunc_ln136_1_reg_916[1]),
        .R(1'b0));
  FDRE \trunc_ln136_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .Q(trunc_ln136_reg_911[0]),
        .R(1'b0));
  FDRE \trunc_ln136_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .Q(trunc_ln136_reg_911[1]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s
   (\icmp_ln878_4_reg_926_reg[0]_0 ,
    \cmp_i_i127_i_reg_903_reg[0]_0 ,
    \icmp_ln878_5_reg_930_reg[0]_0 ,
    erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read,
    buf_V_1_address11__0,
    \ap_CS_fsm_reg[5]_0 ,
    buf_V_0_address1139_out__0,
    D,
    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready,
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg,
    \max_V_7_reg_986_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    E,
    \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ,
    mOutPtr110_out,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg,
    icmp_ln878_fu_532_p2_carry__0_0,
    \ap_CS_fsm_reg[0]_0 ,
    imgHelper4_data_empty_n,
    imgOutput_data_full_n,
    erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read,
    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start,
    imgHelper4_rows_c_empty_n,
    imgHelper4_cols_c_empty_n,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0]_0 );
  output \icmp_ln878_4_reg_926_reg[0]_0 ;
  output \cmp_i_i127_i_reg_903_reg[0]_0 ;
  output \icmp_ln878_5_reg_930_reg[0]_0 ;
  output erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read;
  output buf_V_1_address11__0;
  output \ap_CS_fsm_reg[5]_0 ;
  output buf_V_0_address1139_out__0;
  output [1:0]D;
  output erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  output [0:0]grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg;
  output [7:0]\max_V_7_reg_986_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [0:0]E;
  output \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ;
  output mOutPtr110_out;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [15:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  input [15:0]icmp_ln878_fu_532_p2_carry__0_0;
  input [1:0]\ap_CS_fsm_reg[0]_0 ;
  input imgHelper4_data_empty_n;
  input imgOutput_data_full_n;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  input erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  input imgHelper4_rows_c_empty_n;
  input imgHelper4_cols_c_empty_n;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0]_0 ;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [15:0]Q;
  wire \_inferred__1/i__carry_n_3 ;
  wire \_inferred__1/i__carry_n_4 ;
  wire \_inferred__1/i__carry_n_5 ;
  wire \_inferred__1/i__carry_n_6 ;
  wire \_inferred__2/i__carry_n_3 ;
  wire \_inferred__2/i__carry_n_4 ;
  wire \_inferred__2/i__carry_n_5 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__3/i__carry_n_3 ;
  wire \_inferred__3/i__carry_n_4 ;
  wire \_inferred__3/i__carry_n_5 ;
  wire \_inferred__3/i__carry_n_6 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire \_inferred__4/i__carry_n_4 ;
  wire \_inferred__4/i__carry_n_5 ;
  wire \_inferred__4/i__carry_n_6 ;
  wire \_inferred__5/i__carry_n_3 ;
  wire \_inferred__5/i__carry_n_4 ;
  wire \_inferred__5/i__carry_n_5 ;
  wire \_inferred__5/i__carry_n_6 ;
  wire \_inferred__6/i__carry_n_3 ;
  wire \_inferred__6/i__carry_n_4 ;
  wire \_inferred__6/i__carry_n_5 ;
  wire \_inferred__6/i__carry_n_6 ;
  wire \_inferred__7/i__carry_n_3 ;
  wire \_inferred__7/i__carry_n_4 ;
  wire \_inferred__7/i__carry_n_5 ;
  wire \_inferred__7/i__carry_n_6 ;
  wire \_inferred__8/i__carry_n_3 ;
  wire \_inferred__8/i__carry_n_4 ;
  wire \_inferred__8/i__carry_n_5 ;
  wire \_inferred__8/i__carry_n_6 ;
  wire [13:0]add_ln1616_fu_571_p2;
  wire [13:0]add_ln1616_reg_890;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_6 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_6 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_6 ;
  wire add_ln691_reg_8680;
  wire \add_ln691_reg_868[0]_i_3__2_n_3 ;
  wire \add_ln691_reg_868[0]_i_4__2_n_3 ;
  wire \add_ln691_reg_868[0]_i_5__2_n_3 ;
  wire \add_ln691_reg_868[0]_i_6__2_n_3 ;
  wire \add_ln691_reg_868[12]_i_2__2_n_3 ;
  wire \add_ln691_reg_868[4]_i_2__2_n_3 ;
  wire \add_ln691_reg_868[4]_i_3__2_n_3 ;
  wire \add_ln691_reg_868[4]_i_4__2_n_3 ;
  wire \add_ln691_reg_868[4]_i_5__2_n_3 ;
  wire \add_ln691_reg_868[8]_i_2__2_n_3 ;
  wire \add_ln691_reg_868[8]_i_3__2_n_3 ;
  wire \add_ln691_reg_868[8]_i_4__2_n_3 ;
  wire \add_ln691_reg_868[8]_i_5__2_n_3 ;
  wire [12:0]add_ln691_reg_868_reg;
  wire \add_ln691_reg_868_reg[0]_i_2__2_n_10 ;
  wire \add_ln691_reg_868_reg[0]_i_2__2_n_3 ;
  wire \add_ln691_reg_868_reg[0]_i_2__2_n_4 ;
  wire \add_ln691_reg_868_reg[0]_i_2__2_n_5 ;
  wire \add_ln691_reg_868_reg[0]_i_2__2_n_6 ;
  wire \add_ln691_reg_868_reg[0]_i_2__2_n_7 ;
  wire \add_ln691_reg_868_reg[0]_i_2__2_n_8 ;
  wire \add_ln691_reg_868_reg[0]_i_2__2_n_9 ;
  wire \add_ln691_reg_868_reg[12]_i_1__2_n_10 ;
  wire \add_ln691_reg_868_reg[4]_i_1__2_n_10 ;
  wire \add_ln691_reg_868_reg[4]_i_1__2_n_3 ;
  wire \add_ln691_reg_868_reg[4]_i_1__2_n_4 ;
  wire \add_ln691_reg_868_reg[4]_i_1__2_n_5 ;
  wire \add_ln691_reg_868_reg[4]_i_1__2_n_6 ;
  wire \add_ln691_reg_868_reg[4]_i_1__2_n_7 ;
  wire \add_ln691_reg_868_reg[4]_i_1__2_n_8 ;
  wire \add_ln691_reg_868_reg[4]_i_1__2_n_9 ;
  wire \add_ln691_reg_868_reg[8]_i_1__2_n_10 ;
  wire \add_ln691_reg_868_reg[8]_i_1__2_n_3 ;
  wire \add_ln691_reg_868_reg[8]_i_1__2_n_4 ;
  wire \add_ln691_reg_868_reg[8]_i_1__2_n_5 ;
  wire \add_ln691_reg_868_reg[8]_i_1__2_n_6 ;
  wire \add_ln691_reg_868_reg[8]_i_1__2_n_7 ;
  wire \add_ln691_reg_868_reg[8]_i_1__2_n_8 ;
  wire \add_ln691_reg_868_reg[8]_i_1__2_n_9 ;
  wire \ap_CS_fsm[1]_i_2__4_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:1]ap_NS_fsm;
  wire ap_NS_fsm144_out;
  wire ap_block_pp1_stage0_11001__0;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_condition_209;
  wire ap_condition_226;
  wire ap_condition_414;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__2_n_3;
  wire ap_enable_reg_pp1_iter1_i_1__2_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter00;
  wire ap_enable_reg_pp3_iter0_i_1__2_n_3;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_i_1__2_n_3;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_i_1__2_n_3;
  wire ap_enable_reg_pp3_iter3;
  wire ap_enable_reg_pp3_iter3_i_1__2_n_3;
  wire ap_enable_reg_pp3_iter4_i_1__2_n_3;
  wire ap_enable_reg_pp3_iter4_reg_n_3;
  wire ap_enable_reg_pp3_iter5_i_1__2_n_3;
  wire ap_enable_reg_pp3_iter5_reg_n_3;
  wire [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  wire [7:0]ap_phi_mux_p_Val2_1_phi_fu_416_p4;
  wire [7:0]ap_phi_mux_p_Val2_2_phi_fu_393_p4;
  wire ap_phi_mux_p_Val2_2_phi_fu_393_p41__0;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire [7:0]ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4;
  wire ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366;
  wire ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_3780;
  wire [7:7]ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_448;
  wire [7:0]ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378[7]_i_1__0_n_3 ;
  wire [7:7]ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_448;
  wire [7:0]ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366;
  wire [7:7]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_2_n_3 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_U_n_11;
  wire buf_V_0_U_n_13;
  wire buf_V_0_U_n_16;
  wire buf_V_0_U_n_17;
  wire buf_V_0_U_n_18;
  wire buf_V_0_U_n_19;
  wire buf_V_0_U_n_20;
  wire buf_V_0_U_n_21;
  wire buf_V_0_U_n_22;
  wire buf_V_0_U_n_23;
  wire buf_V_0_address1139_out__0;
  wire buf_V_0_ce0;
  wire [7:0]buf_V_0_q0;
  wire buf_V_1_U_n_22;
  wire buf_V_1_U_n_23;
  wire buf_V_1_U_n_24;
  wire buf_V_1_U_n_25;
  wire buf_V_1_U_n_26;
  wire buf_V_1_U_n_27;
  wire buf_V_1_U_n_28;
  wire buf_V_1_U_n_29;
  wire buf_V_1_U_n_30;
  wire buf_V_1_U_n_31;
  wire buf_V_1_U_n_32;
  wire buf_V_1_U_n_33;
  wire buf_V_1_U_n_34;
  wire buf_V_1_U_n_35;
  wire buf_V_1_U_n_36;
  wire buf_V_1_U_n_37;
  wire buf_V_1_U_n_4;
  wire buf_V_1_address11__0;
  wire buf_V_2_U_n_13;
  wire [7:0]buf_V_2_q0;
  wire clear;
  wire cmp_i_i127_i_fu_605_p2;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_1__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_2__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_3__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_4__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_5__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_6__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_7__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_8__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_n_4;
  wire cmp_i_i127_i_fu_605_p2_carry__0_n_5;
  wire cmp_i_i127_i_fu_605_p2_carry__0_n_6;
  wire cmp_i_i127_i_fu_605_p2_carry_i_1__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_2__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_3__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_4__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_5__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_6__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_7__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_8__0_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_n_4;
  wire cmp_i_i127_i_fu_605_p2_carry_n_5;
  wire cmp_i_i127_i_fu_605_p2_carry_n_6;
  wire \cmp_i_i127_i_reg_903_reg[0]_0 ;
  wire \col_V_1_reg_921[0]_i_2__0_n_3 ;
  wire \col_V_1_reg_921[0]_i_4__0_n_3 ;
  wire \col_V_1_reg_921[0]_i_5__0_n_3 ;
  wire \col_V_1_reg_921[12]_i_2__0_n_3 ;
  wire \col_V_1_reg_921[4]_i_2__0_n_3 ;
  wire \col_V_1_reg_921[4]_i_4__0_n_3 ;
  wire \col_V_1_reg_921[8]_i_2__0_n_3 ;
  wire \col_V_1_reg_921[8]_i_4__0_n_3 ;
  wire [12:0]col_V_1_reg_921_reg;
  wire \col_V_1_reg_921_reg[0]_i_1__0_n_10 ;
  wire \col_V_1_reg_921_reg[0]_i_1__0_n_3 ;
  wire \col_V_1_reg_921_reg[0]_i_1__0_n_4 ;
  wire \col_V_1_reg_921_reg[0]_i_1__0_n_5 ;
  wire \col_V_1_reg_921_reg[0]_i_1__0_n_6 ;
  wire \col_V_1_reg_921_reg[0]_i_1__0_n_7 ;
  wire \col_V_1_reg_921_reg[0]_i_1__0_n_8 ;
  wire \col_V_1_reg_921_reg[0]_i_1__0_n_9 ;
  wire \col_V_1_reg_921_reg[12]_i_1__0_n_10 ;
  wire \col_V_1_reg_921_reg[4]_i_1__0_n_10 ;
  wire \col_V_1_reg_921_reg[4]_i_1__0_n_3 ;
  wire \col_V_1_reg_921_reg[4]_i_1__0_n_4 ;
  wire \col_V_1_reg_921_reg[4]_i_1__0_n_5 ;
  wire \col_V_1_reg_921_reg[4]_i_1__0_n_6 ;
  wire \col_V_1_reg_921_reg[4]_i_1__0_n_7 ;
  wire \col_V_1_reg_921_reg[4]_i_1__0_n_8 ;
  wire \col_V_1_reg_921_reg[4]_i_1__0_n_9 ;
  wire \col_V_1_reg_921_reg[8]_i_1__0_n_10 ;
  wire \col_V_1_reg_921_reg[8]_i_1__0_n_3 ;
  wire \col_V_1_reg_921_reg[8]_i_1__0_n_4 ;
  wire \col_V_1_reg_921_reg[8]_i_1__0_n_5 ;
  wire \col_V_1_reg_921_reg[8]_i_1__0_n_6 ;
  wire \col_V_1_reg_921_reg[8]_i_1__0_n_7 ;
  wire \col_V_1_reg_921_reg[8]_i_1__0_n_8 ;
  wire \col_V_1_reg_921_reg[8]_i_1__0_n_9 ;
  wire col_V_reg_330;
  wire col_V_reg_3300;
  wire [11:0]col_V_reg_330_pp3_iter1_reg;
  wire col_V_reg_330_pp3_iter1_reg0;
  wire \col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ;
  wire \col_V_reg_330_reg_n_3_[0] ;
  wire \col_V_reg_330_reg_n_3_[10] ;
  wire \col_V_reg_330_reg_n_3_[11] ;
  wire \col_V_reg_330_reg_n_3_[12] ;
  wire \col_V_reg_330_reg_n_3_[1] ;
  wire \col_V_reg_330_reg_n_3_[2] ;
  wire \col_V_reg_330_reg_n_3_[3] ;
  wire \col_V_reg_330_reg_n_3_[4] ;
  wire \col_V_reg_330_reg_n_3_[5] ;
  wire \col_V_reg_330_reg_n_3_[6] ;
  wire \col_V_reg_330_reg_n_3_[7] ;
  wire \col_V_reg_330_reg_n_3_[8] ;
  wire \col_V_reg_330_reg_n_3_[9] ;
  wire [13:0]empty_reg_840;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read;
  wire erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
  wire grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  wire [0:0]grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg;
  wire i__carry_i_1__25_n_3;
  wire i__carry_i_1__26_n_3;
  wire i__carry_i_1__27_n_3;
  wire i__carry_i_1__28_n_3;
  wire i__carry_i_1__29_n_3;
  wire i__carry_i_1__30_n_3;
  wire i__carry_i_2__25_n_3;
  wire i__carry_i_2__26_n_3;
  wire i__carry_i_2__27_n_3;
  wire i__carry_i_2__28_n_3;
  wire i__carry_i_2__29_n_3;
  wire i__carry_i_2__30_n_3;
  wire i__carry_i_3__25_n_3;
  wire i__carry_i_3__26_n_3;
  wire i__carry_i_3__27_n_3;
  wire i__carry_i_3__28_n_3;
  wire i__carry_i_3__29_n_3;
  wire i__carry_i_3__30_n_3;
  wire i__carry_i_4__25_n_3;
  wire i__carry_i_4__26_n_3;
  wire i__carry_i_4__27_n_3;
  wire i__carry_i_4__28_n_3;
  wire i__carry_i_4__29_n_3;
  wire i__carry_i_4__30_n_3;
  wire i__carry_i_5__25_n_3;
  wire i__carry_i_5__26_n_3;
  wire i__carry_i_5__27_n_3;
  wire i__carry_i_5__28_n_3;
  wire i__carry_i_5__29_n_3;
  wire i__carry_i_5__30_n_3;
  wire i__carry_i_6__25_n_3;
  wire i__carry_i_6__26_n_3;
  wire i__carry_i_6__27_n_3;
  wire i__carry_i_6__28_n_3;
  wire i__carry_i_6__29_n_3;
  wire i__carry_i_6__30_n_3;
  wire i__carry_i_7__25_n_3;
  wire i__carry_i_7__26_n_3;
  wire i__carry_i_7__27_n_3;
  wire i__carry_i_7__28_n_3;
  wire i__carry_i_7__29_n_3;
  wire i__carry_i_7__30_n_3;
  wire i__carry_i_8__25_n_3;
  wire i__carry_i_8__26_n_3;
  wire i__carry_i_8__27_n_3;
  wire i__carry_i_8__28_n_3;
  wire i__carry_i_8__29_n_3;
  wire i__carry_i_8__30_n_3;
  wire i__carry_i_9__8_n_3;
  wire \i_col_046_0_reg_262_reg_n_3_[0] ;
  wire \i_col_046_0_reg_262_reg_n_3_[10] ;
  wire \i_col_046_0_reg_262_reg_n_3_[11] ;
  wire \i_col_046_0_reg_262_reg_n_3_[12] ;
  wire \i_col_046_0_reg_262_reg_n_3_[1] ;
  wire \i_col_046_0_reg_262_reg_n_3_[2] ;
  wire \i_col_046_0_reg_262_reg_n_3_[3] ;
  wire \i_col_046_0_reg_262_reg_n_3_[4] ;
  wire \i_col_046_0_reg_262_reg_n_3_[5] ;
  wire \i_col_046_0_reg_262_reg_n_3_[6] ;
  wire \i_col_046_0_reg_262_reg_n_3_[7] ;
  wire \i_col_046_0_reg_262_reg_n_3_[8] ;
  wire \i_col_046_0_reg_262_reg_n_3_[9] ;
  wire \i_col_V_0_reg_274[0]_i_3__2_n_3 ;
  wire [12:0]i_col_V_0_reg_274_reg;
  wire \i_col_V_0_reg_274_reg[0]_i_2__2_n_10 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__2_n_3 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__2_n_4 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__2_n_5 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__2_n_6 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__2_n_7 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__2_n_8 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2__2_n_9 ;
  wire \i_col_V_0_reg_274_reg[12]_i_1__2_n_10 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__2_n_10 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__2_n_3 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__2_n_4 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__2_n_5 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__2_n_6 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__2_n_7 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__2_n_8 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1__2_n_9 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__2_n_10 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__2_n_3 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__2_n_4 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__2_n_5 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__2_n_6 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__2_n_7 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__2_n_8 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1__2_n_9 ;
  wire icmp_ln878_10_fu_750_p2_carry_i_1__0_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_2__0_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_3__0_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_4__0_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_5__0_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_6__0_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_7__0_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_8__0_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_n_4;
  wire icmp_ln878_10_fu_750_p2_carry_n_5;
  wire icmp_ln878_10_fu_750_p2_carry_n_6;
  wire icmp_ln878_12_fu_778_p2_carry_i_1__0_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_2__0_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_3__0_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_4__0_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_5__0_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_6__0_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_7__0_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_8__0_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_n_4;
  wire icmp_ln878_12_fu_778_p2_carry_n_5;
  wire icmp_ln878_12_fu_778_p2_carry_n_6;
  wire icmp_ln878_1_fu_552_p2;
  wire icmp_ln878_1_fu_552_p2_carry__0_n_4;
  wire icmp_ln878_1_fu_552_p2_carry__0_n_5;
  wire icmp_ln878_1_fu_552_p2_carry__0_n_6;
  wire icmp_ln878_1_fu_552_p2_carry_i_1__0_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_2__0_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_3__0_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_4__0_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_5__0_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_6__0_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_7__0_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_8__0_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_n_4;
  wire icmp_ln878_1_fu_552_p2_carry_n_5;
  wire icmp_ln878_1_fu_552_p2_carry_n_6;
  wire icmp_ln878_2_fu_586_p2;
  wire \icmp_ln878_2_reg_895[0]_i_2__0_n_3 ;
  wire \icmp_ln878_2_reg_895[0]_i_3__0_n_3 ;
  wire \icmp_ln878_2_reg_895[0]_i_4__0_n_3 ;
  wire \icmp_ln878_2_reg_895[0]_i_5__0_n_3 ;
  wire \icmp_ln878_2_reg_895_reg_n_3_[0] ;
  wire icmp_ln878_3_fu_600_p2;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_1__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_2__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_3__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_4__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_5__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_6__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_7__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_8__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_n_4;
  wire icmp_ln878_3_fu_600_p2_carry__0_n_5;
  wire icmp_ln878_3_fu_600_p2_carry__0_n_6;
  wire icmp_ln878_3_fu_600_p2_carry__1_i_1__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_1__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_2__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_3__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_4__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_5__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_6__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_7__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_8__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_n_4;
  wire icmp_ln878_3_fu_600_p2_carry_n_5;
  wire icmp_ln878_3_fu_600_p2_carry_n_6;
  wire icmp_ln878_4_fu_636_p2;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_1__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_2__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_3__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_4__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_5__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_6__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_n_5;
  wire icmp_ln878_4_fu_636_p2_carry__0_n_6;
  wire icmp_ln878_4_fu_636_p2_carry_i_1__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_2__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_3__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_4__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_5__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_6__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_7__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_8__0_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_n_4;
  wire icmp_ln878_4_fu_636_p2_carry_n_5;
  wire icmp_ln878_4_fu_636_p2_carry_n_6;
  wire icmp_ln878_4_reg_926_pp3_iter1_reg;
  wire icmp_ln878_4_reg_926_pp3_iter2_reg;
  wire icmp_ln878_4_reg_926_pp3_iter3_reg;
  wire icmp_ln878_4_reg_926_pp3_iter4_reg;
  wire \icmp_ln878_4_reg_926_reg[0]_0 ;
  wire icmp_ln878_5_fu_641_p2;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_1__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_2__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_3__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_4__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_5__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_6__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_7__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_8__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_n_4;
  wire icmp_ln878_5_fu_641_p2_carry__0_n_5;
  wire icmp_ln878_5_fu_641_p2_carry__0_n_6;
  wire icmp_ln878_5_fu_641_p2_carry_i_1__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_2__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_3__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_4__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_5__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_6__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_7__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_8__0_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_n_4;
  wire icmp_ln878_5_fu_641_p2_carry_n_5;
  wire icmp_ln878_5_fu_641_p2_carry_n_6;
  wire \icmp_ln878_5_reg_930[0]_i_1__0_n_3 ;
  wire icmp_ln878_5_reg_930_pp3_iter1_reg;
  wire icmp_ln878_5_reg_930_pp3_iter2_reg;
  wire \icmp_ln878_5_reg_930_reg[0]_0 ;
  wire icmp_ln878_6_fu_696_p2_carry_i_1__0_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_2__0_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_3__0_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_4__0_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_5__0_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_6__0_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_7__0_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_8__0_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_n_4;
  wire icmp_ln878_6_fu_696_p2_carry_n_5;
  wire icmp_ln878_6_fu_696_p2_carry_n_6;
  wire icmp_ln878_8_fu_724_p2_carry_i_1__0_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_2__0_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_3__0_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_4__0_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_5__0_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_6__0_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_7__0_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_8__0_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_n_4;
  wire icmp_ln878_8_fu_724_p2_carry_n_5;
  wire icmp_ln878_8_fu_724_p2_carry_n_6;
  wire icmp_ln878_fu_532_p2;
  wire [15:0]icmp_ln878_fu_532_p2_carry__0_0;
  wire icmp_ln878_fu_532_p2_carry__0_i_10__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_1__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_2__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_3__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_4__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_5__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_6__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_7__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_8__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_9__2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_n_4;
  wire icmp_ln878_fu_532_p2_carry__0_n_5;
  wire icmp_ln878_fu_532_p2_carry__0_n_6;
  wire icmp_ln878_fu_532_p2_carry_i_10__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_11__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_12__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_13__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_1__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_2__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_3__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_4__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_5__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_6__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_7__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_8__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_9__2_n_3;
  wire icmp_ln878_fu_532_p2_carry_n_3;
  wire icmp_ln878_fu_532_p2_carry_n_4;
  wire icmp_ln878_fu_532_p2_carry_n_5;
  wire icmp_ln878_fu_532_p2_carry_n_6;
  wire icmp_ln878_reg_873;
  wire \icmp_ln878_reg_873[0]_i_1__2_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_1__2_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_2__2_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_3__2_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_4__2_n_3 ;
  wire icmp_ln882_reg_954_pp3_iter3_reg;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ;
  wire \icmp_ln882_reg_954_reg_n_3_[0] ;
  wire imgHelper4_cols_c_empty_n;
  wire imgHelper4_data_empty_n;
  wire imgHelper4_rows_c_empty_n;
  wire imgOutput_data_full_n;
  wire mOutPtr110_out;
  wire [7:0]max_V_3_fu_716_p3;
  wire [7:0]max_V_3_reg_968;
  wire max_V_3_reg_9680;
  wire [7:0]max_V_5_fu_742_p3;
  wire [7:0]max_V_7_fu_770_p3;
  wire [7:0]max_V_7_reg_986;
  wire max_V_7_reg_9860;
  wire [7:0]\max_V_7_reg_986_reg[7]_0 ;
  wire op2_assign_fu_565_p2_carry__0_n_3;
  wire op2_assign_fu_565_p2_carry__0_n_4;
  wire op2_assign_fu_565_p2_carry__0_n_5;
  wire op2_assign_fu_565_p2_carry__0_n_6;
  wire op2_assign_fu_565_p2_carry__1_n_3;
  wire op2_assign_fu_565_p2_carry__1_n_4;
  wire op2_assign_fu_565_p2_carry__1_n_5;
  wire op2_assign_fu_565_p2_carry__1_n_6;
  wire op2_assign_fu_565_p2_carry__2_n_5;
  wire op2_assign_fu_565_p2_carry__2_n_6;
  wire op2_assign_fu_565_p2_carry_n_3;
  wire op2_assign_fu_565_p2_carry_n_4;
  wire op2_assign_fu_565_p2_carry_n_5;
  wire op2_assign_fu_565_p2_carry_n_6;
  wire [16:0]op2_assign_reg_885;
  wire \op2_assign_reg_885[0]_i_1__2_n_3 ;
  wire p_0_in2_in;
  wire p_55_in;
  wire [7:0]p_Val2_1_reg_412;
  wire p_Val2_1_reg_4120;
  wire p_Val2_1_reg_412_0;
  wire [7:0]p_Val2_2_reg_389;
  wire [7:0]p_Val2_s_reg_354;
  wire p_Val2_s_reg_3540;
  wire p_Val2_s_reg_354_1;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire \row_V_reg_318[0]_i_1__2_n_3 ;
  wire \row_V_reg_318[0]_i_3__2_n_3 ;
  wire [12:0]row_V_reg_318_reg;
  wire \row_V_reg_318_reg[0]_i_2__2_n_10 ;
  wire \row_V_reg_318_reg[0]_i_2__2_n_3 ;
  wire \row_V_reg_318_reg[0]_i_2__2_n_4 ;
  wire \row_V_reg_318_reg[0]_i_2__2_n_5 ;
  wire \row_V_reg_318_reg[0]_i_2__2_n_6 ;
  wire \row_V_reg_318_reg[0]_i_2__2_n_7 ;
  wire \row_V_reg_318_reg[0]_i_2__2_n_8 ;
  wire \row_V_reg_318_reg[0]_i_2__2_n_9 ;
  wire \row_V_reg_318_reg[12]_i_1__2_n_10 ;
  wire \row_V_reg_318_reg[4]_i_1__2_n_10 ;
  wire \row_V_reg_318_reg[4]_i_1__2_n_3 ;
  wire \row_V_reg_318_reg[4]_i_1__2_n_4 ;
  wire \row_V_reg_318_reg[4]_i_1__2_n_5 ;
  wire \row_V_reg_318_reg[4]_i_1__2_n_6 ;
  wire \row_V_reg_318_reg[4]_i_1__2_n_7 ;
  wire \row_V_reg_318_reg[4]_i_1__2_n_8 ;
  wire \row_V_reg_318_reg[4]_i_1__2_n_9 ;
  wire \row_V_reg_318_reg[8]_i_1__2_n_10 ;
  wire \row_V_reg_318_reg[8]_i_1__2_n_3 ;
  wire \row_V_reg_318_reg[8]_i_1__2_n_4 ;
  wire \row_V_reg_318_reg[8]_i_1__2_n_5 ;
  wire \row_V_reg_318_reg[8]_i_1__2_n_6 ;
  wire \row_V_reg_318_reg[8]_i_1__2_n_7 ;
  wire \row_V_reg_318_reg[8]_i_1__2_n_8 ;
  wire \row_V_reg_318_reg[8]_i_1__2_n_9 ;
  wire \row_ind_V_0_0_fu_92[0]_i_1__0_n_3 ;
  wire \row_ind_V_0_0_fu_92[1]_i_1__0_n_3 ;
  wire [1:0]row_ind_V_0_0_fu_92_reg;
  wire \row_ind_V_0_0_load_reg_850_reg_n_3_[0] ;
  wire \row_ind_V_0_0_load_reg_850_reg_n_3_[1] ;
  wire \row_ind_V_0_reg_306[0]_i_1__2_n_3 ;
  wire \row_ind_V_0_reg_306[1]_i_1__2_n_3 ;
  wire \row_ind_V_0_reg_306_reg_n_3_[0] ;
  wire \row_ind_V_0_reg_306_reg_n_3_[1] ;
  wire \row_ind_V_1_0_fu_96[0]_i_1__0_n_3 ;
  wire \row_ind_V_1_0_fu_96[1]_i_1__0_n_3 ;
  wire [1:0]row_ind_V_1_0_fu_96_reg;
  wire [1:0]row_ind_V_1_0_load_reg_855_reg;
  wire \row_ind_V_1_1_reg_295[0]_i_1__0_n_3 ;
  wire \row_ind_V_1_1_reg_295[1]_i_1__0_n_3 ;
  wire \row_ind_V_1_1_reg_295_reg_n_3_[0] ;
  wire \row_ind_V_1_1_reg_295_reg_n_3_[1] ;
  wire [1:0]row_ind_V_1_reg_251;
  wire \row_ind_V_1_reg_251[0]_i_1__0_n_3 ;
  wire \row_ind_V_1_reg_251[1]_i_1__0_n_3 ;
  wire \row_ind_V_2_0_fu_100[0]_i_1__0_n_3 ;
  wire \row_ind_V_2_0_fu_100[1]_i_1__0_n_3 ;
  wire [1:0]row_ind_V_2_0_fu_100_reg;
  wire [1:0]row_ind_V_2_0_load_reg_860_reg;
  wire row_ind_V_2_reg_285;
  wire \row_ind_V_2_reg_285[0]_i_1__2_n_3 ;
  wire \row_ind_V_2_reg_285[1]_i_2__2_n_3 ;
  wire \row_ind_V_2_reg_285[1]_i_3__2_n_3 ;
  wire \row_ind_V_2_reg_285_reg_n_3_[0] ;
  wire \row_ind_V_2_reg_285_reg_n_3_[1] ;
  wire [15:0]sel0;
  wire [7:0]src_buf_V_0_0_reg_342;
  wire [7:0]src_buf_V_0_1_reg_963;
  wire src_buf_V_0_1_reg_9630;
  wire [7:0]src_buf_V_1_0_reg_400;
  wire [7:0]src_buf_V_1_1_reg_974;
  wire [7:0]src_buf_V_2_0_reg_424;
  wire [7:0]src_buf_V_2_1_reg_979;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;
  wire [1:0]trunc_ln124_reg_907;
  wire [1:0]trunc_ln138_1_reg_916;
  wire [1:0]trunc_ln138_reg_911;
  wire we12;
  wire [11:1]zext_ln878_5_fu_632_p1;
  wire [3:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__6/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__7/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__8/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1616_reg_890_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln1616_reg_890_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln691_reg_868_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln691_reg_868_reg[12]_i_1__2_O_UNCONNECTED ;
  wire [3:0]NLW_cmp_i_i127_i_fu_605_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i127_i_fu_605_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_col_V_1_reg_921_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_1_reg_921_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_i_col_V_0_reg_274_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_col_V_0_reg_274_reg[12]_i_1__2_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln878_10_fu_750_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_12_fu_778_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_1_fu_552_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_1_fu_552_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_600_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_600_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln878_3_fu_600_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_600_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_4_fu_636_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln878_4_fu_636_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_4_fu_636_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_5_fu_641_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_5_fu_641_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_6_fu_696_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_8_fu_724_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_532_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_532_p2_carry__0_O_UNCONNECTED;
  wire [2:2]NLW_op2_assign_fu_565_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_op2_assign_fu_565_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_row_V_reg_318_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_V_reg_318_reg[12]_i_1__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(max_V_7_reg_986[0]),
        .I2(src_buf_V_2_1_reg_979[0]),
        .I3(src_buf_V_2_0_reg_424[0]),
        .I4(p_0_in2_in),
        .I5(\_inferred__8/i__carry_n_3 ),
        .O(\max_V_7_reg_986_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(max_V_7_reg_986[1]),
        .I2(src_buf_V_2_1_reg_979[1]),
        .I3(src_buf_V_2_0_reg_424[1]),
        .I4(p_0_in2_in),
        .I5(\_inferred__8/i__carry_n_3 ),
        .O(\max_V_7_reg_986_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(max_V_7_reg_986[2]),
        .I2(src_buf_V_2_1_reg_979[2]),
        .I3(src_buf_V_2_0_reg_424[2]),
        .I4(p_0_in2_in),
        .I5(\_inferred__8/i__carry_n_3 ),
        .O(\max_V_7_reg_986_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(max_V_7_reg_986[3]),
        .I2(src_buf_V_2_1_reg_979[3]),
        .I3(src_buf_V_2_0_reg_424[3]),
        .I4(p_0_in2_in),
        .I5(\_inferred__8/i__carry_n_3 ),
        .O(\max_V_7_reg_986_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(max_V_7_reg_986[4]),
        .I2(src_buf_V_2_1_reg_979[4]),
        .I3(src_buf_V_2_0_reg_424[4]),
        .I4(p_0_in2_in),
        .I5(\_inferred__8/i__carry_n_3 ),
        .O(\max_V_7_reg_986_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(max_V_7_reg_986[5]),
        .I2(src_buf_V_2_1_reg_979[5]),
        .I3(src_buf_V_2_0_reg_424[5]),
        .I4(p_0_in2_in),
        .I5(\_inferred__8/i__carry_n_3 ),
        .O(\max_V_7_reg_986_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(max_V_7_reg_986[6]),
        .I2(src_buf_V_2_1_reg_979[6]),
        .I3(src_buf_V_2_0_reg_424[6]),
        .I4(p_0_in2_in),
        .I5(\_inferred__8/i__carry_n_3 ),
        .O(\max_V_7_reg_986_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(imgOutput_data_full_n),
        .I1(\ap_CS_fsm_reg[0]_0 [1]),
        .I2(ap_enable_reg_pp3_iter5_reg_n_3),
        .I3(icmp_ln882_reg_954_pp3_iter4_reg),
        .I4(ap_block_pp3_stage0_11001__0),
        .O(E));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(max_V_7_reg_986[7]),
        .I2(src_buf_V_2_1_reg_979[7]),
        .I3(src_buf_V_2_0_reg_424[7]),
        .I4(p_0_in2_in),
        .I5(\_inferred__8/i__carry_n_3 ),
        .O(\max_V_7_reg_986_reg[7]_0 [7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_3 ,\_inferred__1/i__carry_n_4 ,\_inferred__1/i__carry_n_5 ,\_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({buf_V_1_U_n_26,buf_V_1_U_n_27,buf_V_1_U_n_28,buf_V_1_U_n_29}),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({buf_V_1_U_n_22,buf_V_1_U_n_23,buf_V_1_U_n_24,buf_V_1_U_n_25}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i__carry_n_3 ,\_inferred__2/i__carry_n_4 ,\_inferred__2/i__carry_n_5 ,\_inferred__2/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({buf_V_1_U_n_34,buf_V_1_U_n_35,buf_V_1_U_n_36,buf_V_1_U_n_37}),
        .O(\NLW__inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({buf_V_1_U_n_30,buf_V_1_U_n_31,buf_V_1_U_n_32,buf_V_1_U_n_33}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__3/i__carry_n_3 ,\_inferred__3/i__carry_n_4 ,\_inferred__3/i__carry_n_5 ,\_inferred__3/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__28_n_3,i__carry_i_2__28_n_3,i__carry_i_3__28_n_3,i__carry_i_4__28_n_3}),
        .O(\NLW__inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__28_n_3,i__carry_i_6__28_n_3,i__carry_i_7__28_n_3,i__carry_i_8__28_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_3 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__27_n_3,i__carry_i_2__27_n_3,i__carry_i_3__27_n_3,i__carry_i_4__27_n_3}),
        .O(\NLW__inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__27_n_3,i__carry_i_6__27_n_3,i__carry_i_7__27_n_3,i__carry_i_8__27_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__5/i__carry_n_3 ,\_inferred__5/i__carry_n_4 ,\_inferred__5/i__carry_n_5 ,\_inferred__5/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__26_n_3,i__carry_i_2__26_n_3,i__carry_i_3__26_n_3,i__carry_i_4__26_n_3}),
        .O(\NLW__inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__26_n_3,i__carry_i_6__26_n_3,i__carry_i_7__26_n_3,i__carry_i_8__26_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__6/i__carry_n_3 ,\_inferred__6/i__carry_n_4 ,\_inferred__6/i__carry_n_5 ,\_inferred__6/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__25_n_3,i__carry_i_2__25_n_3,i__carry_i_3__25_n_3,i__carry_i_4__25_n_3}),
        .O(\NLW__inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__25_n_3,i__carry_i_6__25_n_3,i__carry_i_7__25_n_3,i__carry_i_8__25_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__7/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__7/i__carry_n_3 ,\_inferred__7/i__carry_n_4 ,\_inferred__7/i__carry_n_5 ,\_inferred__7/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__29_n_3,i__carry_i_2__29_n_3,i__carry_i_3__29_n_3,i__carry_i_4__29_n_3}),
        .O(\NLW__inferred__7/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__29_n_3,i__carry_i_6__29_n_3,i__carry_i_7__29_n_3,i__carry_i_8__29_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__8/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__8/i__carry_n_3 ,\_inferred__8/i__carry_n_4 ,\_inferred__8/i__carry_n_5 ,\_inferred__8/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__30_n_3,i__carry_i_2__30_n_3,i__carry_i_3__30_n_3,i__carry_i_4__30_n_3}),
        .O(\NLW__inferred__8/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__30_n_3,i__carry_i_6__30_n_3,i__carry_i_7__30_n_3,i__carry_i_8__30_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1616_reg_890[0]_i_1 
       (.I0(empty_reg_840[0]),
        .O(add_ln1616_fu_571_p2[0]));
  FDRE \add_ln1616_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[0]),
        .Q(add_ln1616_reg_890[0]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[10]),
        .Q(add_ln1616_reg_890[10]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[11]),
        .Q(add_ln1616_reg_890[11]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[12]),
        .Q(add_ln1616_reg_890[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[12]_i_1 
       (.CI(\add_ln1616_reg_890_reg[8]_i_1_n_3 ),
        .CO({\add_ln1616_reg_890_reg[12]_i_1_n_3 ,\add_ln1616_reg_890_reg[12]_i_1_n_4 ,\add_ln1616_reg_890_reg[12]_i_1_n_5 ,\add_ln1616_reg_890_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[12:9]),
        .S(empty_reg_840[12:9]));
  FDRE \add_ln1616_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[13]),
        .Q(add_ln1616_reg_890[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[13]_i_1 
       (.CI(\add_ln1616_reg_890_reg[12]_i_1_n_3 ),
        .CO(\NLW_add_ln1616_reg_890_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1616_reg_890_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln1616_fu_571_p2[13]}),
        .S({1'b0,1'b0,1'b0,empty_reg_840[13]}));
  FDRE \add_ln1616_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[1]),
        .Q(add_ln1616_reg_890[1]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[2]),
        .Q(add_ln1616_reg_890[2]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[3]),
        .Q(add_ln1616_reg_890[3]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[4]),
        .Q(add_ln1616_reg_890[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1616_reg_890_reg[4]_i_1_n_3 ,\add_ln1616_reg_890_reg[4]_i_1_n_4 ,\add_ln1616_reg_890_reg[4]_i_1_n_5 ,\add_ln1616_reg_890_reg[4]_i_1_n_6 }),
        .CYINIT(empty_reg_840[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[4:1]),
        .S(empty_reg_840[4:1]));
  FDRE \add_ln1616_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[5]),
        .Q(add_ln1616_reg_890[5]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[6]),
        .Q(add_ln1616_reg_890[6]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[7]),
        .Q(add_ln1616_reg_890[7]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[8]),
        .Q(add_ln1616_reg_890[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[8]_i_1 
       (.CI(\add_ln1616_reg_890_reg[4]_i_1_n_3 ),
        .CO({\add_ln1616_reg_890_reg[8]_i_1_n_3 ,\add_ln1616_reg_890_reg[8]_i_1_n_4 ,\add_ln1616_reg_890_reg[8]_i_1_n_5 ,\add_ln1616_reg_890_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[8:5]),
        .S(empty_reg_840[8:5]));
  FDRE \add_ln1616_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[9]),
        .Q(add_ln1616_reg_890[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \add_ln691_reg_868[0]_i_1__2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln878_reg_873),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(imgHelper4_data_empty_n),
        .O(add_ln691_reg_8680));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_3__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[3]),
        .O(\add_ln691_reg_868[0]_i_3__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_4__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[2]),
        .O(\add_ln691_reg_868[0]_i_4__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_5__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[1]),
        .O(\add_ln691_reg_868[0]_i_5__2_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \add_ln691_reg_868[0]_i_6__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[0]),
        .O(\add_ln691_reg_868[0]_i_6__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[12]_i_2__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[12]),
        .O(\add_ln691_reg_868[12]_i_2__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_2__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[7]),
        .O(\add_ln691_reg_868[4]_i_2__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_3__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[6]),
        .O(\add_ln691_reg_868[4]_i_3__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_4__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[5]),
        .O(\add_ln691_reg_868[4]_i_4__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_5__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[4]),
        .O(\add_ln691_reg_868[4]_i_5__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_2__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[11]),
        .O(\add_ln691_reg_868[8]_i_2__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_3__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[10]),
        .O(\add_ln691_reg_868[8]_i_3__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_4__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[9]),
        .O(\add_ln691_reg_868[8]_i_4__2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_5__2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[8]),
        .O(\add_ln691_reg_868[8]_i_5__2_n_3 ));
  FDRE \add_ln691_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__2_n_10 ),
        .Q(add_ln691_reg_868_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\add_ln691_reg_868_reg[0]_i_2__2_n_3 ,\add_ln691_reg_868_reg[0]_i_2__2_n_4 ,\add_ln691_reg_868_reg[0]_i_2__2_n_5 ,\add_ln691_reg_868_reg[0]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln691_reg_868_reg[0]_i_2__2_n_7 ,\add_ln691_reg_868_reg[0]_i_2__2_n_8 ,\add_ln691_reg_868_reg[0]_i_2__2_n_9 ,\add_ln691_reg_868_reg[0]_i_2__2_n_10 }),
        .S({\add_ln691_reg_868[0]_i_3__2_n_3 ,\add_ln691_reg_868[0]_i_4__2_n_3 ,\add_ln691_reg_868[0]_i_5__2_n_3 ,\add_ln691_reg_868[0]_i_6__2_n_3 }));
  FDRE \add_ln691_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__2_n_8 ),
        .Q(add_ln691_reg_868_reg[10]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[11] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__2_n_7 ),
        .Q(add_ln691_reg_868_reg[11]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[12] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[12]_i_1__2_n_10 ),
        .Q(add_ln691_reg_868_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[12]_i_1__2 
       (.CI(\add_ln691_reg_868_reg[8]_i_1__2_n_3 ),
        .CO(\NLW_add_ln691_reg_868_reg[12]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln691_reg_868_reg[12]_i_1__2_O_UNCONNECTED [3:1],\add_ln691_reg_868_reg[12]_i_1__2_n_10 }),
        .S({1'b0,1'b0,1'b0,\add_ln691_reg_868[12]_i_2__2_n_3 }));
  FDRE \add_ln691_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__2_n_9 ),
        .Q(add_ln691_reg_868_reg[1]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__2_n_8 ),
        .Q(add_ln691_reg_868_reg[2]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2__2_n_7 ),
        .Q(add_ln691_reg_868_reg[3]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__2_n_10 ),
        .Q(add_ln691_reg_868_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[4]_i_1__2 
       (.CI(\add_ln691_reg_868_reg[0]_i_2__2_n_3 ),
        .CO({\add_ln691_reg_868_reg[4]_i_1__2_n_3 ,\add_ln691_reg_868_reg[4]_i_1__2_n_4 ,\add_ln691_reg_868_reg[4]_i_1__2_n_5 ,\add_ln691_reg_868_reg[4]_i_1__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_868_reg[4]_i_1__2_n_7 ,\add_ln691_reg_868_reg[4]_i_1__2_n_8 ,\add_ln691_reg_868_reg[4]_i_1__2_n_9 ,\add_ln691_reg_868_reg[4]_i_1__2_n_10 }),
        .S({\add_ln691_reg_868[4]_i_2__2_n_3 ,\add_ln691_reg_868[4]_i_3__2_n_3 ,\add_ln691_reg_868[4]_i_4__2_n_3 ,\add_ln691_reg_868[4]_i_5__2_n_3 }));
  FDRE \add_ln691_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__2_n_9 ),
        .Q(add_ln691_reg_868_reg[5]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__2_n_8 ),
        .Q(add_ln691_reg_868_reg[6]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1__2_n_7 ),
        .Q(add_ln691_reg_868_reg[7]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__2_n_10 ),
        .Q(add_ln691_reg_868_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[8]_i_1__2 
       (.CI(\add_ln691_reg_868_reg[4]_i_1__2_n_3 ),
        .CO({\add_ln691_reg_868_reg[8]_i_1__2_n_3 ,\add_ln691_reg_868_reg[8]_i_1__2_n_4 ,\add_ln691_reg_868_reg[8]_i_1__2_n_5 ,\add_ln691_reg_868_reg[8]_i_1__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_868_reg[8]_i_1__2_n_7 ,\add_ln691_reg_868_reg[8]_i_1__2_n_8 ,\add_ln691_reg_868_reg[8]_i_1__2_n_9 ,\add_ln691_reg_868_reg[8]_i_1__2_n_10 }),
        .S({\add_ln691_reg_868[8]_i_2__2_n_3 ,\add_ln691_reg_868[8]_i_3__2_n_3 ,\add_ln691_reg_868[8]_i_4__2_n_3 ,\add_ln691_reg_868[8]_i_5__2_n_3 }));
  FDRE \add_ln691_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1__2_n_9 ),
        .Q(add_ln691_reg_868_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hF444F4F4)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state9),
        .I3(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .I4(icmp_ln878_3_fu_600_p2),
        .O(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h7F7F7F7FFF000000)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I1(imgHelper4_rows_c_empty_n),
        .I2(imgHelper4_cols_c_empty_n),
        .I3(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg),
        .I4(\ap_CS_fsm_reg[0]_0 [1]),
        .I5(\ap_CS_fsm_reg[0]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55151111)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(\ap_CS_fsm_reg[0]_0 [0]),
        .I1(\ap_CS_fsm_reg[0]_0 [1]),
        .I2(ap_CS_fsm_state1),
        .I3(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I4(\ap_CS_fsm[1]_i_2__4_n_3 ),
        .I5(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state2),
        .I3(row_ind_V_1_reg_251[0]),
        .I4(row_ind_V_1_reg_251[1]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \ap_CS_fsm[1]_i_2__4 
       (.I0(icmp_ln878_3_fu_600_p2),
        .I1(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[1]_i_2__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFAFAFABA)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln878_fu_532_p2),
        .I4(ap_block_pp1_stage0_11001__0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_2__4 
       (.I0(icmp_ln878_reg_873),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(imgHelper4_data_empty_n),
        .O(ap_block_pp1_stage0_11001__0));
  LUT6 #(
    .INIT(64'h2022222200000000)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(icmp_ln878_fu_532_p2),
        .I2(imgHelper4_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_873),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_1_fu_552_p2),
        .I2(clear),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_1_fu_552_p2),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state16),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFFFFE0F0)) 
    \ap_CS_fsm[8]_i_1__2 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_enable_reg_pp3_iter3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter4_reg_n_3),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[9]_i_1__2 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(clear),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_enable_reg_pp1_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln878_fu_532_p2),
        .I4(buf_V_1_U_n_4),
        .O(ap_enable_reg_pp1_iter0_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__2_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp1_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_fu_532_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_11001__0),
        .I5(ap_CS_fsm_state3),
        .O(ap_enable_reg_pp1_iter1_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__2_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A800A8A8A8A8)) 
    ap_enable_reg_pp3_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter00),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(icmp_ln878_4_fu_636_p2),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(ap_enable_reg_pp3_iter0_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1__2_n_3),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter1_i_1__2
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(ap_enable_reg_pp3_iter1_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1__2_n_3),
        .Q(ap_enable_reg_pp3_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter2_i_1__2
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter2),
        .O(ap_enable_reg_pp3_iter2_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_i_1__2_n_3),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter3_i_1__2
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter3),
        .O(ap_enable_reg_pp3_iter3_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter3_i_1__2_n_3),
        .Q(ap_enable_reg_pp3_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp3_iter4_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter4_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter4_i_1__2_n_3),
        .Q(ap_enable_reg_pp3_iter4_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp3_iter5_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_enable_reg_pp3_iter4_reg_n_3),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter5_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter5_i_1__2_n_3),
        .Q(ap_enable_reg_pp3_iter5_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366[0]_i_1__0 
       (.I0(\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .I1(icmp_ln878_4_fu_636_p2),
        .I2(icmp_ln878_5_fu_641_p2),
        .O(ap_condition_414));
  FDRE \ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(ap_condition_414),
        .Q(ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_378[7]_i_1__0 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(ap_condition_209));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_378[7]_i_2__0 
       (.I0(icmp_ln878_4_fu_636_p2),
        .I1(icmp_ln878_5_fu_641_p2),
        .O(ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_3780));
  FDRE \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_3780),
        .Q(ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_448),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0 
       (.I0(p_55_in),
        .I1(ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_CS_fsm_pp3_stage0),
        .O(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_2__0 
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(ap_condition_226));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[0]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[0]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[1]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[1]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[2]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[2]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[3]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[3]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[4]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[4]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[5]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[5]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[6]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[6]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378[7]_i_1__0 
       (.I0(ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_448),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_448),
        .O(\ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378[7]_i_1__0_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378[7]_i_1__0_n_3 ),
        .Q(ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_448),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[0]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[1]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[2]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[3]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[4]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[5]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[6]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_448),
        .Q(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_1__2 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[0]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[1]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[2]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[3]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[4]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[5]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[6]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[7]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[0]),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[1]),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[2]),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[3]),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[4]),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[5]),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[6]),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h02220000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I3(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I4(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_2 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[7]),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_2_n_3 ));
  FDSE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]),
        .S(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ));
  FDSE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]),
        .S(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ));
  FDSE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]),
        .S(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ));
  FDSE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]),
        .S(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ));
  FDSE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]),
        .S(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ));
  FDSE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]),
        .S(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ));
  FDSE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]),
        .S(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ));
  FDSE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_2_n_3 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]),
        .S(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1__2_n_3 ));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0 buf_V_0_U
       (.CO(icmp_ln878_1_fu_552_p2),
        .DI({buf_V_0_U_n_16,buf_V_0_U_n_17,buf_V_0_U_n_18,buf_V_0_U_n_19}),
        .DIADI(DIADI),
        .DOBDO(buf_V_0_q0),
        .Q(col_V_reg_330_pp3_iter1_reg),
        .S({buf_V_0_U_n_20,buf_V_0_U_n_21,buf_V_0_U_n_22,buf_V_0_U_n_23}),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(buf_V_0_U_n_13),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] (\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .buf_V_0_address1139_out__0(buf_V_0_address1139_out__0),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_1_fu_552_p2_carry__0(icmp_ln878_fu_532_p2_carry__0_0[15:8]),
        .\icmp_ln878_4_reg_926_reg[0] (buf_V_0_U_n_11),
        .out(i_col_V_0_reg_274_reg),
        .p_55_in(p_55_in),
        .ram_reg(trunc_ln124_reg_907),
        .ram_reg_0({ap_CS_fsm_pp3_stage0,ap_CS_fsm_state7}),
        .ram_reg_1(\icmp_ln878_5_reg_930_reg[0]_0 ),
        .ram_reg_2({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ram_reg_3(\icmp_ln878_4_reg_926_reg[0]_0 ));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_28 buf_V_1_U
       (.CO(\_inferred__2/i__carry_n_3 ),
        .D(max_V_3_fu_716_p3),
        .DI({buf_V_1_U_n_26,buf_V_1_U_n_27,buf_V_1_U_n_28,buf_V_1_U_n_29}),
        .DOBDO(buf_V_2_q0),
        .E(we12),
        .Q(col_V_reg_330_pp3_iter1_reg),
        .S({buf_V_1_U_n_22,buf_V_1_U_n_23,buf_V_1_U_n_24,buf_V_1_U_n_25}),
        .\_inferred__1/i__carry ({p_Val2_s_reg_354[6],p_Val2_s_reg_354[4],p_Val2_s_reg_354[2],p_Val2_s_reg_354[0]}),
        .\_inferred__1/i__carry_0 (i__carry_i_9__8_n_3),
        .\_inferred__1/i__carry_1 ({src_buf_V_0_0_reg_342[6],src_buf_V_0_0_reg_342[4],src_buf_V_0_0_reg_342[2],src_buf_V_0_0_reg_342[0]}),
        .\_inferred__2/i__carry ({src_buf_V_0_1_reg_963[6],src_buf_V_0_1_reg_963[4],src_buf_V_0_1_reg_963[2],src_buf_V_0_1_reg_963[0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4),
        .ap_phi_mux_p_Val2_s_phi_fu_358_p4(ap_phi_mux_p_Val2_s_phi_fu_358_p4),
        .ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] (ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2),
        .ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] (trunc_ln138_1_reg_916),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .icmp_ln878_4_reg_926_pp3_iter2_reg(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .icmp_ln878_5_reg_930_pp3_iter2_reg(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .icmp_ln878_reg_873(icmp_ln878_reg_873),
        .imgHelper4_data_empty_n(imgHelper4_data_empty_n),
        .internal_empty_n_reg(buf_V_1_U_n_4),
        .\max_V_3_reg_968_reg[7] (icmp_ln878_6_fu_696_p2_carry_n_3),
        .\max_V_3_reg_968_reg[7]_0 (\_inferred__1/i__carry_n_3 ),
        .p_55_in(p_55_in),
        .ram_reg(ram_reg),
        .ram_reg_0(trunc_ln124_reg_907),
        .ram_reg_1(buf_V_0_U_n_11),
        .ram_reg_2({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp1_stage0}),
        .ram_reg_3(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_4({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ram_reg_5({\i_col_046_0_reg_262_reg_n_3_[11] ,\i_col_046_0_reg_262_reg_n_3_[10] ,\i_col_046_0_reg_262_reg_n_3_[9] ,\i_col_046_0_reg_262_reg_n_3_[8] ,\i_col_046_0_reg_262_reg_n_3_[7] ,\i_col_046_0_reg_262_reg_n_3_[6] ,\i_col_046_0_reg_262_reg_n_3_[5] ,\i_col_046_0_reg_262_reg_n_3_[4] ,\i_col_046_0_reg_262_reg_n_3_[3] ,\i_col_046_0_reg_262_reg_n_3_[2] ,\i_col_046_0_reg_262_reg_n_3_[1] ,\i_col_046_0_reg_262_reg_n_3_[0] }),
        .ram_reg_6(\icmp_ln878_5_reg_930_reg[0]_0 ),
        .ram_reg_7(\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .ram_reg_8(buf_V_0_U_n_13),
        .\src_buf_V_0_0_reg_342_reg[6] ({buf_V_1_U_n_30,buf_V_1_U_n_31,buf_V_1_U_n_32,buf_V_1_U_n_33}),
        .\src_buf_V_0_1_reg_963_reg[0] (trunc_ln138_reg_911),
        .\src_buf_V_0_1_reg_963_reg[6] ({buf_V_1_U_n_34,buf_V_1_U_n_35,buf_V_1_U_n_36,buf_V_1_U_n_37}),
        .\src_buf_V_0_1_reg_963_reg[7] (buf_V_0_q0));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_29 buf_V_2_U
       (.DOBDO(buf_V_2_q0),
        .Q({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .\ap_CS_fsm_reg[8] (buf_V_2_U_n_13),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln882_reg_954_pp3_iter4_reg(icmp_ln882_reg_954_pp3_iter4_reg),
        .imgHelper4_data_empty_n(imgHelper4_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .p_55_in(p_55_in),
        .ram_reg(col_V_reg_330_pp3_iter1_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ap_CS_fsm_pp3_stage0),
        .ram_reg_2(ap_enable_reg_pp3_iter5_reg_n_3),
        .ram_reg_3(trunc_ln124_reg_907[1]),
        .ram_reg_4(\icmp_ln878_5_reg_930_reg[0]_0 ),
        .ram_reg_5(\icmp_ln878_4_reg_926_reg[0]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i127_i_fu_605_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i127_i_fu_605_p2_carry_n_3,cmp_i_i127_i_fu_605_p2_carry_n_4,cmp_i_i127_i_fu_605_p2_carry_n_5,cmp_i_i127_i_fu_605_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i127_i_fu_605_p2_carry_i_1__0_n_3,cmp_i_i127_i_fu_605_p2_carry_i_2__0_n_3,cmp_i_i127_i_fu_605_p2_carry_i_3__0_n_3,cmp_i_i127_i_fu_605_p2_carry_i_4__0_n_3}),
        .O(NLW_cmp_i_i127_i_fu_605_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i127_i_fu_605_p2_carry_i_5__0_n_3,cmp_i_i127_i_fu_605_p2_carry_i_6__0_n_3,cmp_i_i127_i_fu_605_p2_carry_i_7__0_n_3,cmp_i_i127_i_fu_605_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i127_i_fu_605_p2_carry__0
       (.CI(cmp_i_i127_i_fu_605_p2_carry_n_3),
        .CO({cmp_i_i127_i_fu_605_p2,cmp_i_i127_i_fu_605_p2_carry__0_n_4,cmp_i_i127_i_fu_605_p2_carry__0_n_5,cmp_i_i127_i_fu_605_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i127_i_fu_605_p2_carry__0_i_1__0_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_2__0_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_3__0_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_4__0_n_3}),
        .O(NLW_cmp_i_i127_i_fu_605_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_i_i127_i_fu_605_p2_carry__0_i_5__0_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_6__0_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_7__0_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_8__0_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_1__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_1__0_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_2__0
       (.I0(row_V_reg_318_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_3__0
       (.I0(Q[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(Q[10]),
        .I3(row_V_reg_318_reg[10]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_4__0
       (.I0(Q[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(Q[8]),
        .I3(row_V_reg_318_reg[8]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_5__0
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_5__0_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_6__0
       (.I0(row_V_reg_318_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_7__0
       (.I0(Q[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(row_V_reg_318_reg[10]),
        .I3(Q[10]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_8__0
       (.I0(Q[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(row_V_reg_318_reg[8]),
        .I3(Q[8]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_8__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry_i_1__0
       (.I0(Q[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(Q[6]),
        .I3(row_V_reg_318_reg[6]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry_i_2__0
       (.I0(Q[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(Q[4]),
        .I3(row_V_reg_318_reg[4]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry_i_3__0
       (.I0(Q[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(Q[2]),
        .I3(row_V_reg_318_reg[2]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry_i_4__0
       (.I0(Q[1]),
        .I1(row_V_reg_318_reg[1]),
        .I2(Q[0]),
        .I3(row_V_reg_318_reg[0]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry_i_5__0
       (.I0(Q[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(row_V_reg_318_reg[6]),
        .I3(Q[6]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry_i_6__0
       (.I0(Q[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(row_V_reg_318_reg[4]),
        .I3(Q[4]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry_i_7__0
       (.I0(Q[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(row_V_reg_318_reg[2]),
        .I3(Q[2]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry_i_8__0
       (.I0(row_V_reg_318_reg[0]),
        .I1(Q[0]),
        .I2(row_V_reg_318_reg[1]),
        .I3(Q[1]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_8__0_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    \cmp_i_i127_i_reg_903[0]_i_1__0 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln878_3_fu_600_p2),
        .I2(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .O(ap_enable_reg_pp3_iter00));
  FDRE \cmp_i_i127_i_reg_903_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(cmp_i_i127_i_fu_605_p2),
        .Q(\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[0]_i_2__0 
       (.I0(\col_V_reg_330_reg_n_3_[3] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[3]),
        .O(\col_V_1_reg_921[0]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[0]_i_3__0 
       (.I0(\col_V_reg_330_reg_n_3_[2] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[2]),
        .O(zext_ln878_5_fu_632_p1[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[0]_i_4__0 
       (.I0(\col_V_reg_330_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[1]),
        .O(\col_V_1_reg_921[0]_i_4__0_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \col_V_1_reg_921[0]_i_5__0 
       (.I0(\col_V_reg_330_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[0]),
        .O(\col_V_1_reg_921[0]_i_5__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[12]_i_2__0 
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[12]),
        .O(\col_V_1_reg_921[12]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[4]_i_2__0 
       (.I0(\col_V_reg_330_reg_n_3_[7] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[7]),
        .O(\col_V_1_reg_921[4]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[4]_i_3__0 
       (.I0(\col_V_reg_330_reg_n_3_[6] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[6]),
        .O(zext_ln878_5_fu_632_p1[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[4]_i_4__0 
       (.I0(\col_V_reg_330_reg_n_3_[5] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[5]),
        .O(\col_V_1_reg_921[4]_i_4__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[4]_i_5__0 
       (.I0(\col_V_reg_330_reg_n_3_[4] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[4]),
        .O(zext_ln878_5_fu_632_p1[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[8]_i_2__0 
       (.I0(\col_V_reg_330_reg_n_3_[11] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[11]),
        .O(\col_V_1_reg_921[8]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[8]_i_3__0 
       (.I0(\col_V_reg_330_reg_n_3_[10] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[10]),
        .O(zext_ln878_5_fu_632_p1[10]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[8]_i_4__0 
       (.I0(\col_V_reg_330_reg_n_3_[9] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[9]),
        .O(\col_V_1_reg_921[8]_i_4__0_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[8]_i_5__0 
       (.I0(\col_V_reg_330_reg_n_3_[8] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[8]),
        .O(zext_ln878_5_fu_632_p1[8]));
  FDRE \col_V_1_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[0]_i_1__0_n_10 ),
        .Q(col_V_1_reg_921_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_921_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\col_V_1_reg_921_reg[0]_i_1__0_n_3 ,\col_V_1_reg_921_reg[0]_i_1__0_n_4 ,\col_V_1_reg_921_reg[0]_i_1__0_n_5 ,\col_V_1_reg_921_reg[0]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_1_reg_921_reg[0]_i_1__0_n_7 ,\col_V_1_reg_921_reg[0]_i_1__0_n_8 ,\col_V_1_reg_921_reg[0]_i_1__0_n_9 ,\col_V_1_reg_921_reg[0]_i_1__0_n_10 }),
        .S({\col_V_1_reg_921[0]_i_2__0_n_3 ,zext_ln878_5_fu_632_p1[2],\col_V_1_reg_921[0]_i_4__0_n_3 ,\col_V_1_reg_921[0]_i_5__0_n_3 }));
  FDRE \col_V_1_reg_921_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[8]_i_1__0_n_8 ),
        .Q(col_V_1_reg_921_reg[10]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[8]_i_1__0_n_7 ),
        .Q(col_V_1_reg_921_reg[11]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[12]_i_1__0_n_10 ),
        .Q(col_V_1_reg_921_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_921_reg[12]_i_1__0 
       (.CI(\col_V_1_reg_921_reg[8]_i_1__0_n_3 ),
        .CO(\NLW_col_V_1_reg_921_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_1_reg_921_reg[12]_i_1__0_O_UNCONNECTED [3:1],\col_V_1_reg_921_reg[12]_i_1__0_n_10 }),
        .S({1'b0,1'b0,1'b0,\col_V_1_reg_921[12]_i_2__0_n_3 }));
  FDRE \col_V_1_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[0]_i_1__0_n_9 ),
        .Q(col_V_1_reg_921_reg[1]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[0]_i_1__0_n_8 ),
        .Q(col_V_1_reg_921_reg[2]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[0]_i_1__0_n_7 ),
        .Q(col_V_1_reg_921_reg[3]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[4]_i_1__0_n_10 ),
        .Q(col_V_1_reg_921_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_921_reg[4]_i_1__0 
       (.CI(\col_V_1_reg_921_reg[0]_i_1__0_n_3 ),
        .CO({\col_V_1_reg_921_reg[4]_i_1__0_n_3 ,\col_V_1_reg_921_reg[4]_i_1__0_n_4 ,\col_V_1_reg_921_reg[4]_i_1__0_n_5 ,\col_V_1_reg_921_reg[4]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_921_reg[4]_i_1__0_n_7 ,\col_V_1_reg_921_reg[4]_i_1__0_n_8 ,\col_V_1_reg_921_reg[4]_i_1__0_n_9 ,\col_V_1_reg_921_reg[4]_i_1__0_n_10 }),
        .S({\col_V_1_reg_921[4]_i_2__0_n_3 ,zext_ln878_5_fu_632_p1[6],\col_V_1_reg_921[4]_i_4__0_n_3 ,zext_ln878_5_fu_632_p1[4]}));
  FDRE \col_V_1_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[4]_i_1__0_n_9 ),
        .Q(col_V_1_reg_921_reg[5]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[4]_i_1__0_n_8 ),
        .Q(col_V_1_reg_921_reg[6]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[4]_i_1__0_n_7 ),
        .Q(col_V_1_reg_921_reg[7]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[8]_i_1__0_n_10 ),
        .Q(col_V_1_reg_921_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_921_reg[8]_i_1__0 
       (.CI(\col_V_1_reg_921_reg[4]_i_1__0_n_3 ),
        .CO({\col_V_1_reg_921_reg[8]_i_1__0_n_3 ,\col_V_1_reg_921_reg[8]_i_1__0_n_4 ,\col_V_1_reg_921_reg[8]_i_1__0_n_5 ,\col_V_1_reg_921_reg[8]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_921_reg[8]_i_1__0_n_7 ,\col_V_1_reg_921_reg[8]_i_1__0_n_8 ,\col_V_1_reg_921_reg[8]_i_1__0_n_9 ,\col_V_1_reg_921_reg[8]_i_1__0_n_10 }),
        .S({\col_V_1_reg_921[8]_i_2__0_n_3 ,zext_ln878_5_fu_632_p1[10],\col_V_1_reg_921[8]_i_4__0_n_3 ,zext_ln878_5_fu_632_p1[8]}));
  FDRE \col_V_1_reg_921_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[8]_i_1__0_n_9 ),
        .Q(col_V_1_reg_921_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \col_V_reg_330[12]_i_1__2 
       (.I0(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ap_enable_reg_pp3_iter00),
        .O(col_V_reg_330));
  LUT4 #(
    .INIT(16'h0800)) 
    \col_V_reg_330[12]_i_2__2 
       (.I0(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter1),
        .O(col_V_reg_3300));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[0] ),
        .Q(col_V_reg_330_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[10] ),
        .Q(col_V_reg_330_pp3_iter1_reg[10]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[11] ),
        .Q(col_V_reg_330_pp3_iter1_reg[11]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[12] ),
        .Q(\col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[1] ),
        .Q(col_V_reg_330_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[2] ),
        .Q(col_V_reg_330_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[3] ),
        .Q(col_V_reg_330_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[4] ),
        .Q(col_V_reg_330_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[5] ),
        .Q(col_V_reg_330_pp3_iter1_reg[5]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[6] ),
        .Q(col_V_reg_330_pp3_iter1_reg[6]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[7] ),
        .Q(col_V_reg_330_pp3_iter1_reg[7]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[8] ),
        .Q(col_V_reg_330_pp3_iter1_reg[8]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[9] ),
        .Q(col_V_reg_330_pp3_iter1_reg[9]),
        .R(1'b0));
  FDRE \col_V_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[0]),
        .Q(\col_V_reg_330_reg_n_3_[0] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[10]),
        .Q(\col_V_reg_330_reg_n_3_[10] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[11]),
        .Q(\col_V_reg_330_reg_n_3_[11] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[12]),
        .Q(\col_V_reg_330_reg_n_3_[12] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[1]),
        .Q(\col_V_reg_330_reg_n_3_[1] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[2]),
        .Q(\col_V_reg_330_reg_n_3_[2] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[3]),
        .Q(\col_V_reg_330_reg_n_3_[3] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[4]),
        .Q(\col_V_reg_330_reg_n_3_[4] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[5]),
        .Q(\col_V_reg_330_reg_n_3_[5] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[6]),
        .Q(\col_V_reg_330_reg_n_3_[6] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[7]),
        .Q(\col_V_reg_330_reg_n_3_[7] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[8]),
        .Q(\col_V_reg_330_reg_n_3_[8] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[9]),
        .Q(\col_V_reg_330_reg_n_3_[9] ),
        .R(col_V_reg_330));
  FDRE \empty_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .Q(empty_reg_840[0]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .Q(empty_reg_840[10]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .Q(empty_reg_840[11]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .Q(empty_reg_840[12]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .Q(empty_reg_840[13]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .Q(empty_reg_840[1]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .Q(empty_reg_840[2]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .Q(empty_reg_840[3]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .Q(empty_reg_840[4]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .Q(empty_reg_840[5]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .Q(empty_reg_840[6]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .Q(empty_reg_840[7]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .Q(empty_reg_840[8]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .Q(empty_reg_840[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_i_1__0
       (.I0(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read),
        .I1(ap_CS_fsm_state9),
        .I2(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .I3(icmp_ln878_3_fu_600_p2),
        .I4(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_10__5
       (.I0(src_buf_V_1_0_reg_400[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[5]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_10__6
       (.I0(ap_enable_reg_pp3_iter5_reg_n_3),
        .I1(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_11__5
       (.I0(src_buf_V_1_0_reg_400[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[3]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_11__6
       (.I0(src_buf_V_1_1_reg_974[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[5]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_12__5
       (.I0(src_buf_V_1_0_reg_400[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[1]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_12__6
       (.I0(src_buf_V_1_1_reg_974[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[3]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_13__2
       (.I0(src_buf_V_1_1_reg_974[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[1]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_1__25
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[7]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .I3(p_Val2_2_reg_389[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[6]),
        .O(i__carry_i_1__25_n_3));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_1__26
       (.I0(max_V_5_fu_742_p3[6]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[7]),
        .I2(max_V_5_fu_742_p3[7]),
        .I3(p_Val2_2_reg_389[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[6]),
        .O(i__carry_i_1__26_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    i__carry_i_1__27
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(p_Val2_1_reg_412[6]),
        .I3(src_buf_V_1_0_reg_400[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[6]),
        .O(i__carry_i_1__27_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_1__28
       (.I0(max_V_3_reg_968[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(max_V_3_reg_968[6]),
        .I3(src_buf_V_1_0_reg_400[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[6]),
        .O(i__carry_i_1__28_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__29
       (.I0(max_V_7_reg_986[7]),
        .I1(src_buf_V_2_1_reg_979[7]),
        .I2(max_V_7_reg_986[6]),
        .I3(src_buf_V_2_1_reg_979[6]),
        .O(i__carry_i_1__29_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__30
       (.I0(src_buf_V_2_0_reg_424[7]),
        .I1(src_buf_V_2_1_reg_979[7]),
        .I2(src_buf_V_2_0_reg_424[6]),
        .I3(src_buf_V_2_1_reg_979[6]),
        .O(i__carry_i_1__30_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_2__25
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[5]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .I3(p_Val2_2_reg_389[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[4]),
        .O(i__carry_i_2__25_n_3));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_2__26
       (.I0(max_V_5_fu_742_p3[4]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[5]),
        .I2(max_V_5_fu_742_p3[5]),
        .I3(p_Val2_2_reg_389[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[4]),
        .O(i__carry_i_2__26_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    i__carry_i_2__27
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(p_Val2_1_reg_412[4]),
        .I3(src_buf_V_1_0_reg_400[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[4]),
        .O(i__carry_i_2__27_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_2__28
       (.I0(max_V_3_reg_968[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(max_V_3_reg_968[4]),
        .I3(src_buf_V_1_0_reg_400[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[4]),
        .O(i__carry_i_2__28_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__29
       (.I0(max_V_7_reg_986[5]),
        .I1(src_buf_V_2_1_reg_979[5]),
        .I2(max_V_7_reg_986[4]),
        .I3(src_buf_V_2_1_reg_979[4]),
        .O(i__carry_i_2__29_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__30
       (.I0(src_buf_V_2_0_reg_424[5]),
        .I1(src_buf_V_2_1_reg_979[5]),
        .I2(src_buf_V_2_0_reg_424[4]),
        .I3(src_buf_V_2_1_reg_979[4]),
        .O(i__carry_i_2__30_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_3__25
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[3]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .I3(p_Val2_2_reg_389[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[2]),
        .O(i__carry_i_3__25_n_3));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_3__26
       (.I0(max_V_5_fu_742_p3[2]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[3]),
        .I2(max_V_5_fu_742_p3[3]),
        .I3(p_Val2_2_reg_389[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[2]),
        .O(i__carry_i_3__26_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    i__carry_i_3__27
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(p_Val2_1_reg_412[2]),
        .I3(src_buf_V_1_0_reg_400[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[2]),
        .O(i__carry_i_3__27_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_3__28
       (.I0(max_V_3_reg_968[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(max_V_3_reg_968[2]),
        .I3(src_buf_V_1_0_reg_400[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[2]),
        .O(i__carry_i_3__28_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__29
       (.I0(max_V_7_reg_986[3]),
        .I1(src_buf_V_2_1_reg_979[3]),
        .I2(max_V_7_reg_986[2]),
        .I3(src_buf_V_2_1_reg_979[2]),
        .O(i__carry_i_3__29_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__30
       (.I0(src_buf_V_2_0_reg_424[3]),
        .I1(src_buf_V_2_1_reg_979[3]),
        .I2(src_buf_V_2_0_reg_424[2]),
        .I3(src_buf_V_2_1_reg_979[2]),
        .O(i__carry_i_3__30_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_4__25
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[1]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .I3(p_Val2_2_reg_389[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[0]),
        .O(i__carry_i_4__25_n_3));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_4__26
       (.I0(max_V_5_fu_742_p3[0]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[1]),
        .I2(max_V_5_fu_742_p3[1]),
        .I3(p_Val2_2_reg_389[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_2_0_reg_424[0]),
        .O(i__carry_i_4__26_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    i__carry_i_4__27
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(p_Val2_1_reg_412[0]),
        .I3(src_buf_V_1_0_reg_400[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[0]),
        .O(i__carry_i_4__27_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_4__28
       (.I0(max_V_3_reg_968[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(max_V_3_reg_968[0]),
        .I3(src_buf_V_1_0_reg_400[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[0]),
        .O(i__carry_i_4__28_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__29
       (.I0(max_V_7_reg_986[1]),
        .I1(src_buf_V_2_1_reg_979[1]),
        .I2(max_V_7_reg_986[0]),
        .I3(src_buf_V_2_1_reg_979[0]),
        .O(i__carry_i_4__29_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__30
       (.I0(src_buf_V_2_0_reg_424[1]),
        .I1(src_buf_V_2_1_reg_979[1]),
        .I2(src_buf_V_2_0_reg_424[0]),
        .I3(src_buf_V_2_1_reg_979[0]),
        .O(i__carry_i_4__30_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__25
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[7]),
        .I2(p_Val2_2_reg_389[6]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[6]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(i__carry_i_5__25_n_3));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_5__26
       (.I0(max_V_5_fu_742_p3[6]),
        .I1(max_V_5_fu_742_p3[7]),
        .I2(src_buf_V_2_0_reg_424[7]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(p_Val2_2_reg_389[7]),
        .I5(ap_phi_mux_p_Val2_2_phi_fu_393_p4[6]),
        .O(i__carry_i_5__26_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_5__27
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(p_Val2_1_reg_412[6]),
        .I3(src_buf_V_1_0_reg_400[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[6]),
        .O(i__carry_i_5__27_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__28
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I1(max_V_3_reg_968[7]),
        .I2(src_buf_V_1_0_reg_400[6]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[6]),
        .I5(max_V_3_reg_968[6]),
        .O(i__carry_i_5__28_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__29
       (.I0(src_buf_V_2_1_reg_979[7]),
        .I1(max_V_7_reg_986[7]),
        .I2(src_buf_V_2_1_reg_979[6]),
        .I3(max_V_7_reg_986[6]),
        .O(i__carry_i_5__29_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__30
       (.I0(src_buf_V_2_1_reg_979[7]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(src_buf_V_2_0_reg_424[6]),
        .I3(src_buf_V_2_1_reg_979[6]),
        .O(i__carry_i_5__30_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__25
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[5]),
        .I2(p_Val2_2_reg_389[4]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[4]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(i__carry_i_6__25_n_3));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_6__26
       (.I0(max_V_5_fu_742_p3[4]),
        .I1(max_V_5_fu_742_p3[5]),
        .I2(src_buf_V_2_0_reg_424[5]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(p_Val2_2_reg_389[5]),
        .I5(ap_phi_mux_p_Val2_2_phi_fu_393_p4[4]),
        .O(i__carry_i_6__26_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_6__27
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(p_Val2_1_reg_412[4]),
        .I3(src_buf_V_1_0_reg_400[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[4]),
        .O(i__carry_i_6__27_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__28
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I1(max_V_3_reg_968[5]),
        .I2(src_buf_V_1_0_reg_400[4]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[4]),
        .I5(max_V_3_reg_968[4]),
        .O(i__carry_i_6__28_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__29
       (.I0(src_buf_V_2_1_reg_979[5]),
        .I1(max_V_7_reg_986[5]),
        .I2(src_buf_V_2_1_reg_979[4]),
        .I3(max_V_7_reg_986[4]),
        .O(i__carry_i_6__29_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__30
       (.I0(src_buf_V_2_1_reg_979[5]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(src_buf_V_2_0_reg_424[4]),
        .I3(src_buf_V_2_1_reg_979[4]),
        .O(i__carry_i_6__30_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__25
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[3]),
        .I2(p_Val2_2_reg_389[2]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[2]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(i__carry_i_7__25_n_3));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_7__26
       (.I0(max_V_5_fu_742_p3[2]),
        .I1(max_V_5_fu_742_p3[3]),
        .I2(src_buf_V_2_0_reg_424[3]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(p_Val2_2_reg_389[3]),
        .I5(ap_phi_mux_p_Val2_2_phi_fu_393_p4[2]),
        .O(i__carry_i_7__26_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_7__27
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(p_Val2_1_reg_412[2]),
        .I3(src_buf_V_1_0_reg_400[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[2]),
        .O(i__carry_i_7__27_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__28
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I1(max_V_3_reg_968[3]),
        .I2(src_buf_V_1_0_reg_400[2]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[2]),
        .I5(max_V_3_reg_968[2]),
        .O(i__carry_i_7__28_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__29
       (.I0(src_buf_V_2_1_reg_979[3]),
        .I1(max_V_7_reg_986[3]),
        .I2(src_buf_V_2_1_reg_979[2]),
        .I3(max_V_7_reg_986[2]),
        .O(i__carry_i_7__29_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__30
       (.I0(src_buf_V_2_1_reg_979[3]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(src_buf_V_2_0_reg_424[2]),
        .I3(src_buf_V_2_1_reg_979[2]),
        .O(i__carry_i_7__30_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__25
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4[1]),
        .I2(p_Val2_2_reg_389[0]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_2_0_reg_424[0]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(i__carry_i_8__25_n_3));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_8__26
       (.I0(max_V_5_fu_742_p3[0]),
        .I1(max_V_5_fu_742_p3[1]),
        .I2(src_buf_V_2_0_reg_424[1]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(p_Val2_2_reg_389[1]),
        .I5(ap_phi_mux_p_Val2_2_phi_fu_393_p4[0]),
        .O(i__carry_i_8__26_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_8__27
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(p_Val2_1_reg_412[0]),
        .I3(src_buf_V_1_0_reg_400[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[0]),
        .O(i__carry_i_8__27_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__28
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I1(max_V_3_reg_968[1]),
        .I2(src_buf_V_1_0_reg_400[0]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[0]),
        .I5(max_V_3_reg_968[0]),
        .O(i__carry_i_8__28_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__29
       (.I0(src_buf_V_2_1_reg_979[1]),
        .I1(max_V_7_reg_986[1]),
        .I2(src_buf_V_2_1_reg_979[0]),
        .I3(max_V_7_reg_986[0]),
        .O(i__carry_i_8__29_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__30
       (.I0(src_buf_V_2_1_reg_979[1]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(src_buf_V_2_0_reg_424[0]),
        .I3(src_buf_V_2_1_reg_979[0]),
        .O(i__carry_i_8__30_n_3));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_9__10
       (.I0(src_buf_V_1_1_reg_974[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[7]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_9__8
       (.I0(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .O(i__carry_i_9__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_9__9
       (.I0(src_buf_V_1_0_reg_400[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[7]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]));
  FDRE \i_col_046_0_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[0]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[10]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[11]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[12]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[1]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[2]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[3]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[4]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[5]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[6]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[7]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[8]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[9]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .R(ap_CS_fsm_state3));
  LUT2 #(
    .INIT(4'h8)) 
    \i_col_V_0_reg_274[0]_i_1__2 
       (.I0(icmp_ln878_1_fu_552_p2),
        .I1(ap_CS_fsm_state7),
        .O(ap_NS_fsm144_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_col_V_0_reg_274[0]_i_3__2 
       (.I0(i_col_V_0_reg_274_reg[0]),
        .O(\i_col_V_0_reg_274[0]_i_3__2_n_3 ));
  FDRE \i_col_V_0_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__2_n_10 ),
        .Q(i_col_V_0_reg_274_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\i_col_V_0_reg_274_reg[0]_i_2__2_n_3 ,\i_col_V_0_reg_274_reg[0]_i_2__2_n_4 ,\i_col_V_0_reg_274_reg[0]_i_2__2_n_5 ,\i_col_V_0_reg_274_reg[0]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_col_V_0_reg_274_reg[0]_i_2__2_n_7 ,\i_col_V_0_reg_274_reg[0]_i_2__2_n_8 ,\i_col_V_0_reg_274_reg[0]_i_2__2_n_9 ,\i_col_V_0_reg_274_reg[0]_i_2__2_n_10 }),
        .S({i_col_V_0_reg_274_reg[3:1],\i_col_V_0_reg_274[0]_i_3__2_n_3 }));
  FDRE \i_col_V_0_reg_274_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__2_n_8 ),
        .Q(i_col_V_0_reg_274_reg[10]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__2_n_7 ),
        .Q(i_col_V_0_reg_274_reg[11]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[12]_i_1__2_n_10 ),
        .Q(i_col_V_0_reg_274_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[12]_i_1__2 
       (.CI(\i_col_V_0_reg_274_reg[8]_i_1__2_n_3 ),
        .CO(\NLW_i_col_V_0_reg_274_reg[12]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_col_V_0_reg_274_reg[12]_i_1__2_O_UNCONNECTED [3:1],\i_col_V_0_reg_274_reg[12]_i_1__2_n_10 }),
        .S({1'b0,1'b0,1'b0,i_col_V_0_reg_274_reg[12]}));
  FDRE \i_col_V_0_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__2_n_9 ),
        .Q(i_col_V_0_reg_274_reg[1]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__2_n_8 ),
        .Q(i_col_V_0_reg_274_reg[2]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2__2_n_7 ),
        .Q(i_col_V_0_reg_274_reg[3]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__2_n_10 ),
        .Q(i_col_V_0_reg_274_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[4]_i_1__2 
       (.CI(\i_col_V_0_reg_274_reg[0]_i_2__2_n_3 ),
        .CO({\i_col_V_0_reg_274_reg[4]_i_1__2_n_3 ,\i_col_V_0_reg_274_reg[4]_i_1__2_n_4 ,\i_col_V_0_reg_274_reg[4]_i_1__2_n_5 ,\i_col_V_0_reg_274_reg[4]_i_1__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_274_reg[4]_i_1__2_n_7 ,\i_col_V_0_reg_274_reg[4]_i_1__2_n_8 ,\i_col_V_0_reg_274_reg[4]_i_1__2_n_9 ,\i_col_V_0_reg_274_reg[4]_i_1__2_n_10 }),
        .S(i_col_V_0_reg_274_reg[7:4]));
  FDRE \i_col_V_0_reg_274_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__2_n_9 ),
        .Q(i_col_V_0_reg_274_reg[5]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__2_n_8 ),
        .Q(i_col_V_0_reg_274_reg[6]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1__2_n_7 ),
        .Q(i_col_V_0_reg_274_reg[7]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__2_n_10 ),
        .Q(i_col_V_0_reg_274_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[8]_i_1__2 
       (.CI(\i_col_V_0_reg_274_reg[4]_i_1__2_n_3 ),
        .CO({\i_col_V_0_reg_274_reg[8]_i_1__2_n_3 ,\i_col_V_0_reg_274_reg[8]_i_1__2_n_4 ,\i_col_V_0_reg_274_reg[8]_i_1__2_n_5 ,\i_col_V_0_reg_274_reg[8]_i_1__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_274_reg[8]_i_1__2_n_7 ,\i_col_V_0_reg_274_reg[8]_i_1__2_n_8 ,\i_col_V_0_reg_274_reg[8]_i_1__2_n_9 ,\i_col_V_0_reg_274_reg[8]_i_1__2_n_10 }),
        .S(i_col_V_0_reg_274_reg[11:8]));
  FDRE \i_col_V_0_reg_274_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1__2_n_9 ),
        .Q(i_col_V_0_reg_274_reg[9]),
        .R(clear));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_10_fu_750_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_10_fu_750_p2_carry_n_3,icmp_ln878_10_fu_750_p2_carry_n_4,icmp_ln878_10_fu_750_p2_carry_n_5,icmp_ln878_10_fu_750_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_10_fu_750_p2_carry_i_1__0_n_3,icmp_ln878_10_fu_750_p2_carry_i_2__0_n_3,icmp_ln878_10_fu_750_p2_carry_i_3__0_n_3,icmp_ln878_10_fu_750_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_10_fu_750_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_10_fu_750_p2_carry_i_5__0_n_3,icmp_ln878_10_fu_750_p2_carry_i_6__0_n_3,icmp_ln878_10_fu_750_p2_carry_i_7__0_n_3,icmp_ln878_10_fu_750_p2_carry_i_8__0_n_3}));
  LUT4 #(
    .INIT(16'h30B2)) 
    icmp_ln878_10_fu_750_p2_carry_i_1__0
       (.I0(max_V_5_fu_742_p3[6]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I2(max_V_5_fu_742_p3[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h30B2)) 
    icmp_ln878_10_fu_750_p2_carry_i_2__0
       (.I0(max_V_5_fu_742_p3[4]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I2(max_V_5_fu_742_p3[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h30B2)) 
    icmp_ln878_10_fu_750_p2_carry_i_3__0
       (.I0(max_V_5_fu_742_p3[2]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I2(max_V_5_fu_742_p3[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h30B2)) 
    icmp_ln878_10_fu_750_p2_carry_i_4__0
       (.I0(max_V_5_fu_742_p3[0]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I2(max_V_5_fu_742_p3[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln878_10_fu_750_p2_carry_i_5__0
       (.I0(max_V_5_fu_742_p3[6]),
        .I1(max_V_5_fu_742_p3[7]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln878_10_fu_750_p2_carry_i_6__0
       (.I0(max_V_5_fu_742_p3[4]),
        .I1(max_V_5_fu_742_p3[5]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln878_10_fu_750_p2_carry_i_7__0
       (.I0(max_V_5_fu_742_p3[2]),
        .I1(max_V_5_fu_742_p3[3]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln878_10_fu_750_p2_carry_i_8__0
       (.I0(max_V_5_fu_742_p3[0]),
        .I1(max_V_5_fu_742_p3[1]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_12_fu_778_p2_carry
       (.CI(1'b0),
        .CO({p_0_in2_in,icmp_ln878_12_fu_778_p2_carry_n_4,icmp_ln878_12_fu_778_p2_carry_n_5,icmp_ln878_12_fu_778_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_12_fu_778_p2_carry_i_1__0_n_3,icmp_ln878_12_fu_778_p2_carry_i_2__0_n_3,icmp_ln878_12_fu_778_p2_carry_i_3__0_n_3,icmp_ln878_12_fu_778_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_12_fu_778_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_12_fu_778_p2_carry_i_5__0_n_3,icmp_ln878_12_fu_778_p2_carry_i_6__0_n_3,icmp_ln878_12_fu_778_p2_carry_i_7__0_n_3,icmp_ln878_12_fu_778_p2_carry_i_8__0_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_12_fu_778_p2_carry_i_1__0
       (.I0(max_V_7_reg_986[7]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(max_V_7_reg_986[6]),
        .I3(src_buf_V_2_0_reg_424[6]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_12_fu_778_p2_carry_i_2__0
       (.I0(max_V_7_reg_986[5]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(max_V_7_reg_986[4]),
        .I3(src_buf_V_2_0_reg_424[4]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_12_fu_778_p2_carry_i_3__0
       (.I0(max_V_7_reg_986[3]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(max_V_7_reg_986[2]),
        .I3(src_buf_V_2_0_reg_424[2]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_12_fu_778_p2_carry_i_4__0
       (.I0(max_V_7_reg_986[1]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(max_V_7_reg_986[0]),
        .I3(src_buf_V_2_0_reg_424[0]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_12_fu_778_p2_carry_i_5__0
       (.I0(max_V_7_reg_986[7]),
        .I1(src_buf_V_2_0_reg_424[7]),
        .I2(src_buf_V_2_0_reg_424[6]),
        .I3(max_V_7_reg_986[6]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_12_fu_778_p2_carry_i_6__0
       (.I0(max_V_7_reg_986[5]),
        .I1(src_buf_V_2_0_reg_424[5]),
        .I2(src_buf_V_2_0_reg_424[4]),
        .I3(max_V_7_reg_986[4]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_12_fu_778_p2_carry_i_7__0
       (.I0(max_V_7_reg_986[3]),
        .I1(src_buf_V_2_0_reg_424[3]),
        .I2(src_buf_V_2_0_reg_424[2]),
        .I3(max_V_7_reg_986[2]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_12_fu_778_p2_carry_i_8__0
       (.I0(max_V_7_reg_986[1]),
        .I1(src_buf_V_2_0_reg_424[1]),
        .I2(src_buf_V_2_0_reg_424[0]),
        .I3(max_V_7_reg_986[0]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_552_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_1_fu_552_p2_carry_n_3,icmp_ln878_1_fu_552_p2_carry_n_4,icmp_ln878_1_fu_552_p2_carry_n_5,icmp_ln878_1_fu_552_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_1_fu_552_p2_carry_i_1__0_n_3,icmp_ln878_1_fu_552_p2_carry_i_2__0_n_3,icmp_ln878_1_fu_552_p2_carry_i_3__0_n_3,icmp_ln878_1_fu_552_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_1_fu_552_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_1_fu_552_p2_carry_i_5__0_n_3,icmp_ln878_1_fu_552_p2_carry_i_6__0_n_3,icmp_ln878_1_fu_552_p2_carry_i_7__0_n_3,icmp_ln878_1_fu_552_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_552_p2_carry__0
       (.CI(icmp_ln878_1_fu_552_p2_carry_n_3),
        .CO({icmp_ln878_1_fu_552_p2,icmp_ln878_1_fu_552_p2_carry__0_n_4,icmp_ln878_1_fu_552_p2_carry__0_n_5,icmp_ln878_1_fu_552_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({buf_V_0_U_n_16,buf_V_0_U_n_17,buf_V_0_U_n_18,buf_V_0_U_n_19}),
        .O(NLW_icmp_ln878_1_fu_552_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({buf_V_0_U_n_20,buf_V_0_U_n_21,buf_V_0_U_n_22,buf_V_0_U_n_23}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry_i_1__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I1(i_col_V_0_reg_274_reg[7]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I3(i_col_V_0_reg_274_reg[6]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry_i_2__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I1(i_col_V_0_reg_274_reg[5]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I3(i_col_V_0_reg_274_reg[4]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry_i_3__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I1(i_col_V_0_reg_274_reg[3]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I3(i_col_V_0_reg_274_reg[2]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry_i_4__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I1(i_col_V_0_reg_274_reg[1]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .I3(i_col_V_0_reg_274_reg[0]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry_i_5__0
       (.I0(i_col_V_0_reg_274_reg[7]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I2(i_col_V_0_reg_274_reg[6]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry_i_6__0
       (.I0(i_col_V_0_reg_274_reg[5]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I2(i_col_V_0_reg_274_reg[4]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry_i_7__0
       (.I0(i_col_V_0_reg_274_reg[3]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I2(i_col_V_0_reg_274_reg[2]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry_i_8__0
       (.I0(i_col_V_0_reg_274_reg[1]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I2(i_col_V_0_reg_274_reg[0]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_8__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln878_2_reg_895[0]_i_1__0 
       (.I0(\icmp_ln878_2_reg_895[0]_i_2__0_n_3 ),
        .I1(\icmp_ln878_2_reg_895[0]_i_3__0_n_3 ),
        .I2(\icmp_ln878_2_reg_895[0]_i_4__0_n_3 ),
        .I3(\icmp_ln878_2_reg_895[0]_i_5__0_n_3 ),
        .O(icmp_ln878_2_fu_586_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_895[0]_i_2__0 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(\icmp_ln878_2_reg_895[0]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_895[0]_i_3__0 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\icmp_ln878_2_reg_895[0]_i_3__0_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_895[0]_i_4__0 
       (.I0(sel0[11]),
        .I1(sel0[10]),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .O(\icmp_ln878_2_reg_895[0]_i_4__0_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_895[0]_i_5__0 
       (.I0(sel0[15]),
        .I1(sel0[14]),
        .I2(sel0[13]),
        .I3(sel0[12]),
        .O(\icmp_ln878_2_reg_895[0]_i_5__0_n_3 ));
  FDRE \icmp_ln878_2_reg_895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(icmp_ln878_2_fu_586_p2),
        .Q(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_600_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_3_fu_600_p2_carry_n_3,icmp_ln878_3_fu_600_p2_carry_n_4,icmp_ln878_3_fu_600_p2_carry_n_5,icmp_ln878_3_fu_600_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_3_fu_600_p2_carry_i_1__0_n_3,icmp_ln878_3_fu_600_p2_carry_i_2__0_n_3,icmp_ln878_3_fu_600_p2_carry_i_3__0_n_3,icmp_ln878_3_fu_600_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_3_fu_600_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_3_fu_600_p2_carry_i_5__0_n_3,icmp_ln878_3_fu_600_p2_carry_i_6__0_n_3,icmp_ln878_3_fu_600_p2_carry_i_7__0_n_3,icmp_ln878_3_fu_600_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_600_p2_carry__0
       (.CI(icmp_ln878_3_fu_600_p2_carry_n_3),
        .CO({icmp_ln878_3_fu_600_p2_carry__0_n_3,icmp_ln878_3_fu_600_p2_carry__0_n_4,icmp_ln878_3_fu_600_p2_carry__0_n_5,icmp_ln878_3_fu_600_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_3_fu_600_p2_carry__0_i_1__0_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_2__0_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_3__0_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_4__0_n_3}),
        .O(NLW_icmp_ln878_3_fu_600_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_3_fu_600_p2_carry__0_i_5__0_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_6__0_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_7__0_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_8__0_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_1__0
       (.I0(op2_assign_reg_885[14]),
        .I1(op2_assign_reg_885[15]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_1__0_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_2__0
       (.I0(row_V_reg_318_reg[12]),
        .I1(op2_assign_reg_885[12]),
        .I2(op2_assign_reg_885[13]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_3__0
       (.I0(op2_assign_reg_885[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(op2_assign_reg_885[10]),
        .I3(row_V_reg_318_reg[10]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_4__0
       (.I0(op2_assign_reg_885[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(op2_assign_reg_885[8]),
        .I3(row_V_reg_318_reg[8]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_5__0
       (.I0(op2_assign_reg_885[15]),
        .I1(op2_assign_reg_885[14]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_5__0_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_6__0
       (.I0(row_V_reg_318_reg[12]),
        .I1(op2_assign_reg_885[12]),
        .I2(op2_assign_reg_885[13]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_7__0
       (.I0(row_V_reg_318_reg[11]),
        .I1(op2_assign_reg_885[11]),
        .I2(row_V_reg_318_reg[10]),
        .I3(op2_assign_reg_885[10]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_8__0
       (.I0(row_V_reg_318_reg[9]),
        .I1(op2_assign_reg_885[9]),
        .I2(row_V_reg_318_reg[8]),
        .I3(op2_assign_reg_885[8]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_600_p2_carry__1
       (.CI(icmp_ln878_3_fu_600_p2_carry__0_n_3),
        .CO({NLW_icmp_ln878_3_fu_600_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln878_3_fu_600_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_reg_885[16]}),
        .O(NLW_icmp_ln878_3_fu_600_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln878_3_fu_600_p2_carry__1_i_1__0_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln878_3_fu_600_p2_carry__1_i_1__0
       (.I0(op2_assign_reg_885[16]),
        .O(icmp_ln878_3_fu_600_p2_carry__1_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry_i_1__0
       (.I0(op2_assign_reg_885[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(op2_assign_reg_885[6]),
        .I3(row_V_reg_318_reg[6]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry_i_2__0
       (.I0(op2_assign_reg_885[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(op2_assign_reg_885[4]),
        .I3(row_V_reg_318_reg[4]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry_i_3__0
       (.I0(op2_assign_reg_885[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(op2_assign_reg_885[2]),
        .I3(row_V_reg_318_reg[2]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry_i_4__0
       (.I0(op2_assign_reg_885[1]),
        .I1(row_V_reg_318_reg[1]),
        .I2(op2_assign_reg_885[0]),
        .I3(row_V_reg_318_reg[0]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry_i_5__0
       (.I0(row_V_reg_318_reg[7]),
        .I1(op2_assign_reg_885[7]),
        .I2(row_V_reg_318_reg[6]),
        .I3(op2_assign_reg_885[6]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry_i_6__0
       (.I0(row_V_reg_318_reg[5]),
        .I1(op2_assign_reg_885[5]),
        .I2(row_V_reg_318_reg[4]),
        .I3(op2_assign_reg_885[4]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry_i_7__0
       (.I0(row_V_reg_318_reg[3]),
        .I1(op2_assign_reg_885[3]),
        .I2(row_V_reg_318_reg[2]),
        .I3(op2_assign_reg_885[2]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry_i_8__0
       (.I0(op2_assign_reg_885[0]),
        .I1(row_V_reg_318_reg[0]),
        .I2(row_V_reg_318_reg[1]),
        .I3(op2_assign_reg_885[1]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_4_fu_636_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_4_fu_636_p2_carry_n_3,icmp_ln878_4_fu_636_p2_carry_n_4,icmp_ln878_4_fu_636_p2_carry_n_5,icmp_ln878_4_fu_636_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_4_fu_636_p2_carry_i_1__0_n_3,icmp_ln878_4_fu_636_p2_carry_i_2__0_n_3,icmp_ln878_4_fu_636_p2_carry_i_3__0_n_3,icmp_ln878_4_fu_636_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_4_fu_636_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_4_fu_636_p2_carry_i_5__0_n_3,icmp_ln878_4_fu_636_p2_carry_i_6__0_n_3,icmp_ln878_4_fu_636_p2_carry_i_7__0_n_3,icmp_ln878_4_fu_636_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_4_fu_636_p2_carry__0
       (.CI(icmp_ln878_4_fu_636_p2_carry_n_3),
        .CO({NLW_icmp_ln878_4_fu_636_p2_carry__0_CO_UNCONNECTED[3],icmp_ln878_4_fu_636_p2,icmp_ln878_4_fu_636_p2_carry__0_n_5,icmp_ln878_4_fu_636_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln878_4_fu_636_p2_carry__0_i_1__0_n_3,icmp_ln878_4_fu_636_p2_carry__0_i_2__0_n_3,icmp_ln878_4_fu_636_p2_carry__0_i_3__0_n_3}),
        .O(NLW_icmp_ln878_4_fu_636_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln878_4_fu_636_p2_carry__0_i_4__0_n_3,icmp_ln878_4_fu_636_p2_carry__0_i_5__0_n_3,icmp_ln878_4_fu_636_p2_carry__0_i_6__0_n_3}));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_1__0
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_0_U_n_13),
        .I2(col_V_1_reg_921_reg[12]),
        .I3(add_ln1616_reg_890[12]),
        .I4(add_ln1616_reg_890[13]),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_2__0
       (.I0(add_ln1616_reg_890[11]),
        .I1(zext_ln878_5_fu_632_p1[11]),
        .I2(add_ln1616_reg_890[10]),
        .I3(col_V_1_reg_921_reg[10]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[10] ),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_3__0
       (.I0(add_ln1616_reg_890[9]),
        .I1(zext_ln878_5_fu_632_p1[9]),
        .I2(add_ln1616_reg_890[8]),
        .I3(col_V_1_reg_921_reg[8]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[8] ),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_3__0_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_4__0
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_0_U_n_13),
        .I2(col_V_1_reg_921_reg[12]),
        .I3(add_ln1616_reg_890[12]),
        .I4(add_ln1616_reg_890[13]),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_5__0
       (.I0(zext_ln878_5_fu_632_p1[11]),
        .I1(add_ln1616_reg_890[11]),
        .I2(col_V_1_reg_921_reg[10]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[10] ),
        .I5(add_ln1616_reg_890[10]),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_6__0
       (.I0(zext_ln878_5_fu_632_p1[9]),
        .I1(add_ln1616_reg_890[9]),
        .I2(col_V_1_reg_921_reg[8]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[8] ),
        .I5(add_ln1616_reg_890[8]),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_6__0_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_7__0
       (.I0(\col_V_reg_330_reg_n_3_[11] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[11]),
        .O(zext_ln878_5_fu_632_p1[11]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_8__0
       (.I0(\col_V_reg_330_reg_n_3_[9] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[9]),
        .O(zext_ln878_5_fu_632_p1[9]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry_i_11__0
       (.I0(\col_V_reg_330_reg_n_3_[5] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[5]),
        .O(zext_ln878_5_fu_632_p1[5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry_i_12__0
       (.I0(\col_V_reg_330_reg_n_3_[3] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[3]),
        .O(zext_ln878_5_fu_632_p1[3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry_i_13__0
       (.I0(\col_V_reg_330_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[1]),
        .O(zext_ln878_5_fu_632_p1[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry_i_1__0
       (.I0(add_ln1616_reg_890[7]),
        .I1(zext_ln878_5_fu_632_p1[7]),
        .I2(add_ln1616_reg_890[6]),
        .I3(col_V_1_reg_921_reg[6]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[6] ),
        .O(icmp_ln878_4_fu_636_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry_i_2__0
       (.I0(add_ln1616_reg_890[5]),
        .I1(zext_ln878_5_fu_632_p1[5]),
        .I2(add_ln1616_reg_890[4]),
        .I3(col_V_1_reg_921_reg[4]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[4] ),
        .O(icmp_ln878_4_fu_636_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry_i_3__0
       (.I0(add_ln1616_reg_890[3]),
        .I1(zext_ln878_5_fu_632_p1[3]),
        .I2(add_ln1616_reg_890[2]),
        .I3(col_V_1_reg_921_reg[2]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[2] ),
        .O(icmp_ln878_4_fu_636_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_4_fu_636_p2_carry_i_4__0
       (.I0(add_ln1616_reg_890[1]),
        .I1(zext_ln878_5_fu_632_p1[1]),
        .I2(col_V_1_reg_921_reg[0]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(add_ln1616_reg_890[0]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry_i_5__0
       (.I0(zext_ln878_5_fu_632_p1[7]),
        .I1(add_ln1616_reg_890[7]),
        .I2(col_V_1_reg_921_reg[6]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[6] ),
        .I5(add_ln1616_reg_890[6]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry_i_6__0
       (.I0(zext_ln878_5_fu_632_p1[5]),
        .I1(add_ln1616_reg_890[5]),
        .I2(col_V_1_reg_921_reg[4]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[4] ),
        .I5(add_ln1616_reg_890[4]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry_i_7__0
       (.I0(zext_ln878_5_fu_632_p1[3]),
        .I1(add_ln1616_reg_890[3]),
        .I2(col_V_1_reg_921_reg[2]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[2] ),
        .I5(add_ln1616_reg_890[2]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry_i_8__0
       (.I0(zext_ln878_5_fu_632_p1[1]),
        .I1(add_ln1616_reg_890[1]),
        .I2(col_V_1_reg_921_reg[0]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(add_ln1616_reg_890[0]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_8__0_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry_i_9__0
       (.I0(\col_V_reg_330_reg_n_3_[7] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .I4(col_V_1_reg_921_reg[7]),
        .O(zext_ln878_5_fu_632_p1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln878_4_reg_926[0]_i_1__0 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(col_V_reg_330_pp3_iter1_reg0));
  FDRE \icmp_ln878_4_reg_926_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .Q(icmp_ln878_4_reg_926_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_926_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_926_pp3_iter1_reg),
        .Q(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_926_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .Q(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_926_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .Q(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_4_fu_636_p2),
        .Q(\icmp_ln878_4_reg_926_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_5_fu_641_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_5_fu_641_p2_carry_n_3,icmp_ln878_5_fu_641_p2_carry_n_4,icmp_ln878_5_fu_641_p2_carry_n_5,icmp_ln878_5_fu_641_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_5_fu_641_p2_carry_i_1__0_n_3,icmp_ln878_5_fu_641_p2_carry_i_2__0_n_3,icmp_ln878_5_fu_641_p2_carry_i_3__0_n_3,icmp_ln878_5_fu_641_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_5_fu_641_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_5_fu_641_p2_carry_i_5__0_n_3,icmp_ln878_5_fu_641_p2_carry_i_6__0_n_3,icmp_ln878_5_fu_641_p2_carry_i_7__0_n_3,icmp_ln878_5_fu_641_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_5_fu_641_p2_carry__0
       (.CI(icmp_ln878_5_fu_641_p2_carry_n_3),
        .CO({icmp_ln878_5_fu_641_p2,icmp_ln878_5_fu_641_p2_carry__0_n_4,icmp_ln878_5_fu_641_p2_carry__0_n_5,icmp_ln878_5_fu_641_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_5_fu_641_p2_carry__0_i_1__0_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_2__0_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_3__0_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_4__0_n_3}),
        .O(NLW_icmp_ln878_5_fu_641_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_5_fu_641_p2_carry__0_i_5__0_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_6__0_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_7__0_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_8__0_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_1__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_1__0_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_2__0
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_0_U_n_13),
        .I2(col_V_1_reg_921_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_3__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I1(zext_ln878_5_fu_632_p1[11]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .I3(col_V_1_reg_921_reg[10]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[10] ),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_4__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I1(zext_ln878_5_fu_632_p1[9]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .I3(col_V_1_reg_921_reg[8]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[8] ),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_5__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_5__0_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_6__0
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(buf_V_0_U_n_13),
        .I2(col_V_1_reg_921_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_7__0
       (.I0(zext_ln878_5_fu_632_p1[11]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I2(col_V_1_reg_921_reg[10]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[10] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_8__0
       (.I0(zext_ln878_5_fu_632_p1[9]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I2(col_V_1_reg_921_reg[8]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[8] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_8__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry_i_1__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I1(zext_ln878_5_fu_632_p1[7]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I3(col_V_1_reg_921_reg[6]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[6] ),
        .O(icmp_ln878_5_fu_641_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry_i_2__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I1(zext_ln878_5_fu_632_p1[5]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I3(col_V_1_reg_921_reg[4]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[4] ),
        .O(icmp_ln878_5_fu_641_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry_i_3__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I1(zext_ln878_5_fu_632_p1[3]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I3(col_V_1_reg_921_reg[2]),
        .I4(buf_V_0_U_n_13),
        .I5(\col_V_reg_330_reg_n_3_[2] ),
        .O(icmp_ln878_5_fu_641_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_5_fu_641_p2_carry_i_4__0
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I1(zext_ln878_5_fu_632_p1[1]),
        .I2(col_V_1_reg_921_reg[0]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry_i_5__0
       (.I0(zext_ln878_5_fu_632_p1[7]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I2(col_V_1_reg_921_reg[6]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[6] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry_i_6__0
       (.I0(zext_ln878_5_fu_632_p1[5]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I2(col_V_1_reg_921_reg[4]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[4] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry_i_7__0
       (.I0(zext_ln878_5_fu_632_p1[3]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I2(col_V_1_reg_921_reg[2]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[2] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry_i_8__0
       (.I0(zext_ln878_5_fu_632_p1[1]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I2(col_V_1_reg_921_reg[0]),
        .I3(buf_V_0_U_n_13),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_8__0_n_3));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln878_5_reg_930[0]_i_1__0 
       (.I0(icmp_ln878_5_fu_641_p2),
        .I1(icmp_ln878_4_fu_636_p2),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(\icmp_ln878_5_reg_930_reg[0]_0 ),
        .O(\icmp_ln878_5_reg_930[0]_i_1__0_n_3 ));
  FDRE \icmp_ln878_5_reg_930_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\icmp_ln878_5_reg_930_reg[0]_0 ),
        .Q(icmp_ln878_5_reg_930_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_930_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_5_reg_930_pp3_iter1_reg),
        .Q(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_5_reg_930[0]_i_1__0_n_3 ),
        .Q(\icmp_ln878_5_reg_930_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_6_fu_696_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_6_fu_696_p2_carry_n_3,icmp_ln878_6_fu_696_p2_carry_n_4,icmp_ln878_6_fu_696_p2_carry_n_5,icmp_ln878_6_fu_696_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_6_fu_696_p2_carry_i_1__0_n_3,icmp_ln878_6_fu_696_p2_carry_i_2__0_n_3,icmp_ln878_6_fu_696_p2_carry_i_3__0_n_3,icmp_ln878_6_fu_696_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_6_fu_696_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_6_fu_696_p2_carry_i_5__0_n_3,icmp_ln878_6_fu_696_p2_carry_i_6__0_n_3,icmp_ln878_6_fu_696_p2_carry_i_7__0_n_3,icmp_ln878_6_fu_696_p2_carry_i_8__0_n_3}));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln878_6_fu_696_p2_carry_i_1__0
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I2(p_Val2_s_reg_354[6]),
        .I3(src_buf_V_0_1_reg_963[6]),
        .I4(i__carry_i_9__8_n_3),
        .I5(src_buf_V_0_0_reg_342[6]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln878_6_fu_696_p2_carry_i_2__0
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I2(p_Val2_s_reg_354[4]),
        .I3(src_buf_V_0_1_reg_963[4]),
        .I4(i__carry_i_9__8_n_3),
        .I5(src_buf_V_0_0_reg_342[4]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln878_6_fu_696_p2_carry_i_3__0
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I2(p_Val2_s_reg_354[2]),
        .I3(src_buf_V_0_1_reg_963[2]),
        .I4(i__carry_i_9__8_n_3),
        .I5(src_buf_V_0_0_reg_342[2]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln878_6_fu_696_p2_carry_i_4__0
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I2(p_Val2_s_reg_354[0]),
        .I3(src_buf_V_0_1_reg_963[0]),
        .I4(i__carry_i_9__8_n_3),
        .I5(src_buf_V_0_0_reg_342[0]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln878_6_fu_696_p2_carry_i_5__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I2(src_buf_V_0_1_reg_963[6]),
        .I3(src_buf_V_0_0_reg_342[6]),
        .I4(i__carry_i_9__8_n_3),
        .I5(p_Val2_s_reg_354[6]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln878_6_fu_696_p2_carry_i_6__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I2(src_buf_V_0_1_reg_963[4]),
        .I3(src_buf_V_0_0_reg_342[4]),
        .I4(i__carry_i_9__8_n_3),
        .I5(p_Val2_s_reg_354[4]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln878_6_fu_696_p2_carry_i_7__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I2(src_buf_V_0_1_reg_963[2]),
        .I3(src_buf_V_0_0_reg_342[2]),
        .I4(i__carry_i_9__8_n_3),
        .I5(p_Val2_s_reg_354[2]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln878_6_fu_696_p2_carry_i_8__0
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I2(src_buf_V_0_1_reg_963[0]),
        .I3(src_buf_V_0_0_reg_342[0]),
        .I4(i__carry_i_9__8_n_3),
        .I5(p_Val2_s_reg_354[0]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_8_fu_724_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_8_fu_724_p2_carry_n_3,icmp_ln878_8_fu_724_p2_carry_n_4,icmp_ln878_8_fu_724_p2_carry_n_5,icmp_ln878_8_fu_724_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_8_fu_724_p2_carry_i_1__0_n_3,icmp_ln878_8_fu_724_p2_carry_i_2__0_n_3,icmp_ln878_8_fu_724_p2_carry_i_3__0_n_3,icmp_ln878_8_fu_724_p2_carry_i_4__0_n_3}),
        .O(NLW_icmp_ln878_8_fu_724_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_8_fu_724_p2_carry_i_5__0_n_3,icmp_ln878_8_fu_724_p2_carry_i_6__0_n_3,icmp_ln878_8_fu_724_p2_carry_i_7__0_n_3,icmp_ln878_8_fu_724_p2_carry_i_8__0_n_3}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_8_fu_724_p2_carry_i_1__0
       (.I0(max_V_3_reg_968[7]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I2(max_V_3_reg_968[6]),
        .I3(p_Val2_1_reg_412[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[6]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_8_fu_724_p2_carry_i_2__0
       (.I0(max_V_3_reg_968[5]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I2(max_V_3_reg_968[4]),
        .I3(p_Val2_1_reg_412[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[4]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_8_fu_724_p2_carry_i_3__0
       (.I0(max_V_3_reg_968[3]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I2(max_V_3_reg_968[2]),
        .I3(p_Val2_1_reg_412[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[2]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_8_fu_724_p2_carry_i_4__0
       (.I0(max_V_3_reg_968[1]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I2(max_V_3_reg_968[0]),
        .I3(p_Val2_1_reg_412[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[0]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_8_fu_724_p2_carry_i_5__0
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I1(max_V_3_reg_968[7]),
        .I2(p_Val2_1_reg_412[6]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[6]),
        .I5(max_V_3_reg_968[6]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_8_fu_724_p2_carry_i_6__0
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I1(max_V_3_reg_968[5]),
        .I2(p_Val2_1_reg_412[4]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[4]),
        .I5(max_V_3_reg_968[4]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_8_fu_724_p2_carry_i_7__0
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I1(max_V_3_reg_968[3]),
        .I2(p_Val2_1_reg_412[2]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[2]),
        .I5(max_V_3_reg_968[2]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_8_fu_724_p2_carry_i_8__0
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I1(max_V_3_reg_968[1]),
        .I2(p_Val2_1_reg_412[0]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[0]),
        .I5(max_V_3_reg_968[0]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_532_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_fu_532_p2_carry_n_3,icmp_ln878_fu_532_p2_carry_n_4,icmp_ln878_fu_532_p2_carry_n_5,icmp_ln878_fu_532_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_532_p2_carry_i_1__2_n_3,icmp_ln878_fu_532_p2_carry_i_2__2_n_3,icmp_ln878_fu_532_p2_carry_i_3__2_n_3,icmp_ln878_fu_532_p2_carry_i_4__2_n_3}),
        .O(NLW_icmp_ln878_fu_532_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_532_p2_carry_i_5__2_n_3,icmp_ln878_fu_532_p2_carry_i_6__2_n_3,icmp_ln878_fu_532_p2_carry_i_7__2_n_3,icmp_ln878_fu_532_p2_carry_i_8__2_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_532_p2_carry__0
       (.CI(icmp_ln878_fu_532_p2_carry_n_3),
        .CO({icmp_ln878_fu_532_p2,icmp_ln878_fu_532_p2_carry__0_n_4,icmp_ln878_fu_532_p2_carry__0_n_5,icmp_ln878_fu_532_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_532_p2_carry__0_i_1__2_n_3,icmp_ln878_fu_532_p2_carry__0_i_2__2_n_3,icmp_ln878_fu_532_p2_carry__0_i_3__2_n_3,icmp_ln878_fu_532_p2_carry__0_i_4__2_n_3}),
        .O(NLW_icmp_ln878_fu_532_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_532_p2_carry__0_i_5__2_n_3,icmp_ln878_fu_532_p2_carry__0_i_6__2_n_3,icmp_ln878_fu_532_p2_carry__0_i_7__2_n_3,icmp_ln878_fu_532_p2_carry__0_i_8__2_n_3}));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry__0_i_10__2
       (.I0(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[8]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_10__2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_fu_532_p2_carry__0_i_1__2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_1__2_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_fu_532_p2_carry__0_i_2__2
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I2(add_ln691_reg_868_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_2__2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry__0_i_3__2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .I1(icmp_ln878_fu_532_p2_carry__0_i_9__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I4(add_ln691_reg_868_reg[11]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_3__2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry__0_i_4__2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .I1(icmp_ln878_fu_532_p2_carry__0_i_10__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I4(add_ln691_reg_868_reg[9]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_4__2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_fu_532_p2_carry__0_i_5__2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_5__2_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_fu_532_p2_carry__0_i_6__2
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I2(add_ln691_reg_868_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_6__2_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry__0_i_7__2
       (.I0(add_ln691_reg_868_reg[11]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I4(icmp_ln878_fu_532_p2_carry__0_i_9__2_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_7__2_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry__0_i_8__2
       (.I0(add_ln691_reg_868_reg[9]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I4(icmp_ln878_fu_532_p2_carry__0_i_10__2_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_8__2_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry__0_i_9__2
       (.I0(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[10]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_9__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_fu_532_p2_carry_i_10__2
       (.I0(icmp_ln878_reg_873),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(icmp_ln878_fu_532_p2_carry_i_10__2_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_11__2
       (.I0(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[4]),
        .O(icmp_ln878_fu_532_p2_carry_i_11__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_12__2
       (.I0(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[2]),
        .O(icmp_ln878_fu_532_p2_carry_i_12__2_n_3));
  LUT5 #(
    .INIT(32'h1555D555)) 
    icmp_ln878_fu_532_p2_carry_i_13__2
       (.I0(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[0]),
        .O(icmp_ln878_fu_532_p2_carry_i_13__2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_1__2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I1(icmp_ln878_fu_532_p2_carry_i_9__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I4(add_ln691_reg_868_reg[7]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .O(icmp_ln878_fu_532_p2_carry_i_1__2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_2__2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I1(icmp_ln878_fu_532_p2_carry_i_11__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I4(add_ln691_reg_868_reg[5]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .O(icmp_ln878_fu_532_p2_carry_i_2__2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_3__2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I1(icmp_ln878_fu_532_p2_carry_i_12__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I4(add_ln691_reg_868_reg[3]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .O(icmp_ln878_fu_532_p2_carry_i_3__2_n_3));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    icmp_ln878_fu_532_p2_carry_i_4__2
       (.I0(icmp_ln878_fu_532_p2_carry_i_13__2_n_3),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .I2(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I4(add_ln691_reg_868_reg[1]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .O(icmp_ln878_fu_532_p2_carry_i_4__2_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_5__2
       (.I0(add_ln691_reg_868_reg[7]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I4(icmp_ln878_fu_532_p2_carry_i_9__2_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_fu_532_p2_carry_i_5__2_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_6__2
       (.I0(add_ln691_reg_868_reg[5]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I4(icmp_ln878_fu_532_p2_carry_i_11__2_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_fu_532_p2_carry_i_6__2_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_7__2
       (.I0(add_ln691_reg_868_reg[3]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I4(icmp_ln878_fu_532_p2_carry_i_12__2_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_fu_532_p2_carry_i_7__2_n_3));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    icmp_ln878_fu_532_p2_carry_i_8__2
       (.I0(add_ln691_reg_868_reg[1]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10__2_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I4(icmp_ln878_fu_532_p2_carry_i_13__2_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_fu_532_p2_carry_i_8__2_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_9__2
       (.I0(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[6]),
        .O(icmp_ln878_fu_532_p2_carry_i_9__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFF040F0)) 
    \icmp_ln878_reg_873[0]_i_1__2 
       (.I0(imgHelper4_data_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_reg_873),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln878_fu_532_p2),
        .O(\icmp_ln878_reg_873[0]_i_1__2_n_3 ));
  FDRE \icmp_ln878_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_873[0]_i_1__2_n_3 ),
        .Q(icmp_ln878_reg_873),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB0A)) 
    \icmp_ln882_reg_954[0]_i_1__2 
       (.I0(\icmp_ln882_reg_954[0]_i_2__2_n_3 ),
        .I1(icmp_ln878_4_reg_926_pp3_iter1_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .O(\icmp_ln882_reg_954[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln882_reg_954[0]_i_2__2 
       (.I0(\icmp_ln882_reg_954[0]_i_3__2_n_3 ),
        .I1(col_V_reg_330_pp3_iter1_reg[1]),
        .I2(col_V_reg_330_pp3_iter1_reg[0]),
        .I3(col_V_reg_330_pp3_iter1_reg[3]),
        .I4(col_V_reg_330_pp3_iter1_reg[2]),
        .I5(\icmp_ln882_reg_954[0]_i_4__2_n_3 ),
        .O(\icmp_ln882_reg_954[0]_i_2__2_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln882_reg_954[0]_i_3__2 
       (.I0(col_V_reg_330_pp3_iter1_reg[7]),
        .I1(col_V_reg_330_pp3_iter1_reg[6]),
        .I2(col_V_reg_330_pp3_iter1_reg[5]),
        .I3(col_V_reg_330_pp3_iter1_reg[4]),
        .O(\icmp_ln882_reg_954[0]_i_3__2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln882_reg_954[0]_i_4__2 
       (.I0(col_V_reg_330_pp3_iter1_reg[8]),
        .I1(col_V_reg_330_pp3_iter1_reg[9]),
        .I2(col_V_reg_330_pp3_iter1_reg[10]),
        .I3(col_V_reg_330_pp3_iter1_reg[11]),
        .I4(\col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ),
        .I5(icmp_ln878_4_reg_926_pp3_iter1_reg),
        .O(\icmp_ln882_reg_954[0]_i_4__2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln882_reg_954_pp3_iter3_reg[0]_i_1__2 
       (.I0(ap_block_pp3_stage0_11001__0),
        .O(ap_block_pp3_stage0_subdone));
  FDRE \icmp_ln882_reg_954_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .Q(icmp_ln882_reg_954_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_reg_954_pp3_iter3_reg),
        .Q(icmp_ln882_reg_954_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln882_reg_954_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_reg_954[0]_i_1__2_n_3 ),
        .Q(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0FFD000000000)) 
    internal_full_n_i_3__0
       (.I0(icmp_ln878_3_fu_600_p2),
        .I1(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I5(\ap_CS_fsm_reg[0]_0 [1]),
        .O(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[1]_i_2__7 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(icmp_ln882_reg_954_pp3_iter4_reg),
        .I2(ap_enable_reg_pp3_iter5_reg_n_3),
        .I3(\ap_CS_fsm_reg[0]_0 [1]),
        .I4(imgOutput_data_full_n),
        .O(\icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h40FF404000000000)) 
    \mOutPtr[1]_i_3__3 
       (.I0(buf_V_1_U_n_4),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(buf_V_2_U_n_13),
        .I4(p_55_in),
        .I5(\ap_CS_fsm_reg[0]_0 [1]),
        .O(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read));
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_3__10 
       (.I0(\ap_CS_fsm_reg[0]_0 [1]),
        .I1(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I4(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[0]_i_2__0 
       (.I0(p_Val2_s_reg_354[0]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[0]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[0]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[0]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[0]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[1]_i_2__0 
       (.I0(p_Val2_s_reg_354[1]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[1]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[1]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[1]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[1]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[2]_i_2__0 
       (.I0(p_Val2_s_reg_354[2]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[2]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[2]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[2]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[2]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[3]_i_2__0 
       (.I0(p_Val2_s_reg_354[3]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[3]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[3]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[3]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[3]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[4]_i_2__0 
       (.I0(p_Val2_s_reg_354[4]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[4]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[4]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[4]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[4]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[5]_i_2__0 
       (.I0(p_Val2_s_reg_354[5]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[5]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[5]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[5]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[5]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[6]_i_2__0 
       (.I0(p_Val2_s_reg_354[6]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[6]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[6]_i_3__0 
       (.I0(src_buf_V_0_0_reg_342[6]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[6]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_3_reg_968[7]_i_1__0 
       (.I0(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_3_reg_9680));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[7]_i_3__0 
       (.I0(p_Val2_s_reg_354[7]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[7]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[7]_i_4__0 
       (.I0(src_buf_V_0_0_reg_342[7]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[7]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]));
  FDRE \max_V_3_reg_968_reg[0] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[0]),
        .Q(max_V_3_reg_968[0]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[1] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[1]),
        .Q(max_V_3_reg_968[1]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[2] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[2]),
        .Q(max_V_3_reg_968[2]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[3] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[3]),
        .Q(max_V_3_reg_968[3]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[4] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[4]),
        .Q(max_V_3_reg_968[4]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[5] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[5]),
        .Q(max_V_3_reg_968[5]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[6] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[6]),
        .Q(max_V_3_reg_968[6]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[7] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[7]),
        .Q(max_V_3_reg_968[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[0]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_5_fu_742_p3[0]),
        .I2(ap_phi_mux_p_Val2_2_phi_fu_393_p4[0]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[0]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[0]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[0]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[0]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[0]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389[0]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[0]_i_4__0 
       (.I0(src_buf_V_1_1_reg_974[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[0]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[0]_i_5 
       (.I0(src_buf_V_1_0_reg_400[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[0]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[1]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_5_fu_742_p3[1]),
        .I2(ap_phi_mux_p_Val2_2_phi_fu_393_p4[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[1]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[1]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[1]_i_3 
       (.I0(src_buf_V_2_0_reg_424[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389[1]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p4[1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[2]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_5_fu_742_p3[2]),
        .I2(ap_phi_mux_p_Val2_2_phi_fu_393_p4[2]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[2]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[2]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[2]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[2]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[2]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389[2]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[2]_i_4__0 
       (.I0(src_buf_V_1_1_reg_974[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[2]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[2]_i_5 
       (.I0(src_buf_V_1_0_reg_400[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[2]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[3]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_5_fu_742_p3[3]),
        .I2(ap_phi_mux_p_Val2_2_phi_fu_393_p4[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[3]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[3]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[3]_i_3 
       (.I0(src_buf_V_2_0_reg_424[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389[3]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p4[3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[4]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_5_fu_742_p3[4]),
        .I2(ap_phi_mux_p_Val2_2_phi_fu_393_p4[4]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[4]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[4]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[4]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[4]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[4]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389[4]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[4]_i_4__0 
       (.I0(src_buf_V_1_1_reg_974[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[4]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[4]_i_5 
       (.I0(src_buf_V_1_0_reg_400[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[4]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[5]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_5_fu_742_p3[5]),
        .I2(ap_phi_mux_p_Val2_2_phi_fu_393_p4[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[5]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[5]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[5]_i_3 
       (.I0(src_buf_V_2_0_reg_424[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389[5]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p4[5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[6]_i_1__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_5_fu_742_p3[6]),
        .I2(ap_phi_mux_p_Val2_2_phi_fu_393_p4[6]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[6]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[6]_i_2__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[6]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[6]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[6]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[6]_i_3__0 
       (.I0(src_buf_V_2_0_reg_424[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389[6]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[6]_i_4__0 
       (.I0(src_buf_V_1_1_reg_974[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[6]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[6]_i_5 
       (.I0(src_buf_V_1_0_reg_400[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[6]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_7_reg_986[7]_i_1__0 
       (.I0(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_7_reg_9860));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[7]_i_2__0 
       (.I0(\_inferred__5/i__carry_n_3 ),
        .I1(max_V_5_fu_742_p3[7]),
        .I2(ap_phi_mux_p_Val2_2_phi_fu_393_p4[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__6/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[7]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[7]_i_3__0 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[7]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[7]_i_4__0 
       (.I0(src_buf_V_2_0_reg_424[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389[7]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p4[7]));
  FDRE \max_V_7_reg_986_reg[0] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[0]),
        .Q(max_V_7_reg_986[0]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[1] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[1]),
        .Q(max_V_7_reg_986[1]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[2]),
        .Q(max_V_7_reg_986[2]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[3]),
        .Q(max_V_7_reg_986[3]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[4]),
        .Q(max_V_7_reg_986[4]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[5] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[5]),
        .Q(max_V_7_reg_986[5]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[6] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[6]),
        .Q(max_V_7_reg_986[6]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[7] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[7]),
        .Q(max_V_7_reg_986[7]),
        .R(1'b0));
  CARRY4 op2_assign_fu_565_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_fu_565_p2_carry_n_3,op2_assign_fu_565_p2_carry_n_4,op2_assign_fu_565_p2_carry_n_5,op2_assign_fu_565_p2_carry_n_6}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[3:0]),
        .S(Q[4:1]));
  CARRY4 op2_assign_fu_565_p2_carry__0
       (.CI(op2_assign_fu_565_p2_carry_n_3),
        .CO({op2_assign_fu_565_p2_carry__0_n_3,op2_assign_fu_565_p2_carry__0_n_4,op2_assign_fu_565_p2_carry__0_n_5,op2_assign_fu_565_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S(Q[8:5]));
  CARRY4 op2_assign_fu_565_p2_carry__1
       (.CI(op2_assign_fu_565_p2_carry__0_n_3),
        .CO({op2_assign_fu_565_p2_carry__1_n_3,op2_assign_fu_565_p2_carry__1_n_4,op2_assign_fu_565_p2_carry__1_n_5,op2_assign_fu_565_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S(Q[12:9]));
  CARRY4 op2_assign_fu_565_p2_carry__2
       (.CI(op2_assign_fu_565_p2_carry__1_n_3),
        .CO({sel0[15],NLW_op2_assign_fu_565_p2_carry__2_CO_UNCONNECTED[2],op2_assign_fu_565_p2_carry__2_n_5,op2_assign_fu_565_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_op2_assign_fu_565_p2_carry__2_O_UNCONNECTED[3],sel0[14:12]}),
        .S({1'b1,Q[15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_885[0]_i_1__2 
       (.I0(Q[0]),
        .O(\op2_assign_reg_885[0]_i_1__2_n_3 ));
  FDRE \op2_assign_reg_885_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\op2_assign_reg_885[0]_i_1__2_n_3 ),
        .Q(op2_assign_reg_885[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[9]),
        .Q(op2_assign_reg_885[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[10]),
        .Q(op2_assign_reg_885[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[11]),
        .Q(op2_assign_reg_885[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[12]),
        .Q(op2_assign_reg_885[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[13]),
        .Q(op2_assign_reg_885[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[14]),
        .Q(op2_assign_reg_885[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[15]),
        .Q(op2_assign_reg_885[16]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[0]),
        .Q(op2_assign_reg_885[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[1]),
        .Q(op2_assign_reg_885[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[2]),
        .Q(op2_assign_reg_885[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[3]),
        .Q(op2_assign_reg_885[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[4]),
        .Q(op2_assign_reg_885[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[5]),
        .Q(op2_assign_reg_885[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[6]),
        .Q(op2_assign_reg_885[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[7]),
        .Q(op2_assign_reg_885[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[8]),
        .Q(op2_assign_reg_885[9]),
        .R(1'b0));
  FDSE \p_Val2_1_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[0]),
        .Q(p_Val2_1_reg_412[0]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[1]),
        .Q(p_Val2_1_reg_412[1]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[2]),
        .Q(p_Val2_1_reg_412[2]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[3]),
        .Q(p_Val2_1_reg_412[3]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[4]),
        .Q(p_Val2_1_reg_412[4]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[5]),
        .Q(p_Val2_1_reg_412[5]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[6]),
        .Q(p_Val2_1_reg_412[6]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[7]),
        .Q(p_Val2_1_reg_412[7]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_2_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_0_reg_424[0]),
        .Q(p_Val2_2_reg_389[0]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_2_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_0_reg_424[1]),
        .Q(p_Val2_2_reg_389[1]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_2_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_0_reg_424[2]),
        .Q(p_Val2_2_reg_389[2]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_2_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_0_reg_424[3]),
        .Q(p_Val2_2_reg_389[3]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_2_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_0_reg_424[4]),
        .Q(p_Val2_2_reg_389[4]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_2_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_0_reg_424[5]),
        .Q(p_Val2_2_reg_389[5]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_2_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_0_reg_424[6]),
        .Q(p_Val2_2_reg_389[6]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_2_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_0_reg_424[7]),
        .Q(p_Val2_2_reg_389[7]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_s_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[0]),
        .Q(p_Val2_s_reg_354[0]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[1]),
        .Q(p_Val2_s_reg_354[1]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[2]),
        .Q(p_Val2_s_reg_354[2]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[3]),
        .Q(p_Val2_s_reg_354[3]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[4]),
        .Q(p_Val2_s_reg_354[4]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[5]),
        .Q(p_Val2_s_reg_354[5]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[6]),
        .Q(p_Val2_s_reg_354[6]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[7]),
        .Q(p_Val2_s_reg_354[7]),
        .S(p_Val2_s_reg_354_1));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_318[0]_i_1__2 
       (.I0(\row_ind_V_2_reg_285[1]_i_3__2_n_3 ),
        .O(\row_V_reg_318[0]_i_1__2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_318[0]_i_3__2 
       (.I0(row_V_reg_318_reg[0]),
        .O(\row_V_reg_318[0]_i_3__2_n_3 ));
  FDSE \row_V_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__2_n_10 ),
        .Q(row_V_reg_318_reg[0]),
        .S(\row_V_reg_318[0]_i_1__2_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\row_V_reg_318_reg[0]_i_2__2_n_3 ,\row_V_reg_318_reg[0]_i_2__2_n_4 ,\row_V_reg_318_reg[0]_i_2__2_n_5 ,\row_V_reg_318_reg[0]_i_2__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_V_reg_318_reg[0]_i_2__2_n_7 ,\row_V_reg_318_reg[0]_i_2__2_n_8 ,\row_V_reg_318_reg[0]_i_2__2_n_9 ,\row_V_reg_318_reg[0]_i_2__2_n_10 }),
        .S({row_V_reg_318_reg[3:1],\row_V_reg_318[0]_i_3__2_n_3 }));
  FDRE \row_V_reg_318_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__2_n_8 ),
        .Q(row_V_reg_318_reg[10]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  FDRE \row_V_reg_318_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__2_n_7 ),
        .Q(row_V_reg_318_reg[11]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  FDRE \row_V_reg_318_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[12]_i_1__2_n_10 ),
        .Q(row_V_reg_318_reg[12]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[12]_i_1__2 
       (.CI(\row_V_reg_318_reg[8]_i_1__2_n_3 ),
        .CO(\NLW_row_V_reg_318_reg[12]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_reg_318_reg[12]_i_1__2_O_UNCONNECTED [3:1],\row_V_reg_318_reg[12]_i_1__2_n_10 }),
        .S({1'b0,1'b0,1'b0,row_V_reg_318_reg[12]}));
  FDRE \row_V_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__2_n_9 ),
        .Q(row_V_reg_318_reg[1]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  FDRE \row_V_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__2_n_8 ),
        .Q(row_V_reg_318_reg[2]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  FDRE \row_V_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2__2_n_7 ),
        .Q(row_V_reg_318_reg[3]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  FDRE \row_V_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__2_n_10 ),
        .Q(row_V_reg_318_reg[4]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[4]_i_1__2 
       (.CI(\row_V_reg_318_reg[0]_i_2__2_n_3 ),
        .CO({\row_V_reg_318_reg[4]_i_1__2_n_3 ,\row_V_reg_318_reg[4]_i_1__2_n_4 ,\row_V_reg_318_reg[4]_i_1__2_n_5 ,\row_V_reg_318_reg[4]_i_1__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_318_reg[4]_i_1__2_n_7 ,\row_V_reg_318_reg[4]_i_1__2_n_8 ,\row_V_reg_318_reg[4]_i_1__2_n_9 ,\row_V_reg_318_reg[4]_i_1__2_n_10 }),
        .S(row_V_reg_318_reg[7:4]));
  FDRE \row_V_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__2_n_9 ),
        .Q(row_V_reg_318_reg[5]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  FDRE \row_V_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__2_n_8 ),
        .Q(row_V_reg_318_reg[6]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  FDRE \row_V_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1__2_n_7 ),
        .Q(row_V_reg_318_reg[7]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  FDRE \row_V_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__2_n_10 ),
        .Q(row_V_reg_318_reg[8]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[8]_i_1__2 
       (.CI(\row_V_reg_318_reg[4]_i_1__2_n_3 ),
        .CO({\row_V_reg_318_reg[8]_i_1__2_n_3 ,\row_V_reg_318_reg[8]_i_1__2_n_4 ,\row_V_reg_318_reg[8]_i_1__2_n_5 ,\row_V_reg_318_reg[8]_i_1__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_318_reg[8]_i_1__2_n_7 ,\row_V_reg_318_reg[8]_i_1__2_n_8 ,\row_V_reg_318_reg[8]_i_1__2_n_9 ,\row_V_reg_318_reg[8]_i_1__2_n_10 }),
        .S(row_V_reg_318_reg[11:8]));
  FDRE \row_V_reg_318_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1__2_n_9 ),
        .Q(row_V_reg_318_reg[9]),
        .R(\row_V_reg_318[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \row_ind_V_0_0_fu_92[0]_i_1__0 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_0_0_fu_92_reg[0]),
        .O(\row_ind_V_0_0_fu_92[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \row_ind_V_0_0_fu_92[1]_i_1__0 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_0_0_fu_92_reg[1]),
        .O(\row_ind_V_0_0_fu_92[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_0_0_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_92[0]_i_1__0_n_3 ),
        .Q(row_ind_V_0_0_fu_92_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_92[1]_i_1__0_n_3 ),
        .Q(row_ind_V_0_0_fu_92_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_92_reg[0]),
        .Q(\row_ind_V_0_0_load_reg_850_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_92_reg[1]),
        .Q(\row_ind_V_0_0_load_reg_850_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_306[0]_i_1__2 
       (.I0(\row_ind_V_1_1_reg_295_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__2_n_3 ),
        .I2(\row_ind_V_0_0_load_reg_850_reg_n_3_[0] ),
        .O(\row_ind_V_0_reg_306[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_306[1]_i_1__2 
       (.I0(\row_ind_V_1_1_reg_295_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__2_n_3 ),
        .I2(\row_ind_V_0_0_load_reg_850_reg_n_3_[1] ),
        .O(\row_ind_V_0_reg_306[1]_i_1__2_n_3 ));
  FDRE \row_ind_V_0_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_0_reg_306[0]_i_1__2_n_3 ),
        .Q(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_0_reg_306[1]_i_1__2_n_3 ),
        .Q(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \row_ind_V_1_0_fu_96[0]_i_1__0 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_1_0_fu_96_reg[0]),
        .O(\row_ind_V_1_0_fu_96[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hBF00)) 
    \row_ind_V_1_0_fu_96[1]_i_1__0 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_1_0_fu_96_reg[1]),
        .O(\row_ind_V_1_0_fu_96[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_1_0_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_96[0]_i_1__0_n_3 ),
        .Q(row_ind_V_1_0_fu_96_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_96[1]_i_1__0_n_3 ),
        .Q(row_ind_V_1_0_fu_96_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_96_reg[0]),
        .Q(row_ind_V_1_0_load_reg_855_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_96_reg[1]),
        .Q(row_ind_V_1_0_load_reg_855_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_295[0]_i_1__0 
       (.I0(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__2_n_3 ),
        .I2(row_ind_V_1_0_load_reg_855_reg[0]),
        .O(\row_ind_V_1_1_reg_295[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_295[1]_i_1__0 
       (.I0(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__2_n_3 ),
        .I2(row_ind_V_1_0_load_reg_855_reg[1]),
        .O(\row_ind_V_1_1_reg_295[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_1_1_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_1_1_reg_295[0]_i_1__0_n_3 ),
        .Q(\row_ind_V_1_1_reg_295_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_1_1_reg_295_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_1_1_reg_295[1]_i_1__0_n_3 ),
        .Q(\row_ind_V_1_1_reg_295_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h30BCBCBC)) 
    \row_ind_V_1_reg_251[0]_i_1__0 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(row_ind_V_1_reg_251[0]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(\row_ind_V_1_reg_251[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h60EAEAEA)) 
    \row_ind_V_1_reg_251[1]_i_1__0 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(row_ind_V_1_reg_251[0]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(\row_ind_V_1_reg_251[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_1_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_251[0]_i_1__0_n_3 ),
        .Q(row_ind_V_1_reg_251[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_251[1]_i_1__0_n_3 ),
        .Q(row_ind_V_1_reg_251[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \row_ind_V_2_0_fu_100[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_2_0_fu_100_reg[0]),
        .O(\row_ind_V_2_0_fu_100[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \row_ind_V_2_0_fu_100[1]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_2_0_fu_100_reg[1]),
        .O(\row_ind_V_2_0_fu_100[1]_i_1__0_n_3 ));
  FDRE \row_ind_V_2_0_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_100[0]_i_1__0_n_3 ),
        .Q(row_ind_V_2_0_fu_100_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_100[1]_i_1__0_n_3 ),
        .Q(row_ind_V_2_0_fu_100_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_100_reg[0]),
        .Q(row_ind_V_2_0_load_reg_860_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_100_reg[1]),
        .Q(row_ind_V_2_0_load_reg_860_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_285[0]_i_1__2 
       (.I0(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__2_n_3 ),
        .I2(row_ind_V_2_0_load_reg_860_reg[0]),
        .O(\row_ind_V_2_reg_285[0]_i_1__2_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \row_ind_V_2_reg_285[1]_i_1__2 
       (.I0(ap_CS_fsm_state16),
        .I1(\row_ind_V_2_reg_285[1]_i_3__2_n_3 ),
        .O(row_ind_V_2_reg_285));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_285[1]_i_2__2 
       (.I0(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3__2_n_3 ),
        .I2(row_ind_V_2_0_load_reg_860_reg[1]),
        .O(\row_ind_V_2_reg_285[1]_i_2__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \row_ind_V_2_reg_285[1]_i_3__2 
       (.I0(\icmp_ln878_2_reg_895[0]_i_5__0_n_3 ),
        .I1(\icmp_ln878_2_reg_895[0]_i_4__0_n_3 ),
        .I2(\icmp_ln878_2_reg_895[0]_i_3__0_n_3 ),
        .I3(\icmp_ln878_2_reg_895[0]_i_2__0_n_3 ),
        .I4(ap_CS_fsm_state8),
        .O(\row_ind_V_2_reg_285[1]_i_3__2_n_3 ));
  FDRE \row_ind_V_2_reg_285_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_2_reg_285[0]_i_1__2_n_3 ),
        .Q(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_285_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_2_reg_285[1]_i_2__2_n_3 ),
        .Q(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_0_0_reg_342[7]_i_1__2 
       (.I0(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_3_fu_600_p2),
        .I5(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .O(p_Val2_s_reg_354_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_0_reg_342[7]_i_2__2 
       (.I0(ap_enable_reg_pp3_iter4_reg_n_3),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_s_reg_3540));
  FDSE \src_buf_V_0_0_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[0]),
        .Q(src_buf_V_0_0_reg_342[0]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[1]),
        .Q(src_buf_V_0_0_reg_342[1]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[2]),
        .Q(src_buf_V_0_0_reg_342[2]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[3]),
        .Q(src_buf_V_0_0_reg_342[3]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[4]),
        .Q(src_buf_V_0_0_reg_342[4]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[5]),
        .Q(src_buf_V_0_0_reg_342[5]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[6]),
        .Q(src_buf_V_0_0_reg_342[6]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[7]),
        .Q(src_buf_V_0_0_reg_342[7]),
        .S(p_Val2_s_reg_354_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_1_reg_963[7]_i_1__2 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(src_buf_V_0_1_reg_9630));
  FDRE \src_buf_V_0_1_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[0]),
        .Q(src_buf_V_0_1_reg_963[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[1]),
        .Q(src_buf_V_0_1_reg_963[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[2]),
        .Q(src_buf_V_0_1_reg_963[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[3]),
        .Q(src_buf_V_0_1_reg_963[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[4]),
        .Q(src_buf_V_0_1_reg_963[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[5]),
        .Q(src_buf_V_0_1_reg_963[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[6]),
        .Q(src_buf_V_0_1_reg_963[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[7]),
        .Q(src_buf_V_0_1_reg_963[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_1_0_reg_400[7]_i_1__2 
       (.I0(ap_enable_reg_pp3_iter5_reg_n_3),
        .I1(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_3_fu_600_p2),
        .I5(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .O(p_Val2_1_reg_412_0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_1_0_reg_400[7]_i_2__2 
       (.I0(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_1_reg_4120));
  FDSE \src_buf_V_1_0_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[0]),
        .Q(src_buf_V_1_0_reg_400[0]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[1]),
        .Q(src_buf_V_1_0_reg_400[1]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[2]),
        .Q(src_buf_V_1_0_reg_400[2]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[3]),
        .Q(src_buf_V_1_0_reg_400[3]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[4]),
        .Q(src_buf_V_1_0_reg_400[4]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[5]),
        .Q(src_buf_V_1_0_reg_400[5]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[6]),
        .Q(src_buf_V_1_0_reg_400[6]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[7]),
        .Q(src_buf_V_1_0_reg_400[7]),
        .S(p_Val2_1_reg_412_0));
  FDRE \src_buf_V_1_1_reg_974_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .Q(src_buf_V_1_1_reg_974[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .Q(src_buf_V_1_1_reg_974[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .Q(src_buf_V_1_1_reg_974[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .Q(src_buf_V_1_1_reg_974[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .Q(src_buf_V_1_1_reg_974[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .Q(src_buf_V_1_1_reg_974[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .Q(src_buf_V_1_1_reg_974[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .Q(src_buf_V_1_1_reg_974[7]),
        .R(1'b0));
  FDSE \src_buf_V_2_0_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_1_reg_979[0]),
        .Q(src_buf_V_2_0_reg_424[0]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_2_0_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_1_reg_979[1]),
        .Q(src_buf_V_2_0_reg_424[1]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_2_0_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_1_reg_979[2]),
        .Q(src_buf_V_2_0_reg_424[2]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_2_0_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_1_reg_979[3]),
        .Q(src_buf_V_2_0_reg_424[3]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_2_0_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_1_reg_979[4]),
        .Q(src_buf_V_2_0_reg_424[4]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_2_0_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_1_reg_979[5]),
        .Q(src_buf_V_2_0_reg_424[5]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_2_0_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_1_reg_979[6]),
        .Q(src_buf_V_2_0_reg_424[6]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_2_0_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_1_reg_979[7]),
        .Q(src_buf_V_2_0_reg_424[7]),
        .S(p_Val2_1_reg_412_0));
  FDRE \src_buf_V_2_1_reg_979_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[0]),
        .Q(src_buf_V_2_1_reg_979[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[1]),
        .Q(src_buf_V_2_1_reg_979[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[2]),
        .Q(src_buf_V_2_1_reg_979[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[3]),
        .Q(src_buf_V_2_1_reg_979[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[4]),
        .Q(src_buf_V_2_1_reg_979[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[5]),
        .Q(src_buf_V_2_1_reg_979[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[6]),
        .Q(src_buf_V_2_1_reg_979[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_979_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]),
        .Q(src_buf_V_2_1_reg_979[7]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .Q(trunc_ln124_reg_907[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .Q(trunc_ln124_reg_907[1]),
        .R(1'b0));
  FDRE \trunc_ln138_1_reg_916_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_1_reg_295_reg_n_3_[0] ),
        .Q(trunc_ln138_1_reg_916[0]),
        .R(1'b0));
  FDRE \trunc_ln138_1_reg_916_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_1_reg_295_reg_n_3_[1] ),
        .Q(trunc_ln138_1_reg_916[1]),
        .R(1'b0));
  FDRE \trunc_ln138_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .Q(trunc_ln138_reg_911[0]),
        .R(1'b0));
  FDRE \trunc_ln138_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .Q(trunc_ln138_reg_911[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_32
   (\cmp_i_i127_i_reg_903_reg[0]_0 ,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read,
    D,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready,
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg,
    \max_V_7_reg_986_reg[0]_0 ,
    \max_V_7_reg_986_reg[1]_0 ,
    \max_V_7_reg_986_reg[2]_0 ,
    \max_V_7_reg_986_reg[3]_0 ,
    \max_V_7_reg_986_reg[4]_0 ,
    \max_V_7_reg_986_reg[5]_0 ,
    \max_V_7_reg_986_reg[6]_0 ,
    \max_V_7_reg_986_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    shiftReg_ce,
    \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ,
    mOutPtr110_out,
    \src_buf_V_2_0_reg_424_reg[7]_0 ,
    ap_clk,
    DIADI,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg,
    icmp_ln878_fu_532_p2_carry__0_0,
    \ap_CS_fsm_reg[0]_0 ,
    imgHelper1_data_empty_n,
    imgHelper2_data_full_n,
    imgHelper1_data_dout,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read,
    erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start,
    imgHelper1_rows_c_empty_n,
    imgHelper1_cols_c_empty_n,
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
    start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n);
  output \cmp_i_i127_i_reg_903_reg[0]_0 ;
  output erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read;
  output [1:0]D;
  output erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready;
  output [0:0]grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg;
  output \max_V_7_reg_986_reg[0]_0 ;
  output \max_V_7_reg_986_reg[1]_0 ;
  output \max_V_7_reg_986_reg[2]_0 ;
  output \max_V_7_reg_986_reg[3]_0 ;
  output \max_V_7_reg_986_reg[4]_0 ;
  output \max_V_7_reg_986_reg[5]_0 ;
  output \max_V_7_reg_986_reg[6]_0 ;
  output \max_V_7_reg_986_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output shiftReg_ce;
  output \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ;
  output mOutPtr110_out;
  output \src_buf_V_2_0_reg_424_reg[7]_0 ;
  input ap_clk;
  input [0:0]DIADI;
  input [15:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  input [15:0]icmp_ln878_fu_532_p2_carry__0_0;
  input [1:0]\ap_CS_fsm_reg[0]_0 ;
  input imgHelper1_data_empty_n;
  input imgHelper2_data_full_n;
  input [0:0]imgHelper1_data_dout;
  input erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read;
  input erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  input imgHelper1_rows_c_empty_n;
  input imgHelper1_cols_c_empty_n;
  input Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  input start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n;

  wire Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write;
  wire [1:0]D;
  wire [0:0]DIADI;
  wire [15:0]Q;
  wire \_inferred__1/i__carry_n_3 ;
  wire \_inferred__1/i__carry_n_4 ;
  wire \_inferred__1/i__carry_n_5 ;
  wire \_inferred__1/i__carry_n_6 ;
  wire \_inferred__2/i__carry_n_3 ;
  wire \_inferred__2/i__carry_n_4 ;
  wire \_inferred__2/i__carry_n_5 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__3/i__carry_n_3 ;
  wire \_inferred__3/i__carry_n_4 ;
  wire \_inferred__3/i__carry_n_5 ;
  wire \_inferred__3/i__carry_n_6 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire \_inferred__4/i__carry_n_4 ;
  wire \_inferred__4/i__carry_n_5 ;
  wire \_inferred__4/i__carry_n_6 ;
  wire \_inferred__5/i__carry_n_3 ;
  wire \_inferred__5/i__carry_n_4 ;
  wire \_inferred__5/i__carry_n_5 ;
  wire \_inferred__5/i__carry_n_6 ;
  wire \_inferred__6/i__carry_n_3 ;
  wire \_inferred__6/i__carry_n_4 ;
  wire \_inferred__6/i__carry_n_5 ;
  wire \_inferred__6/i__carry_n_6 ;
  wire \_inferred__7/i__carry_n_3 ;
  wire \_inferred__7/i__carry_n_4 ;
  wire \_inferred__7/i__carry_n_5 ;
  wire \_inferred__7/i__carry_n_6 ;
  wire \_inferred__8/i__carry_n_3 ;
  wire \_inferred__8/i__carry_n_4 ;
  wire \_inferred__8/i__carry_n_5 ;
  wire \_inferred__8/i__carry_n_6 ;
  wire [13:0]add_ln1616_fu_571_p2;
  wire [13:0]add_ln1616_reg_890;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[12]_i_1_n_6 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[4]_i_1_n_6 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_3 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_4 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_5 ;
  wire \add_ln1616_reg_890_reg[8]_i_1_n_6 ;
  wire add_ln691_reg_8680;
  wire \add_ln691_reg_868[0]_i_3_n_3 ;
  wire \add_ln691_reg_868[0]_i_4_n_3 ;
  wire \add_ln691_reg_868[0]_i_5_n_3 ;
  wire \add_ln691_reg_868[0]_i_6_n_3 ;
  wire \add_ln691_reg_868[12]_i_2_n_3 ;
  wire \add_ln691_reg_868[4]_i_2_n_3 ;
  wire \add_ln691_reg_868[4]_i_3_n_3 ;
  wire \add_ln691_reg_868[4]_i_4_n_3 ;
  wire \add_ln691_reg_868[4]_i_5_n_3 ;
  wire \add_ln691_reg_868[8]_i_2_n_3 ;
  wire \add_ln691_reg_868[8]_i_3_n_3 ;
  wire \add_ln691_reg_868[8]_i_4_n_3 ;
  wire \add_ln691_reg_868[8]_i_5_n_3 ;
  wire [12:0]add_ln691_reg_868_reg;
  wire \add_ln691_reg_868_reg[0]_i_2_n_10 ;
  wire \add_ln691_reg_868_reg[0]_i_2_n_3 ;
  wire \add_ln691_reg_868_reg[0]_i_2_n_4 ;
  wire \add_ln691_reg_868_reg[0]_i_2_n_5 ;
  wire \add_ln691_reg_868_reg[0]_i_2_n_6 ;
  wire \add_ln691_reg_868_reg[0]_i_2_n_7 ;
  wire \add_ln691_reg_868_reg[0]_i_2_n_8 ;
  wire \add_ln691_reg_868_reg[0]_i_2_n_9 ;
  wire \add_ln691_reg_868_reg[12]_i_1_n_10 ;
  wire \add_ln691_reg_868_reg[4]_i_1_n_10 ;
  wire \add_ln691_reg_868_reg[4]_i_1_n_3 ;
  wire \add_ln691_reg_868_reg[4]_i_1_n_4 ;
  wire \add_ln691_reg_868_reg[4]_i_1_n_5 ;
  wire \add_ln691_reg_868_reg[4]_i_1_n_6 ;
  wire \add_ln691_reg_868_reg[4]_i_1_n_7 ;
  wire \add_ln691_reg_868_reg[4]_i_1_n_8 ;
  wire \add_ln691_reg_868_reg[4]_i_1_n_9 ;
  wire \add_ln691_reg_868_reg[8]_i_1_n_10 ;
  wire \add_ln691_reg_868_reg[8]_i_1_n_3 ;
  wire \add_ln691_reg_868_reg[8]_i_1_n_4 ;
  wire \add_ln691_reg_868_reg[8]_i_1_n_5 ;
  wire \add_ln691_reg_868_reg[8]_i_1_n_6 ;
  wire \add_ln691_reg_868_reg[8]_i_1_n_7 ;
  wire \add_ln691_reg_868_reg[8]_i_1_n_8 ;
  wire \add_ln691_reg_868_reg[8]_i_1_n_9 ;
  wire \ap_CS_fsm[1]_i_2__1_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:1]ap_NS_fsm;
  wire ap_NS_fsm144_out;
  wire ap_block_pp1_stage0_11001__0;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_condition_209;
  wire ap_condition_414;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_3;
  wire ap_enable_reg_pp1_iter1_i_1_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter00;
  wire ap_enable_reg_pp3_iter0_i_1_n_3;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_i_1_n_3;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_i_1_n_3;
  wire ap_enable_reg_pp3_iter3;
  wire ap_enable_reg_pp3_iter3_i_1_n_3;
  wire ap_enable_reg_pp3_iter4_i_1_n_3;
  wire ap_enable_reg_pp3_iter4_reg_n_3;
  wire ap_enable_reg_pp3_iter5_i_1_n_3;
  wire ap_enable_reg_pp3_iter5_reg_n_3;
  wire [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  wire [7:0]ap_phi_mux_p_Val2_1_phi_fu_416_p4;
  wire [7:7]ap_phi_mux_p_Val2_2_phi_fu_393_p4;
  wire ap_phi_mux_p_Val2_2_phi_fu_393_p41__0;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire [7:0]ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4;
  wire ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366;
  wire ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_3780;
  wire [7:7]ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_448;
  wire [7:7]ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378[7]_i_1_n_3 ;
  wire [7:7]ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_448;
  wire [7:7]ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366;
  wire \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378[7]_i_1_n_3 ;
  wire [7:7]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2;
  wire [7:7]ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1_n_3 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_U_n_11;
  wire buf_V_0_U_n_12;
  wire buf_V_0_U_n_14;
  wire buf_V_0_U_n_15;
  wire buf_V_0_U_n_16;
  wire buf_V_0_U_n_17;
  wire buf_V_0_U_n_18;
  wire buf_V_0_U_n_19;
  wire buf_V_0_U_n_20;
  wire buf_V_0_U_n_21;
  wire buf_V_0_U_n_22;
  wire buf_V_0_ce0;
  wire [7:0]buf_V_0_q0;
  wire buf_V_1_U_n_21;
  wire buf_V_1_U_n_22;
  wire buf_V_1_U_n_23;
  wire buf_V_1_U_n_24;
  wire buf_V_1_U_n_25;
  wire buf_V_1_U_n_26;
  wire buf_V_1_U_n_27;
  wire buf_V_1_U_n_28;
  wire buf_V_1_U_n_29;
  wire buf_V_1_U_n_30;
  wire buf_V_1_U_n_31;
  wire buf_V_1_U_n_32;
  wire buf_V_1_U_n_33;
  wire buf_V_1_U_n_34;
  wire buf_V_1_U_n_35;
  wire buf_V_1_U_n_36;
  wire buf_V_1_U_n_4;
  wire [7:0]buf_V_2_q0;
  wire clear;
  wire cmp_i_i127_i_fu_605_p2;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_1_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_2_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_3_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_4_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_5_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_6_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_7_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_i_8_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry__0_n_4;
  wire cmp_i_i127_i_fu_605_p2_carry__0_n_5;
  wire cmp_i_i127_i_fu_605_p2_carry__0_n_6;
  wire cmp_i_i127_i_fu_605_p2_carry_i_1_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_2_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_3_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_4_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_5_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_6_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_7_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_i_8_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_n_3;
  wire cmp_i_i127_i_fu_605_p2_carry_n_4;
  wire cmp_i_i127_i_fu_605_p2_carry_n_5;
  wire cmp_i_i127_i_fu_605_p2_carry_n_6;
  wire \cmp_i_i127_i_reg_903_reg[0]_0 ;
  wire \col_V_1_reg_921[0]_i_2_n_3 ;
  wire \col_V_1_reg_921[0]_i_4_n_3 ;
  wire \col_V_1_reg_921[0]_i_5_n_3 ;
  wire \col_V_1_reg_921[12]_i_2_n_3 ;
  wire \col_V_1_reg_921[4]_i_2_n_3 ;
  wire \col_V_1_reg_921[4]_i_4_n_3 ;
  wire \col_V_1_reg_921[8]_i_2_n_3 ;
  wire \col_V_1_reg_921[8]_i_4_n_3 ;
  wire [12:0]col_V_1_reg_921_reg;
  wire \col_V_1_reg_921_reg[0]_i_1_n_10 ;
  wire \col_V_1_reg_921_reg[0]_i_1_n_3 ;
  wire \col_V_1_reg_921_reg[0]_i_1_n_4 ;
  wire \col_V_1_reg_921_reg[0]_i_1_n_5 ;
  wire \col_V_1_reg_921_reg[0]_i_1_n_6 ;
  wire \col_V_1_reg_921_reg[0]_i_1_n_7 ;
  wire \col_V_1_reg_921_reg[0]_i_1_n_8 ;
  wire \col_V_1_reg_921_reg[0]_i_1_n_9 ;
  wire \col_V_1_reg_921_reg[12]_i_1_n_10 ;
  wire \col_V_1_reg_921_reg[4]_i_1_n_10 ;
  wire \col_V_1_reg_921_reg[4]_i_1_n_3 ;
  wire \col_V_1_reg_921_reg[4]_i_1_n_4 ;
  wire \col_V_1_reg_921_reg[4]_i_1_n_5 ;
  wire \col_V_1_reg_921_reg[4]_i_1_n_6 ;
  wire \col_V_1_reg_921_reg[4]_i_1_n_7 ;
  wire \col_V_1_reg_921_reg[4]_i_1_n_8 ;
  wire \col_V_1_reg_921_reg[4]_i_1_n_9 ;
  wire \col_V_1_reg_921_reg[8]_i_1_n_10 ;
  wire \col_V_1_reg_921_reg[8]_i_1_n_3 ;
  wire \col_V_1_reg_921_reg[8]_i_1_n_4 ;
  wire \col_V_1_reg_921_reg[8]_i_1_n_5 ;
  wire \col_V_1_reg_921_reg[8]_i_1_n_6 ;
  wire \col_V_1_reg_921_reg[8]_i_1_n_7 ;
  wire \col_V_1_reg_921_reg[8]_i_1_n_8 ;
  wire \col_V_1_reg_921_reg[8]_i_1_n_9 ;
  wire col_V_reg_330;
  wire col_V_reg_3300;
  wire [11:0]col_V_reg_330_pp3_iter1_reg;
  wire col_V_reg_330_pp3_iter1_reg0;
  wire \col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ;
  wire \col_V_reg_330_reg_n_3_[0] ;
  wire \col_V_reg_330_reg_n_3_[10] ;
  wire \col_V_reg_330_reg_n_3_[11] ;
  wire \col_V_reg_330_reg_n_3_[12] ;
  wire \col_V_reg_330_reg_n_3_[1] ;
  wire \col_V_reg_330_reg_n_3_[2] ;
  wire \col_V_reg_330_reg_n_3_[3] ;
  wire \col_V_reg_330_reg_n_3_[4] ;
  wire \col_V_reg_330_reg_n_3_[5] ;
  wire \col_V_reg_330_reg_n_3_[6] ;
  wire \col_V_reg_330_reg_n_3_[7] ;
  wire \col_V_reg_330_reg_n_3_[8] ;
  wire \col_V_reg_330_reg_n_3_[9] ;
  wire [13:0]empty_reg_840;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read;
  wire erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read;
  wire grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg;
  wire [0:0]grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg;
  wire i__carry_i_1__1_n_3;
  wire i__carry_i_1__2_n_3;
  wire i__carry_i_1__3_n_3;
  wire i__carry_i_1__4_n_3;
  wire i__carry_i_1__5_n_3;
  wire i__carry_i_1__6_n_3;
  wire i__carry_i_2__1_n_3;
  wire i__carry_i_2__2_n_3;
  wire i__carry_i_2__3_n_3;
  wire i__carry_i_2__4_n_3;
  wire i__carry_i_2__5_n_3;
  wire i__carry_i_2__6_n_3;
  wire i__carry_i_3__1_n_3;
  wire i__carry_i_3__2_n_3;
  wire i__carry_i_3__3_n_3;
  wire i__carry_i_3__4_n_3;
  wire i__carry_i_3__5_n_3;
  wire i__carry_i_3__6_n_3;
  wire i__carry_i_4__1_n_3;
  wire i__carry_i_4__2_n_3;
  wire i__carry_i_4__3_n_3;
  wire i__carry_i_4__4_n_3;
  wire i__carry_i_4__5_n_3;
  wire i__carry_i_4__6_n_3;
  wire i__carry_i_5__1_n_3;
  wire i__carry_i_5__2_n_3;
  wire i__carry_i_5__3_n_3;
  wire i__carry_i_5__4_n_3;
  wire i__carry_i_5__5_n_3;
  wire i__carry_i_5__6_n_3;
  wire i__carry_i_6__1_n_3;
  wire i__carry_i_6__2_n_3;
  wire i__carry_i_6__3_n_3;
  wire i__carry_i_6__4_n_3;
  wire i__carry_i_6__5_n_3;
  wire i__carry_i_6__6_n_3;
  wire i__carry_i_7__1_n_3;
  wire i__carry_i_7__2_n_3;
  wire i__carry_i_7__3_n_3;
  wire i__carry_i_7__4_n_3;
  wire i__carry_i_7__5_n_3;
  wire i__carry_i_7__6_n_3;
  wire i__carry_i_8__1_n_3;
  wire i__carry_i_8__2_n_3;
  wire i__carry_i_8__3_n_3;
  wire i__carry_i_8__4_n_3;
  wire i__carry_i_8__5_n_3;
  wire i__carry_i_8__6_n_3;
  wire i__carry_i_9_n_3;
  wire \i_col_046_0_reg_262_reg_n_3_[0] ;
  wire \i_col_046_0_reg_262_reg_n_3_[10] ;
  wire \i_col_046_0_reg_262_reg_n_3_[11] ;
  wire \i_col_046_0_reg_262_reg_n_3_[12] ;
  wire \i_col_046_0_reg_262_reg_n_3_[1] ;
  wire \i_col_046_0_reg_262_reg_n_3_[2] ;
  wire \i_col_046_0_reg_262_reg_n_3_[3] ;
  wire \i_col_046_0_reg_262_reg_n_3_[4] ;
  wire \i_col_046_0_reg_262_reg_n_3_[5] ;
  wire \i_col_046_0_reg_262_reg_n_3_[6] ;
  wire \i_col_046_0_reg_262_reg_n_3_[7] ;
  wire \i_col_046_0_reg_262_reg_n_3_[8] ;
  wire \i_col_046_0_reg_262_reg_n_3_[9] ;
  wire \i_col_V_0_reg_274[0]_i_3_n_3 ;
  wire [12:0]i_col_V_0_reg_274_reg;
  wire \i_col_V_0_reg_274_reg[0]_i_2_n_10 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2_n_3 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2_n_4 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2_n_5 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2_n_6 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2_n_7 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2_n_8 ;
  wire \i_col_V_0_reg_274_reg[0]_i_2_n_9 ;
  wire \i_col_V_0_reg_274_reg[12]_i_1_n_10 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1_n_10 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1_n_3 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1_n_4 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1_n_5 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1_n_6 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1_n_7 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1_n_8 ;
  wire \i_col_V_0_reg_274_reg[4]_i_1_n_9 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1_n_10 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1_n_3 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1_n_4 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1_n_5 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1_n_6 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1_n_7 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1_n_8 ;
  wire \i_col_V_0_reg_274_reg[8]_i_1_n_9 ;
  wire icmp_ln878_10_fu_750_p2_carry_i_1_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_2_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_3_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_4_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_5_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_6_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_7_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_i_8_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_n_3;
  wire icmp_ln878_10_fu_750_p2_carry_n_4;
  wire icmp_ln878_10_fu_750_p2_carry_n_5;
  wire icmp_ln878_10_fu_750_p2_carry_n_6;
  wire icmp_ln878_12_fu_778_p2_carry_i_1_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_2_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_3_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_4_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_5_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_6_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_7_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_i_8_n_3;
  wire icmp_ln878_12_fu_778_p2_carry_n_4;
  wire icmp_ln878_12_fu_778_p2_carry_n_5;
  wire icmp_ln878_12_fu_778_p2_carry_n_6;
  wire icmp_ln878_1_fu_552_p2;
  wire icmp_ln878_1_fu_552_p2_carry__0_n_4;
  wire icmp_ln878_1_fu_552_p2_carry__0_n_5;
  wire icmp_ln878_1_fu_552_p2_carry__0_n_6;
  wire icmp_ln878_1_fu_552_p2_carry_i_1_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_2_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_3_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_4_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_5_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_6_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_7_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_i_8_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_n_3;
  wire icmp_ln878_1_fu_552_p2_carry_n_4;
  wire icmp_ln878_1_fu_552_p2_carry_n_5;
  wire icmp_ln878_1_fu_552_p2_carry_n_6;
  wire icmp_ln878_2_fu_586_p2;
  wire \icmp_ln878_2_reg_895[0]_i_2_n_3 ;
  wire \icmp_ln878_2_reg_895[0]_i_3_n_3 ;
  wire \icmp_ln878_2_reg_895[0]_i_4_n_3 ;
  wire \icmp_ln878_2_reg_895[0]_i_5_n_3 ;
  wire \icmp_ln878_2_reg_895_reg_n_3_[0] ;
  wire icmp_ln878_3_fu_600_p2;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_1_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_2_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_3_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_4_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_5_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_6_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_7_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_i_8_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_n_3;
  wire icmp_ln878_3_fu_600_p2_carry__0_n_4;
  wire icmp_ln878_3_fu_600_p2_carry__0_n_5;
  wire icmp_ln878_3_fu_600_p2_carry__0_n_6;
  wire icmp_ln878_3_fu_600_p2_carry__1_i_1_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_1_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_2_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_3_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_4_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_5_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_6_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_7_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_i_8_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_n_3;
  wire icmp_ln878_3_fu_600_p2_carry_n_4;
  wire icmp_ln878_3_fu_600_p2_carry_n_5;
  wire icmp_ln878_3_fu_600_p2_carry_n_6;
  wire icmp_ln878_4_fu_636_p2;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_1_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_2_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_3_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_4_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_5_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_i_6_n_3;
  wire icmp_ln878_4_fu_636_p2_carry__0_n_5;
  wire icmp_ln878_4_fu_636_p2_carry__0_n_6;
  wire icmp_ln878_4_fu_636_p2_carry_i_10_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_1_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_2_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_3_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_4_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_5_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_6_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_7_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_i_8_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_n_3;
  wire icmp_ln878_4_fu_636_p2_carry_n_4;
  wire icmp_ln878_4_fu_636_p2_carry_n_5;
  wire icmp_ln878_4_fu_636_p2_carry_n_6;
  wire icmp_ln878_4_reg_926;
  wire icmp_ln878_4_reg_926_pp3_iter1_reg;
  wire icmp_ln878_4_reg_926_pp3_iter2_reg;
  wire icmp_ln878_4_reg_926_pp3_iter3_reg;
  wire icmp_ln878_4_reg_926_pp3_iter4_reg;
  wire icmp_ln878_5_fu_641_p2;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_1_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_2_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_3_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_4_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_5_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_6_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_7_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_i_8_n_3;
  wire icmp_ln878_5_fu_641_p2_carry__0_n_4;
  wire icmp_ln878_5_fu_641_p2_carry__0_n_5;
  wire icmp_ln878_5_fu_641_p2_carry__0_n_6;
  wire icmp_ln878_5_fu_641_p2_carry_i_1_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_2_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_3_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_4_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_5_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_6_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_7_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_i_8_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_n_3;
  wire icmp_ln878_5_fu_641_p2_carry_n_4;
  wire icmp_ln878_5_fu_641_p2_carry_n_5;
  wire icmp_ln878_5_fu_641_p2_carry_n_6;
  wire icmp_ln878_5_reg_930;
  wire \icmp_ln878_5_reg_930[0]_i_1_n_3 ;
  wire icmp_ln878_5_reg_930_pp3_iter1_reg;
  wire icmp_ln878_5_reg_930_pp3_iter2_reg;
  wire icmp_ln878_6_fu_696_p2_carry_i_1_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_2_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_3_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_4_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_5_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_6_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_7_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_i_8_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_n_3;
  wire icmp_ln878_6_fu_696_p2_carry_n_4;
  wire icmp_ln878_6_fu_696_p2_carry_n_5;
  wire icmp_ln878_6_fu_696_p2_carry_n_6;
  wire icmp_ln878_8_fu_724_p2_carry_i_1_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_2_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_3_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_4_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_5_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_6_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_7_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_i_8_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_n_3;
  wire icmp_ln878_8_fu_724_p2_carry_n_4;
  wire icmp_ln878_8_fu_724_p2_carry_n_5;
  wire icmp_ln878_8_fu_724_p2_carry_n_6;
  wire icmp_ln878_fu_532_p2;
  wire [15:0]icmp_ln878_fu_532_p2_carry__0_0;
  wire icmp_ln878_fu_532_p2_carry__0_i_10_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_1_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_2_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_3_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_4_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_5_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_6_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_7_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_8_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_i_9_n_3;
  wire icmp_ln878_fu_532_p2_carry__0_n_4;
  wire icmp_ln878_fu_532_p2_carry__0_n_5;
  wire icmp_ln878_fu_532_p2_carry__0_n_6;
  wire icmp_ln878_fu_532_p2_carry_i_10_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_11_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_12_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_13_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_1_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_2_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_3_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_4_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_5_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_6_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_7_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_8_n_3;
  wire icmp_ln878_fu_532_p2_carry_i_9_n_3;
  wire icmp_ln878_fu_532_p2_carry_n_3;
  wire icmp_ln878_fu_532_p2_carry_n_4;
  wire icmp_ln878_fu_532_p2_carry_n_5;
  wire icmp_ln878_fu_532_p2_carry_n_6;
  wire icmp_ln878_reg_873;
  wire \icmp_ln878_reg_873[0]_i_1_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_1_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_2_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_3_n_3 ;
  wire \icmp_ln882_reg_954[0]_i_4_n_3 ;
  wire icmp_ln882_reg_954_pp3_iter3_reg;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire \icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ;
  wire \icmp_ln882_reg_954_reg_n_3_[0] ;
  wire imgHelper1_cols_c_empty_n;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper1_rows_c_empty_n;
  wire imgHelper2_data_full_n;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_4_n_3 ;
  wire [7:0]max_V_3_fu_716_p3;
  wire [7:0]max_V_3_reg_968;
  wire max_V_3_reg_9680;
  wire [7:0]max_V_5_fu_742_p3;
  wire [7:0]max_V_7_fu_770_p3;
  wire [7:0]max_V_7_reg_986;
  wire max_V_7_reg_9860;
  wire \max_V_7_reg_986_reg[0]_0 ;
  wire \max_V_7_reg_986_reg[1]_0 ;
  wire \max_V_7_reg_986_reg[2]_0 ;
  wire \max_V_7_reg_986_reg[3]_0 ;
  wire \max_V_7_reg_986_reg[4]_0 ;
  wire \max_V_7_reg_986_reg[5]_0 ;
  wire \max_V_7_reg_986_reg[6]_0 ;
  wire \max_V_7_reg_986_reg[7]_0 ;
  wire op2_assign_fu_565_p2_carry__0_n_3;
  wire op2_assign_fu_565_p2_carry__0_n_4;
  wire op2_assign_fu_565_p2_carry__0_n_5;
  wire op2_assign_fu_565_p2_carry__0_n_6;
  wire op2_assign_fu_565_p2_carry__1_n_3;
  wire op2_assign_fu_565_p2_carry__1_n_4;
  wire op2_assign_fu_565_p2_carry__1_n_5;
  wire op2_assign_fu_565_p2_carry__1_n_6;
  wire op2_assign_fu_565_p2_carry__2_n_5;
  wire op2_assign_fu_565_p2_carry__2_n_6;
  wire op2_assign_fu_565_p2_carry_n_3;
  wire op2_assign_fu_565_p2_carry_n_4;
  wire op2_assign_fu_565_p2_carry_n_5;
  wire op2_assign_fu_565_p2_carry_n_6;
  wire [16:0]op2_assign_reg_885;
  wire \op2_assign_reg_885[0]_i_1_n_3 ;
  wire p_0_in2_in;
  wire [7:0]p_Val2_1_reg_412;
  wire p_Val2_1_reg_4120;
  wire p_Val2_1_reg_412_0;
  wire [7:7]p_Val2_2_reg_389;
  wire [7:0]p_Val2_s_reg_354;
  wire p_Val2_s_reg_3540;
  wire p_Val2_s_reg_354_1;
  wire \row_V_reg_318[0]_i_1_n_3 ;
  wire \row_V_reg_318[0]_i_3_n_3 ;
  wire [12:0]row_V_reg_318_reg;
  wire \row_V_reg_318_reg[0]_i_2_n_10 ;
  wire \row_V_reg_318_reg[0]_i_2_n_3 ;
  wire \row_V_reg_318_reg[0]_i_2_n_4 ;
  wire \row_V_reg_318_reg[0]_i_2_n_5 ;
  wire \row_V_reg_318_reg[0]_i_2_n_6 ;
  wire \row_V_reg_318_reg[0]_i_2_n_7 ;
  wire \row_V_reg_318_reg[0]_i_2_n_8 ;
  wire \row_V_reg_318_reg[0]_i_2_n_9 ;
  wire \row_V_reg_318_reg[12]_i_1_n_10 ;
  wire \row_V_reg_318_reg[4]_i_1_n_10 ;
  wire \row_V_reg_318_reg[4]_i_1_n_3 ;
  wire \row_V_reg_318_reg[4]_i_1_n_4 ;
  wire \row_V_reg_318_reg[4]_i_1_n_5 ;
  wire \row_V_reg_318_reg[4]_i_1_n_6 ;
  wire \row_V_reg_318_reg[4]_i_1_n_7 ;
  wire \row_V_reg_318_reg[4]_i_1_n_8 ;
  wire \row_V_reg_318_reg[4]_i_1_n_9 ;
  wire \row_V_reg_318_reg[8]_i_1_n_10 ;
  wire \row_V_reg_318_reg[8]_i_1_n_3 ;
  wire \row_V_reg_318_reg[8]_i_1_n_4 ;
  wire \row_V_reg_318_reg[8]_i_1_n_5 ;
  wire \row_V_reg_318_reg[8]_i_1_n_6 ;
  wire \row_V_reg_318_reg[8]_i_1_n_7 ;
  wire \row_V_reg_318_reg[8]_i_1_n_8 ;
  wire \row_V_reg_318_reg[8]_i_1_n_9 ;
  wire \row_ind_V_0_0_fu_92[0]_i_1_n_3 ;
  wire \row_ind_V_0_0_fu_92[1]_i_1_n_3 ;
  wire [1:0]row_ind_V_0_0_fu_92_reg;
  wire \row_ind_V_0_0_load_reg_850_reg_n_3_[0] ;
  wire \row_ind_V_0_0_load_reg_850_reg_n_3_[1] ;
  wire \row_ind_V_0_reg_306[0]_i_1_n_3 ;
  wire \row_ind_V_0_reg_306[1]_i_1_n_3 ;
  wire \row_ind_V_0_reg_306_reg_n_3_[0] ;
  wire \row_ind_V_0_reg_306_reg_n_3_[1] ;
  wire \row_ind_V_1_0_fu_96[0]_i_1_n_3 ;
  wire \row_ind_V_1_0_fu_96[1]_i_1_n_3 ;
  wire [1:0]row_ind_V_1_0_fu_96_reg;
  wire [1:0]row_ind_V_1_0_load_reg_855_reg;
  wire \row_ind_V_1_1_reg_295[0]_i_1_n_3 ;
  wire \row_ind_V_1_1_reg_295[1]_i_1_n_3 ;
  wire \row_ind_V_1_1_reg_295_reg_n_3_[0] ;
  wire \row_ind_V_1_1_reg_295_reg_n_3_[1] ;
  wire [1:0]row_ind_V_1_reg_251;
  wire \row_ind_V_1_reg_251[0]_i_1_n_3 ;
  wire \row_ind_V_1_reg_251[1]_i_1_n_3 ;
  wire \row_ind_V_2_0_fu_100[0]_i_1_n_3 ;
  wire \row_ind_V_2_0_fu_100[1]_i_1_n_3 ;
  wire [1:0]row_ind_V_2_0_fu_100_reg;
  wire [1:0]row_ind_V_2_0_load_reg_860_reg;
  wire row_ind_V_2_reg_285;
  wire \row_ind_V_2_reg_285[0]_i_1_n_3 ;
  wire \row_ind_V_2_reg_285[1]_i_2_n_3 ;
  wire \row_ind_V_2_reg_285[1]_i_3_n_3 ;
  wire \row_ind_V_2_reg_285_reg_n_3_[0] ;
  wire \row_ind_V_2_reg_285_reg_n_3_[1] ;
  wire [15:0]sel0;
  wire shiftReg_ce;
  wire [7:0]src_buf_V_0_0_reg_342;
  wire [7:0]src_buf_V_0_1_reg_963;
  wire src_buf_V_0_1_reg_9630;
  wire [7:0]src_buf_V_1_0_reg_400;
  wire [7:0]src_buf_V_1_1_reg_974;
  wire [7:7]src_buf_V_2_0_reg_424;
  wire \src_buf_V_2_0_reg_424_reg[7]_0 ;
  wire [7:7]src_buf_V_2_1_reg_979;
  wire start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n;
  wire [1:0]trunc_ln124_reg_907;
  wire [1:0]trunc_ln138_1_reg_916;
  wire [1:0]trunc_ln138_reg_911;
  wire we12;
  wire [11:1]zext_ln878_5_fu_632_p1;
  wire [3:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__6/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__7/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__8/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1616_reg_890_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln1616_reg_890_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln691_reg_868_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln691_reg_868_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_cmp_i_i127_i_fu_605_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i127_i_fu_605_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_col_V_1_reg_921_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_1_reg_921_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_i_col_V_0_reg_274_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_col_V_0_reg_274_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln878_10_fu_750_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_12_fu_778_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_1_fu_552_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_1_fu_552_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_600_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_600_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln878_3_fu_600_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_600_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_4_fu_636_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln878_4_fu_636_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_4_fu_636_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_5_fu_641_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_5_fu_641_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_6_fu_696_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_8_fu_724_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_532_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_532_p2_carry__0_O_UNCONNECTED;
  wire [2:2]NLW_op2_assign_fu_565_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_op2_assign_fu_565_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_row_V_reg_318_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_V_reg_318_reg[12]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(p_0_in2_in),
        .I2(max_V_7_reg_986[0]),
        .O(\max_V_7_reg_986_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(p_0_in2_in),
        .I2(max_V_7_reg_986[1]),
        .O(\max_V_7_reg_986_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(p_0_in2_in),
        .I2(max_V_7_reg_986[2]),
        .O(\max_V_7_reg_986_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(p_0_in2_in),
        .I2(max_V_7_reg_986[3]),
        .O(\max_V_7_reg_986_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(p_0_in2_in),
        .I2(max_V_7_reg_986[4]),
        .O(\max_V_7_reg_986_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(p_0_in2_in),
        .I2(max_V_7_reg_986[5]),
        .O(\max_V_7_reg_986_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(p_0_in2_in),
        .I2(max_V_7_reg_986[6]),
        .O(\max_V_7_reg_986_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000E2F0E200)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(src_buf_V_2_0_reg_424),
        .I1(\_inferred__8/i__carry_n_3 ),
        .I2(src_buf_V_2_1_reg_979),
        .I3(p_0_in2_in),
        .I4(\_inferred__7/i__carry_n_3 ),
        .I5(\icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ),
        .O(\src_buf_V_2_0_reg_424_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(imgHelper2_data_full_n),
        .I1(\ap_CS_fsm_reg[0]_0 [1]),
        .I2(ap_enable_reg_pp3_iter5_reg_n_3),
        .I3(icmp_ln882_reg_954_pp3_iter4_reg),
        .I4(ap_block_pp3_stage0_11001__0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(\_inferred__7/i__carry_n_3 ),
        .I1(p_0_in2_in),
        .I2(max_V_7_reg_986[7]),
        .O(\max_V_7_reg_986_reg[7]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_3 ,\_inferred__1/i__carry_n_4 ,\_inferred__1/i__carry_n_5 ,\_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({buf_V_1_U_n_25,buf_V_1_U_n_26,buf_V_1_U_n_27,buf_V_1_U_n_28}),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({buf_V_1_U_n_21,buf_V_1_U_n_22,buf_V_1_U_n_23,buf_V_1_U_n_24}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i__carry_n_3 ,\_inferred__2/i__carry_n_4 ,\_inferred__2/i__carry_n_5 ,\_inferred__2/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({buf_V_1_U_n_33,buf_V_1_U_n_34,buf_V_1_U_n_35,buf_V_1_U_n_36}),
        .O(\NLW__inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({buf_V_1_U_n_29,buf_V_1_U_n_30,buf_V_1_U_n_31,buf_V_1_U_n_32}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__3/i__carry_n_3 ,\_inferred__3/i__carry_n_4 ,\_inferred__3/i__carry_n_5 ,\_inferred__3/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__4_n_3,i__carry_i_2__4_n_3,i__carry_i_3__4_n_3,i__carry_i_4__4_n_3}),
        .O(\NLW__inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__4_n_3,i__carry_i_6__4_n_3,i__carry_i_7__4_n_3,i__carry_i_8__4_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_3 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__3_n_3,i__carry_i_2__3_n_3,i__carry_i_3__3_n_3,i__carry_i_4__3_n_3}),
        .O(\NLW__inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__3_n_3,i__carry_i_6__3_n_3,i__carry_i_7__3_n_3,i__carry_i_8__3_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__5/i__carry_n_3 ,\_inferred__5/i__carry_n_4 ,\_inferred__5/i__carry_n_5 ,\_inferred__5/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__2_n_3,i__carry_i_2__2_n_3,i__carry_i_3__2_n_3,i__carry_i_4__2_n_3}),
        .O(\NLW__inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__2_n_3,i__carry_i_6__2_n_3,i__carry_i_7__2_n_3,i__carry_i_8__2_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__6/i__carry_n_3 ,\_inferred__6/i__carry_n_4 ,\_inferred__6/i__carry_n_5 ,\_inferred__6/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__1_n_3,i__carry_i_2__1_n_3,i__carry_i_3__1_n_3,i__carry_i_4__1_n_3}),
        .O(\NLW__inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__1_n_3,i__carry_i_6__1_n_3,i__carry_i_7__1_n_3,i__carry_i_8__1_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__7/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__7/i__carry_n_3 ,\_inferred__7/i__carry_n_4 ,\_inferred__7/i__carry_n_5 ,\_inferred__7/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__5_n_3,i__carry_i_2__5_n_3,i__carry_i_3__5_n_3,i__carry_i_4__5_n_3}),
        .O(\NLW__inferred__7/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__5_n_3,i__carry_i_6__5_n_3,i__carry_i_7__5_n_3,i__carry_i_8__5_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \_inferred__8/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__8/i__carry_n_3 ,\_inferred__8/i__carry_n_4 ,\_inferred__8/i__carry_n_5 ,\_inferred__8/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__6_n_3,i__carry_i_2__6_n_3,i__carry_i_3__6_n_3,i__carry_i_4__6_n_3}),
        .O(\NLW__inferred__8/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__6_n_3,i__carry_i_6__6_n_3,i__carry_i_7__6_n_3,i__carry_i_8__6_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1616_reg_890[0]_i_1 
       (.I0(empty_reg_840[0]),
        .O(add_ln1616_fu_571_p2[0]));
  FDRE \add_ln1616_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[0]),
        .Q(add_ln1616_reg_890[0]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[10]),
        .Q(add_ln1616_reg_890[10]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[11]),
        .Q(add_ln1616_reg_890[11]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[12]),
        .Q(add_ln1616_reg_890[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[12]_i_1 
       (.CI(\add_ln1616_reg_890_reg[8]_i_1_n_3 ),
        .CO({\add_ln1616_reg_890_reg[12]_i_1_n_3 ,\add_ln1616_reg_890_reg[12]_i_1_n_4 ,\add_ln1616_reg_890_reg[12]_i_1_n_5 ,\add_ln1616_reg_890_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[12:9]),
        .S(empty_reg_840[12:9]));
  FDRE \add_ln1616_reg_890_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[13]),
        .Q(add_ln1616_reg_890[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[13]_i_1 
       (.CI(\add_ln1616_reg_890_reg[12]_i_1_n_3 ),
        .CO(\NLW_add_ln1616_reg_890_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1616_reg_890_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln1616_fu_571_p2[13]}),
        .S({1'b0,1'b0,1'b0,empty_reg_840[13]}));
  FDRE \add_ln1616_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[1]),
        .Q(add_ln1616_reg_890[1]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[2]),
        .Q(add_ln1616_reg_890[2]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[3]),
        .Q(add_ln1616_reg_890[3]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[4]),
        .Q(add_ln1616_reg_890[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1616_reg_890_reg[4]_i_1_n_3 ,\add_ln1616_reg_890_reg[4]_i_1_n_4 ,\add_ln1616_reg_890_reg[4]_i_1_n_5 ,\add_ln1616_reg_890_reg[4]_i_1_n_6 }),
        .CYINIT(empty_reg_840[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[4:1]),
        .S(empty_reg_840[4:1]));
  FDRE \add_ln1616_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[5]),
        .Q(add_ln1616_reg_890[5]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[6]),
        .Q(add_ln1616_reg_890[6]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[7]),
        .Q(add_ln1616_reg_890[7]),
        .R(1'b0));
  FDRE \add_ln1616_reg_890_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[8]),
        .Q(add_ln1616_reg_890[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_890_reg[8]_i_1 
       (.CI(\add_ln1616_reg_890_reg[4]_i_1_n_3 ),
        .CO({\add_ln1616_reg_890_reg[8]_i_1_n_3 ,\add_ln1616_reg_890_reg[8]_i_1_n_4 ,\add_ln1616_reg_890_reg[8]_i_1_n_5 ,\add_ln1616_reg_890_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_571_p2[8:5]),
        .S(empty_reg_840[8:5]));
  FDRE \add_ln1616_reg_890_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_571_p2[9]),
        .Q(add_ln1616_reg_890[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \add_ln691_reg_868[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln878_reg_873),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(imgHelper1_data_empty_n),
        .O(add_ln691_reg_8680));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_3 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[3]),
        .O(\add_ln691_reg_868[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_4 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[2]),
        .O(\add_ln691_reg_868[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[0]_i_5 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[1]),
        .O(\add_ln691_reg_868[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \add_ln691_reg_868[0]_i_6 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[0]),
        .O(\add_ln691_reg_868[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[12]_i_2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[12]),
        .O(\add_ln691_reg_868[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[7]),
        .O(\add_ln691_reg_868[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_3 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[6]),
        .O(\add_ln691_reg_868[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_4 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[5]),
        .O(\add_ln691_reg_868[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[4]_i_5 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[4]),
        .O(\add_ln691_reg_868[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_2 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[11]),
        .O(\add_ln691_reg_868[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_3 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[10]),
        .O(\add_ln691_reg_868[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_4 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[9]),
        .O(\add_ln691_reg_868[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_868[8]_i_5 
       (.I0(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[8]),
        .O(\add_ln691_reg_868[8]_i_5_n_3 ));
  FDRE \add_ln691_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2_n_10 ),
        .Q(add_ln691_reg_868_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\add_ln691_reg_868_reg[0]_i_2_n_3 ,\add_ln691_reg_868_reg[0]_i_2_n_4 ,\add_ln691_reg_868_reg[0]_i_2_n_5 ,\add_ln691_reg_868_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln691_reg_868_reg[0]_i_2_n_7 ,\add_ln691_reg_868_reg[0]_i_2_n_8 ,\add_ln691_reg_868_reg[0]_i_2_n_9 ,\add_ln691_reg_868_reg[0]_i_2_n_10 }),
        .S({\add_ln691_reg_868[0]_i_3_n_3 ,\add_ln691_reg_868[0]_i_4_n_3 ,\add_ln691_reg_868[0]_i_5_n_3 ,\add_ln691_reg_868[0]_i_6_n_3 }));
  FDRE \add_ln691_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1_n_8 ),
        .Q(add_ln691_reg_868_reg[10]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[11] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1_n_7 ),
        .Q(add_ln691_reg_868_reg[11]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[12] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[12]_i_1_n_10 ),
        .Q(add_ln691_reg_868_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[12]_i_1 
       (.CI(\add_ln691_reg_868_reg[8]_i_1_n_3 ),
        .CO(\NLW_add_ln691_reg_868_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln691_reg_868_reg[12]_i_1_O_UNCONNECTED [3:1],\add_ln691_reg_868_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\add_ln691_reg_868[12]_i_2_n_3 }));
  FDRE \add_ln691_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2_n_9 ),
        .Q(add_ln691_reg_868_reg[1]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2_n_8 ),
        .Q(add_ln691_reg_868_reg[2]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[0]_i_2_n_7 ),
        .Q(add_ln691_reg_868_reg[3]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1_n_10 ),
        .Q(add_ln691_reg_868_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[4]_i_1 
       (.CI(\add_ln691_reg_868_reg[0]_i_2_n_3 ),
        .CO({\add_ln691_reg_868_reg[4]_i_1_n_3 ,\add_ln691_reg_868_reg[4]_i_1_n_4 ,\add_ln691_reg_868_reg[4]_i_1_n_5 ,\add_ln691_reg_868_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_868_reg[4]_i_1_n_7 ,\add_ln691_reg_868_reg[4]_i_1_n_8 ,\add_ln691_reg_868_reg[4]_i_1_n_9 ,\add_ln691_reg_868_reg[4]_i_1_n_10 }),
        .S({\add_ln691_reg_868[4]_i_2_n_3 ,\add_ln691_reg_868[4]_i_3_n_3 ,\add_ln691_reg_868[4]_i_4_n_3 ,\add_ln691_reg_868[4]_i_5_n_3 }));
  FDRE \add_ln691_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1_n_9 ),
        .Q(add_ln691_reg_868_reg[5]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1_n_8 ),
        .Q(add_ln691_reg_868_reg[6]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[4]_i_1_n_7 ),
        .Q(add_ln691_reg_868_reg[7]),
        .R(1'b0));
  FDRE \add_ln691_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1_n_10 ),
        .Q(add_ln691_reg_868_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_868_reg[8]_i_1 
       (.CI(\add_ln691_reg_868_reg[4]_i_1_n_3 ),
        .CO({\add_ln691_reg_868_reg[8]_i_1_n_3 ,\add_ln691_reg_868_reg[8]_i_1_n_4 ,\add_ln691_reg_868_reg[8]_i_1_n_5 ,\add_ln691_reg_868_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_868_reg[8]_i_1_n_7 ,\add_ln691_reg_868_reg[8]_i_1_n_8 ,\add_ln691_reg_868_reg[8]_i_1_n_9 ,\add_ln691_reg_868_reg[8]_i_1_n_10 }),
        .S({\add_ln691_reg_868[8]_i_2_n_3 ,\add_ln691_reg_868[8]_i_3_n_3 ,\add_ln691_reg_868[8]_i_4_n_3 ,\add_ln691_reg_868[8]_i_5_n_3 }));
  FDRE \add_ln691_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(add_ln691_reg_8680),
        .D(\add_ln691_reg_868_reg[8]_i_1_n_9 ),
        .Q(add_ln691_reg_868_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F7FFF000000)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .I1(imgHelper1_rows_c_empty_n),
        .I2(imgHelper1_cols_c_empty_n),
        .I3(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg),
        .I4(\ap_CS_fsm_reg[0]_0 [1]),
        .I5(\ap_CS_fsm_reg[0]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hF444F4F4)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state9),
        .I3(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .I4(icmp_ln878_3_fu_600_p2),
        .O(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state2),
        .I3(row_ind_V_1_reg_251[0]),
        .I4(row_ind_V_1_reg_251[1]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55151111)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg[0]_0 [0]),
        .I1(\ap_CS_fsm_reg[0]_0 [1]),
        .I2(ap_CS_fsm_state1),
        .I3(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I4(\ap_CS_fsm[1]_i_2__1_n_3 ),
        .I5(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(icmp_ln878_3_fu_600_p2),
        .I1(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[1]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFAFAFABA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln878_fu_532_p2),
        .I4(ap_block_pp1_stage0_11001__0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(icmp_ln878_reg_873),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(imgHelper1_data_empty_n),
        .O(ap_block_pp1_stage0_11001__0));
  LUT6 #(
    .INIT(64'h2022222200000000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(icmp_ln878_fu_532_p2),
        .I2(imgHelper1_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_873),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_1_fu_552_p2),
        .I2(clear),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_1_fu_552_p2),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state16),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFFFFE0F0)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_enable_reg_pp3_iter3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter4_reg_n_3),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(clear),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln878_fu_532_p2),
        .I4(buf_V_1_U_n_4),
        .O(ap_enable_reg_pp1_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_fu_532_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_11001__0),
        .I5(ap_CS_fsm_state3),
        .O(ap_enable_reg_pp1_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A800A8A8A8A8)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter00),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(icmp_ln878_4_fu_636_p2),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(ap_enable_reg_pp3_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(ap_enable_reg_pp3_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter2),
        .O(ap_enable_reg_pp3_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp3_iter3_i_1
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter3),
        .O(ap_enable_reg_pp3_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp3_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter4_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter4_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter4_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp3_iter5_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_enable_reg_pp3_iter4_reg_n_3),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter5_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter5_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter5_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366[0]_i_1 
       (.I0(\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .I1(icmp_ln878_4_fu_636_p2),
        .I2(icmp_ln878_5_fu_641_p2),
        .O(ap_condition_414));
  FDRE \ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(ap_condition_414),
        .Q(ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_378[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(ap_condition_209));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_378[7]_i_2 
       (.I0(icmp_ln878_4_fu_636_p2),
        .I1(icmp_ln878_5_fu_641_p2),
        .O(ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_3780));
  FDRE \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_3780),
        .Q(ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_448),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_2_n_3 ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366),
        .O(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_2 
       (.I0(ap_phi_reg_pp3_iter1_arrayidx486_i181254_load_0_2_reg_366),
        .I1(icmp_ln878_5_reg_930),
        .I2(icmp_ln878_4_reg_926),
        .I3(\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .I4(imgHelper1_data_dout),
        .O(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378[7]_i_1 
       (.I0(ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_448),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_448),
        .O(\ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_378[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_448),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[7]_i_1 
       (.I0(ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366),
        .O(\ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378[7]_i_1 
       (.I0(ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_448),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[0]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[1]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[2]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[3]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[4]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[5]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[6]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2[7]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx486_i181254_load_0_2_reg_366),
        .I1(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4370),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448),
        .R(1'b0));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_33 buf_V_0_U
       (.CO(icmp_ln878_1_fu_552_p2),
        .DI({buf_V_0_U_n_15,buf_V_0_U_n_16,buf_V_0_U_n_17,buf_V_0_U_n_18}),
        .DOBDO(buf_V_0_q0),
        .Q(col_V_reg_330_pp3_iter1_reg),
        .S({buf_V_0_U_n_19,buf_V_0_U_n_20,buf_V_0_U_n_21,buf_V_0_U_n_22}),
        .\ap_CS_fsm_reg[8] (buf_V_0_U_n_12),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_1_fu_552_p2_carry__0(icmp_ln878_fu_532_p2_carry__0_0[15:8]),
        .icmp_ln878_4_reg_926(icmp_ln878_4_reg_926),
        .icmp_ln878_5_reg_930(icmp_ln878_5_reg_930),
        .\icmp_ln878_5_reg_930_reg[0] (buf_V_0_U_n_11),
        .icmp_ln882_reg_954_pp3_iter4_reg(icmp_ln882_reg_954_pp3_iter4_reg),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper2_data_full_n(imgHelper2_data_full_n),
        .out(i_col_V_0_reg_274_reg),
        .ram_reg(trunc_ln124_reg_907),
        .ram_reg_0({ap_CS_fsm_pp3_stage0,ap_CS_fsm_state7}),
        .ram_reg_1(\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .ram_reg_2(ap_enable_reg_pp3_iter5_reg_n_3),
        .ram_reg_3({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .\trunc_ln124_reg_907_reg[1] (buf_V_0_U_n_14));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_34 buf_V_1_U
       (.CO(\_inferred__2/i__carry_n_3 ),
        .D(max_V_3_fu_716_p3),
        .DI({buf_V_1_U_n_25,buf_V_1_U_n_26,buf_V_1_U_n_27,buf_V_1_U_n_28}),
        .DOBDO(buf_V_2_q0),
        .E(we12),
        .Q(col_V_reg_330_pp3_iter1_reg),
        .S({buf_V_1_U_n_21,buf_V_1_U_n_22,buf_V_1_U_n_23,buf_V_1_U_n_24}),
        .\_inferred__1/i__carry ({p_Val2_s_reg_354[6],p_Val2_s_reg_354[4],p_Val2_s_reg_354[2],p_Val2_s_reg_354[0]}),
        .\_inferred__1/i__carry_0 (i__carry_i_9_n_3),
        .\_inferred__1/i__carry_1 ({src_buf_V_0_0_reg_342[6],src_buf_V_0_0_reg_342[4],src_buf_V_0_0_reg_342[2],src_buf_V_0_0_reg_342[0]}),
        .\_inferred__2/i__carry ({src_buf_V_0_1_reg_963[6],src_buf_V_0_1_reg_963[4],src_buf_V_0_1_reg_963[2],src_buf_V_0_1_reg_963[0]}),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4),
        .ap_phi_mux_p_Val2_s_phi_fu_358_p4(ap_phi_mux_p_Val2_s_phi_fu_358_p4),
        .ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] (ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_2),
        .ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] (trunc_ln138_1_reg_916),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_4_reg_926_pp3_iter2_reg(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .icmp_ln878_5_reg_930_pp3_iter2_reg(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .icmp_ln878_reg_873(icmp_ln878_reg_873),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .internal_empty_n_reg(buf_V_1_U_n_4),
        .\max_V_3_reg_968_reg[7] (icmp_ln878_6_fu_696_p2_carry_n_3),
        .\max_V_3_reg_968_reg[7]_0 (\_inferred__1/i__carry_n_3 ),
        .ram_reg(trunc_ln124_reg_907),
        .ram_reg_0(buf_V_0_U_n_11),
        .ram_reg_1({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp1_stage0}),
        .ram_reg_2(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_3(buf_V_0_U_n_12),
        .ram_reg_4(buf_V_0_U_n_14),
        .ram_reg_5(\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .ram_reg_6({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ram_reg_7({\i_col_046_0_reg_262_reg_n_3_[11] ,\i_col_046_0_reg_262_reg_n_3_[10] ,\i_col_046_0_reg_262_reg_n_3_[9] ,\i_col_046_0_reg_262_reg_n_3_[8] ,\i_col_046_0_reg_262_reg_n_3_[7] ,\i_col_046_0_reg_262_reg_n_3_[6] ,\i_col_046_0_reg_262_reg_n_3_[5] ,\i_col_046_0_reg_262_reg_n_3_[4] ,\i_col_046_0_reg_262_reg_n_3_[3] ,\i_col_046_0_reg_262_reg_n_3_[2] ,\i_col_046_0_reg_262_reg_n_3_[1] ,\i_col_046_0_reg_262_reg_n_3_[0] }),
        .\src_buf_V_0_0_reg_342_reg[6] ({buf_V_1_U_n_29,buf_V_1_U_n_30,buf_V_1_U_n_31,buf_V_1_U_n_32}),
        .\src_buf_V_0_1_reg_963_reg[0] (trunc_ln138_reg_911),
        .\src_buf_V_0_1_reg_963_reg[6] ({buf_V_1_U_n_33,buf_V_1_U_n_34,buf_V_1_U_n_35,buf_V_1_U_n_36}),
        .\src_buf_V_0_1_reg_963_reg[7] (buf_V_0_q0));
  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_35 buf_V_2_U
       (.DIADI(DIADI),
        .DOBDO(buf_V_2_q0),
        .Q({\col_V_reg_330_reg_n_3_[11] ,\col_V_reg_330_reg_n_3_[10] ,\col_V_reg_330_reg_n_3_[9] ,\col_V_reg_330_reg_n_3_[8] ,\col_V_reg_330_reg_n_3_[7] ,\col_V_reg_330_reg_n_3_[6] ,\col_V_reg_330_reg_n_3_[5] ,\col_V_reg_330_reg_n_3_[4] ,\col_V_reg_330_reg_n_3_[3] ,\col_V_reg_330_reg_n_3_[2] ,\col_V_reg_330_reg_n_3_[1] ,\col_V_reg_330_reg_n_3_[0] }),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_4_reg_926(icmp_ln878_4_reg_926),
        .icmp_ln878_5_reg_930(icmp_ln878_5_reg_930),
        .ram_reg(col_V_reg_330_pp3_iter1_reg),
        .ram_reg_0(trunc_ln124_reg_907[1]),
        .ram_reg_1(ap_CS_fsm_pp3_stage0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i127_i_fu_605_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i127_i_fu_605_p2_carry_n_3,cmp_i_i127_i_fu_605_p2_carry_n_4,cmp_i_i127_i_fu_605_p2_carry_n_5,cmp_i_i127_i_fu_605_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i127_i_fu_605_p2_carry_i_1_n_3,cmp_i_i127_i_fu_605_p2_carry_i_2_n_3,cmp_i_i127_i_fu_605_p2_carry_i_3_n_3,cmp_i_i127_i_fu_605_p2_carry_i_4_n_3}),
        .O(NLW_cmp_i_i127_i_fu_605_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i127_i_fu_605_p2_carry_i_5_n_3,cmp_i_i127_i_fu_605_p2_carry_i_6_n_3,cmp_i_i127_i_fu_605_p2_carry_i_7_n_3,cmp_i_i127_i_fu_605_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i127_i_fu_605_p2_carry__0
       (.CI(cmp_i_i127_i_fu_605_p2_carry_n_3),
        .CO({cmp_i_i127_i_fu_605_p2,cmp_i_i127_i_fu_605_p2_carry__0_n_4,cmp_i_i127_i_fu_605_p2_carry__0_n_5,cmp_i_i127_i_fu_605_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i127_i_fu_605_p2_carry__0_i_1_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_2_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_3_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_4_n_3}),
        .O(NLW_cmp_i_i127_i_fu_605_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_i_i127_i_fu_605_p2_carry__0_i_5_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_6_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_7_n_3,cmp_i_i127_i_fu_605_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_1
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_2
       (.I0(row_V_reg_318_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(Q[10]),
        .I3(row_V_reg_318_reg[10]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(Q[8]),
        .I3(row_V_reg_318_reg[8]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_5
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_6
       (.I0(row_V_reg_318_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_7
       (.I0(Q[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(row_V_reg_318_reg[10]),
        .I3(Q[10]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry__0_i_8
       (.I0(Q[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(row_V_reg_318_reg[8]),
        .I3(Q[8]),
        .O(cmp_i_i127_i_fu_605_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry_i_1
       (.I0(Q[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(Q[6]),
        .I3(row_V_reg_318_reg[6]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry_i_2
       (.I0(Q[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(Q[4]),
        .I3(row_V_reg_318_reg[4]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry_i_3
       (.I0(Q[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(Q[2]),
        .I3(row_V_reg_318_reg[2]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i127_i_fu_605_p2_carry_i_4
       (.I0(Q[1]),
        .I1(row_V_reg_318_reg[1]),
        .I2(Q[0]),
        .I3(row_V_reg_318_reg[0]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry_i_5
       (.I0(Q[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(row_V_reg_318_reg[6]),
        .I3(Q[6]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry_i_6
       (.I0(Q[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(row_V_reg_318_reg[4]),
        .I3(Q[4]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry_i_7
       (.I0(Q[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(row_V_reg_318_reg[2]),
        .I3(Q[2]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_605_p2_carry_i_8
       (.I0(row_V_reg_318_reg[0]),
        .I1(Q[0]),
        .I2(row_V_reg_318_reg[1]),
        .I3(Q[1]),
        .O(cmp_i_i127_i_fu_605_p2_carry_i_8_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    \cmp_i_i127_i_reg_903[0]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln878_3_fu_600_p2),
        .I2(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .O(ap_enable_reg_pp3_iter00));
  FDRE \cmp_i_i127_i_reg_903_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(cmp_i_i127_i_fu_605_p2),
        .Q(\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[0]_i_2 
       (.I0(\col_V_reg_330_reg_n_3_[3] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[3]),
        .O(\col_V_1_reg_921[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[0]_i_3 
       (.I0(\col_V_reg_330_reg_n_3_[2] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[2]),
        .O(zext_ln878_5_fu_632_p1[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[0]_i_4 
       (.I0(\col_V_reg_330_reg_n_3_[1] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[1]),
        .O(\col_V_1_reg_921[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \col_V_1_reg_921[0]_i_5 
       (.I0(\col_V_reg_330_reg_n_3_[0] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[0]),
        .O(\col_V_1_reg_921[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[12]_i_2 
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[12]),
        .O(\col_V_1_reg_921[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[4]_i_2 
       (.I0(\col_V_reg_330_reg_n_3_[7] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[7]),
        .O(\col_V_1_reg_921[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[4]_i_3 
       (.I0(\col_V_reg_330_reg_n_3_[6] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[6]),
        .O(zext_ln878_5_fu_632_p1[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[4]_i_4 
       (.I0(\col_V_reg_330_reg_n_3_[5] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[5]),
        .O(\col_V_1_reg_921[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[4]_i_5 
       (.I0(\col_V_reg_330_reg_n_3_[4] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[4]),
        .O(zext_ln878_5_fu_632_p1[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[8]_i_2 
       (.I0(\col_V_reg_330_reg_n_3_[11] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[11]),
        .O(\col_V_1_reg_921[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[8]_i_3 
       (.I0(\col_V_reg_330_reg_n_3_[10] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[10]),
        .O(zext_ln878_5_fu_632_p1[10]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[8]_i_4 
       (.I0(\col_V_reg_330_reg_n_3_[9] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[9]),
        .O(\col_V_1_reg_921[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_921[8]_i_5 
       (.I0(\col_V_reg_330_reg_n_3_[8] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[8]),
        .O(zext_ln878_5_fu_632_p1[8]));
  FDRE \col_V_1_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[0]_i_1_n_10 ),
        .Q(col_V_1_reg_921_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_921_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\col_V_1_reg_921_reg[0]_i_1_n_3 ,\col_V_1_reg_921_reg[0]_i_1_n_4 ,\col_V_1_reg_921_reg[0]_i_1_n_5 ,\col_V_1_reg_921_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_1_reg_921_reg[0]_i_1_n_7 ,\col_V_1_reg_921_reg[0]_i_1_n_8 ,\col_V_1_reg_921_reg[0]_i_1_n_9 ,\col_V_1_reg_921_reg[0]_i_1_n_10 }),
        .S({\col_V_1_reg_921[0]_i_2_n_3 ,zext_ln878_5_fu_632_p1[2],\col_V_1_reg_921[0]_i_4_n_3 ,\col_V_1_reg_921[0]_i_5_n_3 }));
  FDRE \col_V_1_reg_921_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[8]_i_1_n_8 ),
        .Q(col_V_1_reg_921_reg[10]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[8]_i_1_n_7 ),
        .Q(col_V_1_reg_921_reg[11]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[12]_i_1_n_10 ),
        .Q(col_V_1_reg_921_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_921_reg[12]_i_1 
       (.CI(\col_V_1_reg_921_reg[8]_i_1_n_3 ),
        .CO(\NLW_col_V_1_reg_921_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_1_reg_921_reg[12]_i_1_O_UNCONNECTED [3:1],\col_V_1_reg_921_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\col_V_1_reg_921[12]_i_2_n_3 }));
  FDRE \col_V_1_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[0]_i_1_n_9 ),
        .Q(col_V_1_reg_921_reg[1]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[0]_i_1_n_8 ),
        .Q(col_V_1_reg_921_reg[2]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[0]_i_1_n_7 ),
        .Q(col_V_1_reg_921_reg[3]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[4]_i_1_n_10 ),
        .Q(col_V_1_reg_921_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_921_reg[4]_i_1 
       (.CI(\col_V_1_reg_921_reg[0]_i_1_n_3 ),
        .CO({\col_V_1_reg_921_reg[4]_i_1_n_3 ,\col_V_1_reg_921_reg[4]_i_1_n_4 ,\col_V_1_reg_921_reg[4]_i_1_n_5 ,\col_V_1_reg_921_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_921_reg[4]_i_1_n_7 ,\col_V_1_reg_921_reg[4]_i_1_n_8 ,\col_V_1_reg_921_reg[4]_i_1_n_9 ,\col_V_1_reg_921_reg[4]_i_1_n_10 }),
        .S({\col_V_1_reg_921[4]_i_2_n_3 ,zext_ln878_5_fu_632_p1[6],\col_V_1_reg_921[4]_i_4_n_3 ,zext_ln878_5_fu_632_p1[4]}));
  FDRE \col_V_1_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[4]_i_1_n_9 ),
        .Q(col_V_1_reg_921_reg[5]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[4]_i_1_n_8 ),
        .Q(col_V_1_reg_921_reg[6]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[4]_i_1_n_7 ),
        .Q(col_V_1_reg_921_reg[7]),
        .R(1'b0));
  FDRE \col_V_1_reg_921_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[8]_i_1_n_10 ),
        .Q(col_V_1_reg_921_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_921_reg[8]_i_1 
       (.CI(\col_V_1_reg_921_reg[4]_i_1_n_3 ),
        .CO({\col_V_1_reg_921_reg[8]_i_1_n_3 ,\col_V_1_reg_921_reg[8]_i_1_n_4 ,\col_V_1_reg_921_reg[8]_i_1_n_5 ,\col_V_1_reg_921_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_921_reg[8]_i_1_n_7 ,\col_V_1_reg_921_reg[8]_i_1_n_8 ,\col_V_1_reg_921_reg[8]_i_1_n_9 ,\col_V_1_reg_921_reg[8]_i_1_n_10 }),
        .S({\col_V_1_reg_921[8]_i_2_n_3 ,zext_ln878_5_fu_632_p1[10],\col_V_1_reg_921[8]_i_4_n_3 ,zext_ln878_5_fu_632_p1[8]}));
  FDRE \col_V_1_reg_921_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_209),
        .D(\col_V_1_reg_921_reg[8]_i_1_n_9 ),
        .Q(col_V_1_reg_921_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00BF000000000000)) 
    \col_V_reg_330[12]_i_1 
       (.I0(buf_V_0_U_n_12),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(icmp_ln878_4_reg_926),
        .I3(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .I4(icmp_ln878_3_fu_600_p2),
        .I5(ap_CS_fsm_state9),
        .O(col_V_reg_330));
  LUT4 #(
    .INIT(16'h4000)) 
    \col_V_reg_330[12]_i_2 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(icmp_ln878_4_reg_926),
        .O(col_V_reg_3300));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[0] ),
        .Q(col_V_reg_330_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[10] ),
        .Q(col_V_reg_330_pp3_iter1_reg[10]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[11] ),
        .Q(col_V_reg_330_pp3_iter1_reg[11]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[12] ),
        .Q(\col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[1] ),
        .Q(col_V_reg_330_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[2] ),
        .Q(col_V_reg_330_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[3] ),
        .Q(col_V_reg_330_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[4] ),
        .Q(col_V_reg_330_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[5] ),
        .Q(col_V_reg_330_pp3_iter1_reg[5]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[6] ),
        .Q(col_V_reg_330_pp3_iter1_reg[6]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[7] ),
        .Q(col_V_reg_330_pp3_iter1_reg[7]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[8] ),
        .Q(col_V_reg_330_pp3_iter1_reg[8]),
        .R(1'b0));
  FDRE \col_V_reg_330_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(\col_V_reg_330_reg_n_3_[9] ),
        .Q(col_V_reg_330_pp3_iter1_reg[9]),
        .R(1'b0));
  FDRE \col_V_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[0]),
        .Q(\col_V_reg_330_reg_n_3_[0] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[10]),
        .Q(\col_V_reg_330_reg_n_3_[10] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[11]),
        .Q(\col_V_reg_330_reg_n_3_[11] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[12]),
        .Q(\col_V_reg_330_reg_n_3_[12] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[1]),
        .Q(\col_V_reg_330_reg_n_3_[1] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[2]),
        .Q(\col_V_reg_330_reg_n_3_[2] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[3]),
        .Q(\col_V_reg_330_reg_n_3_[3] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[4]),
        .Q(\col_V_reg_330_reg_n_3_[4] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[5]),
        .Q(\col_V_reg_330_reg_n_3_[5] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[6]),
        .Q(\col_V_reg_330_reg_n_3_[6] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[7]),
        .Q(\col_V_reg_330_reg_n_3_[7] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[8]),
        .Q(\col_V_reg_330_reg_n_3_[8] ),
        .R(col_V_reg_330));
  FDRE \col_V_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_3300),
        .D(col_V_1_reg_921_reg[9]),
        .Q(\col_V_reg_330_reg_n_3_[9] ),
        .R(col_V_reg_330));
  FDRE \empty_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .Q(empty_reg_840[0]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .Q(empty_reg_840[10]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .Q(empty_reg_840[11]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .Q(empty_reg_840[12]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .Q(empty_reg_840[13]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .Q(empty_reg_840[1]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .Q(empty_reg_840[2]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .Q(empty_reg_840[3]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .Q(empty_reg_840[4]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .Q(empty_reg_840[5]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .Q(empty_reg_840[6]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .Q(empty_reg_840[7]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .Q(empty_reg_840[8]),
        .R(1'b0));
  FDRE \empty_reg_840_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .Q(empty_reg_840[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_i_1
       (.I0(erode_0_0_2160_3840_0_3_3_1_1_11_U0_p_src_cols_read),
        .I1(ap_CS_fsm_state9),
        .I2(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .I3(icmp_ln878_3_fu_600_p2),
        .I4(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_10
       (.I0(src_buf_V_1_0_reg_400[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[5]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_10__0
       (.I0(ap_enable_reg_pp3_iter5_reg_n_3),
        .I1(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_11
       (.I0(src_buf_V_1_0_reg_400[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[3]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_11__0
       (.I0(src_buf_V_1_1_reg_974[5]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[5]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_12
       (.I0(src_buf_V_1_0_reg_400[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[1]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_12__0
       (.I0(src_buf_V_1_1_reg_974[3]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[3]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_13
       (.I0(src_buf_V_1_1_reg_974[1]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[1]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]));
  LUT6 #(
    .INIT(64'h000E0E0EEE0E0E0E)) 
    i__carry_i_1__1
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .I2(p_Val2_2_reg_389),
        .I3(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5_reg_n_3),
        .I5(src_buf_V_2_0_reg_424),
        .O(i__carry_i_1__1_n_3));
  LUT6 #(
    .INIT(64'h000E0E0EEE0E0E0E)) 
    i__carry_i_1__2
       (.I0(max_V_5_fu_742_p3[7]),
        .I1(max_V_5_fu_742_p3[6]),
        .I2(p_Val2_2_reg_389),
        .I3(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5_reg_n_3),
        .I5(src_buf_V_2_0_reg_424),
        .O(i__carry_i_1__2_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    i__carry_i_1__3
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(p_Val2_1_reg_412[6]),
        .I3(src_buf_V_1_0_reg_400[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[6]),
        .O(i__carry_i_1__3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_1__4
       (.I0(max_V_3_reg_968[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(max_V_3_reg_968[6]),
        .I3(src_buf_V_1_0_reg_400[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[6]),
        .O(i__carry_i_1__4_n_3));
  LUT3 #(
    .INIT(8'h0E)) 
    i__carry_i_1__5
       (.I0(max_V_7_reg_986[7]),
        .I1(max_V_7_reg_986[6]),
        .I2(src_buf_V_2_1_reg_979),
        .O(i__carry_i_1__5_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__6
       (.I0(src_buf_V_2_0_reg_424),
        .I1(src_buf_V_2_1_reg_979),
        .O(i__carry_i_1__6_n_3));
  LUT6 #(
    .INIT(64'h000E0E0EEE0E0E0E)) 
    i__carry_i_2__1
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .I2(p_Val2_2_reg_389),
        .I3(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5_reg_n_3),
        .I5(src_buf_V_2_0_reg_424),
        .O(i__carry_i_2__1_n_3));
  LUT6 #(
    .INIT(64'h000E0E0EEE0E0E0E)) 
    i__carry_i_2__2
       (.I0(max_V_5_fu_742_p3[5]),
        .I1(max_V_5_fu_742_p3[4]),
        .I2(p_Val2_2_reg_389),
        .I3(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5_reg_n_3),
        .I5(src_buf_V_2_0_reg_424),
        .O(i__carry_i_2__2_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    i__carry_i_2__3
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(p_Val2_1_reg_412[4]),
        .I3(src_buf_V_1_0_reg_400[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[4]),
        .O(i__carry_i_2__3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_2__4
       (.I0(max_V_3_reg_968[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(max_V_3_reg_968[4]),
        .I3(src_buf_V_1_0_reg_400[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[4]),
        .O(i__carry_i_2__4_n_3));
  LUT3 #(
    .INIT(8'h0E)) 
    i__carry_i_2__5
       (.I0(max_V_7_reg_986[5]),
        .I1(max_V_7_reg_986[4]),
        .I2(src_buf_V_2_1_reg_979),
        .O(i__carry_i_2__5_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_2__6
       (.I0(src_buf_V_2_0_reg_424),
        .I1(src_buf_V_2_1_reg_979),
        .O(i__carry_i_2__6_n_3));
  LUT6 #(
    .INIT(64'h000E0E0EEE0E0E0E)) 
    i__carry_i_3__1
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .I2(p_Val2_2_reg_389),
        .I3(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5_reg_n_3),
        .I5(src_buf_V_2_0_reg_424),
        .O(i__carry_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h000E0E0EEE0E0E0E)) 
    i__carry_i_3__2
       (.I0(max_V_5_fu_742_p3[3]),
        .I1(max_V_5_fu_742_p3[2]),
        .I2(p_Val2_2_reg_389),
        .I3(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5_reg_n_3),
        .I5(src_buf_V_2_0_reg_424),
        .O(i__carry_i_3__2_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    i__carry_i_3__3
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(p_Val2_1_reg_412[2]),
        .I3(src_buf_V_1_0_reg_400[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[2]),
        .O(i__carry_i_3__3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_3__4
       (.I0(max_V_3_reg_968[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(max_V_3_reg_968[2]),
        .I3(src_buf_V_1_0_reg_400[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[2]),
        .O(i__carry_i_3__4_n_3));
  LUT3 #(
    .INIT(8'h0E)) 
    i__carry_i_3__5
       (.I0(max_V_7_reg_986[3]),
        .I1(max_V_7_reg_986[2]),
        .I2(src_buf_V_2_1_reg_979),
        .O(i__carry_i_3__5_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_3__6
       (.I0(src_buf_V_2_0_reg_424),
        .I1(src_buf_V_2_1_reg_979),
        .O(i__carry_i_3__6_n_3));
  LUT6 #(
    .INIT(64'h000E0E0EEE0E0E0E)) 
    i__carry_i_4__1
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .I2(p_Val2_2_reg_389),
        .I3(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5_reg_n_3),
        .I5(src_buf_V_2_0_reg_424),
        .O(i__carry_i_4__1_n_3));
  LUT6 #(
    .INIT(64'h000E0E0EEE0E0E0E)) 
    i__carry_i_4__2
       (.I0(max_V_5_fu_742_p3[1]),
        .I1(max_V_5_fu_742_p3[0]),
        .I2(p_Val2_2_reg_389),
        .I3(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5_reg_n_3),
        .I5(src_buf_V_2_0_reg_424),
        .O(i__carry_i_4__2_n_3));
  LUT6 #(
    .INIT(64'h222222B2BB2222B2)) 
    i__carry_i_4__3
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(p_Val2_1_reg_412[0]),
        .I3(src_buf_V_1_0_reg_400[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[0]),
        .O(i__carry_i_4__3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    i__carry_i_4__4
       (.I0(max_V_3_reg_968[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(max_V_3_reg_968[0]),
        .I3(src_buf_V_1_0_reg_400[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[0]),
        .O(i__carry_i_4__4_n_3));
  LUT3 #(
    .INIT(8'h0E)) 
    i__carry_i_4__5
       (.I0(max_V_7_reg_986[1]),
        .I1(max_V_7_reg_986[0]),
        .I2(src_buf_V_2_1_reg_979),
        .O(i__carry_i_4__5_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__6
       (.I0(src_buf_V_2_0_reg_424),
        .I1(src_buf_V_2_1_reg_979),
        .O(i__carry_i_4__6_n_3));
  LUT6 #(
    .INIT(64'hBF8000000000407F)) 
    i__carry_i_5__1
       (.I0(src_buf_V_2_0_reg_424),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .O(i__carry_i_5__1_n_3));
  LUT6 #(
    .INIT(64'hBF8000000000407F)) 
    i__carry_i_5__2
       (.I0(src_buf_V_2_0_reg_424),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389),
        .I4(max_V_5_fu_742_p3[6]),
        .I5(max_V_5_fu_742_p3[7]),
        .O(i__carry_i_5__2_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_5__3
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I2(p_Val2_1_reg_412[6]),
        .I3(src_buf_V_1_0_reg_400[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[6]),
        .O(i__carry_i_5__3_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__4
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I1(max_V_3_reg_968[7]),
        .I2(src_buf_V_1_0_reg_400[6]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[6]),
        .I5(max_V_3_reg_968[6]),
        .O(i__carry_i_5__4_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    i__carry_i_5__5
       (.I0(src_buf_V_2_1_reg_979),
        .I1(max_V_7_reg_986[6]),
        .I2(max_V_7_reg_986[7]),
        .O(i__carry_i_5__5_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__6
       (.I0(src_buf_V_2_1_reg_979),
        .I1(src_buf_V_2_0_reg_424),
        .O(i__carry_i_5__6_n_3));
  LUT6 #(
    .INIT(64'hBF8000000000407F)) 
    i__carry_i_6__1
       (.I0(src_buf_V_2_0_reg_424),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .O(i__carry_i_6__1_n_3));
  LUT6 #(
    .INIT(64'hBF8000000000407F)) 
    i__carry_i_6__2
       (.I0(src_buf_V_2_0_reg_424),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389),
        .I4(max_V_5_fu_742_p3[4]),
        .I5(max_V_5_fu_742_p3[5]),
        .O(i__carry_i_6__2_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_6__3
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I2(p_Val2_1_reg_412[4]),
        .I3(src_buf_V_1_0_reg_400[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[4]),
        .O(i__carry_i_6__3_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__4
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I1(max_V_3_reg_968[5]),
        .I2(src_buf_V_1_0_reg_400[4]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[4]),
        .I5(max_V_3_reg_968[4]),
        .O(i__carry_i_6__4_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    i__carry_i_6__5
       (.I0(src_buf_V_2_1_reg_979),
        .I1(max_V_7_reg_986[4]),
        .I2(max_V_7_reg_986[5]),
        .O(i__carry_i_6__5_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__6
       (.I0(src_buf_V_2_1_reg_979),
        .I1(src_buf_V_2_0_reg_424),
        .O(i__carry_i_6__6_n_3));
  LUT6 #(
    .INIT(64'hBF8000000000407F)) 
    i__carry_i_7__1
       (.I0(src_buf_V_2_0_reg_424),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .O(i__carry_i_7__1_n_3));
  LUT6 #(
    .INIT(64'hBF8000000000407F)) 
    i__carry_i_7__2
       (.I0(src_buf_V_2_0_reg_424),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389),
        .I4(max_V_5_fu_742_p3[2]),
        .I5(max_V_5_fu_742_p3[3]),
        .O(i__carry_i_7__2_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_7__3
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I2(p_Val2_1_reg_412[2]),
        .I3(src_buf_V_1_0_reg_400[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[2]),
        .O(i__carry_i_7__3_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__4
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I1(max_V_3_reg_968[3]),
        .I2(src_buf_V_1_0_reg_400[2]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[2]),
        .I5(max_V_3_reg_968[2]),
        .O(i__carry_i_7__4_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    i__carry_i_7__5
       (.I0(src_buf_V_2_1_reg_979),
        .I1(max_V_7_reg_986[2]),
        .I2(max_V_7_reg_986[3]),
        .O(i__carry_i_7__5_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__6
       (.I0(src_buf_V_2_1_reg_979),
        .I1(src_buf_V_2_0_reg_424),
        .O(i__carry_i_7__6_n_3));
  LUT6 #(
    .INIT(64'hBF8000000000407F)) 
    i__carry_i_8__1
       (.I0(src_buf_V_2_0_reg_424),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .O(i__carry_i_8__1_n_3));
  LUT6 #(
    .INIT(64'hBF8000000000407F)) 
    i__carry_i_8__2
       (.I0(src_buf_V_2_0_reg_424),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389),
        .I4(max_V_5_fu_742_p3[0]),
        .I5(max_V_5_fu_742_p3[1]),
        .O(i__carry_i_8__2_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    i__carry_i_8__3
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I2(p_Val2_1_reg_412[0]),
        .I3(src_buf_V_1_0_reg_400[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_1_reg_974[0]),
        .O(i__carry_i_8__3_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__4
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I1(max_V_3_reg_968[1]),
        .I2(src_buf_V_1_0_reg_400[0]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_1_reg_974[0]),
        .I5(max_V_3_reg_968[0]),
        .O(i__carry_i_8__4_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    i__carry_i_8__5
       (.I0(src_buf_V_2_1_reg_979),
        .I1(max_V_7_reg_986[0]),
        .I2(max_V_7_reg_986[1]),
        .O(i__carry_i_8__5_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__6
       (.I0(src_buf_V_2_1_reg_979),
        .I1(src_buf_V_2_0_reg_424),
        .O(i__carry_i_8__6_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_9
       (.I0(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .O(i__carry_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_9__0
       (.I0(src_buf_V_1_0_reg_400[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[7]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_9__1
       (.I0(src_buf_V_1_1_reg_974[7]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[7]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]));
  FDRE \i_col_046_0_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[0]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[10]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[11]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[12]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[1]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[2]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[3]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[4]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[5]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[6]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[7]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[8]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_868_reg[9]),
        .Q(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .R(ap_CS_fsm_state3));
  LUT2 #(
    .INIT(4'h8)) 
    \i_col_V_0_reg_274[0]_i_1 
       (.I0(icmp_ln878_1_fu_552_p2),
        .I1(ap_CS_fsm_state7),
        .O(ap_NS_fsm144_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_col_V_0_reg_274[0]_i_3 
       (.I0(i_col_V_0_reg_274_reg[0]),
        .O(\i_col_V_0_reg_274[0]_i_3_n_3 ));
  FDRE \i_col_V_0_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2_n_10 ),
        .Q(i_col_V_0_reg_274_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_col_V_0_reg_274_reg[0]_i_2_n_3 ,\i_col_V_0_reg_274_reg[0]_i_2_n_4 ,\i_col_V_0_reg_274_reg[0]_i_2_n_5 ,\i_col_V_0_reg_274_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_col_V_0_reg_274_reg[0]_i_2_n_7 ,\i_col_V_0_reg_274_reg[0]_i_2_n_8 ,\i_col_V_0_reg_274_reg[0]_i_2_n_9 ,\i_col_V_0_reg_274_reg[0]_i_2_n_10 }),
        .S({i_col_V_0_reg_274_reg[3:1],\i_col_V_0_reg_274[0]_i_3_n_3 }));
  FDRE \i_col_V_0_reg_274_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1_n_8 ),
        .Q(i_col_V_0_reg_274_reg[10]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1_n_7 ),
        .Q(i_col_V_0_reg_274_reg[11]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[12]_i_1_n_10 ),
        .Q(i_col_V_0_reg_274_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[12]_i_1 
       (.CI(\i_col_V_0_reg_274_reg[8]_i_1_n_3 ),
        .CO(\NLW_i_col_V_0_reg_274_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_col_V_0_reg_274_reg[12]_i_1_O_UNCONNECTED [3:1],\i_col_V_0_reg_274_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,i_col_V_0_reg_274_reg[12]}));
  FDRE \i_col_V_0_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2_n_9 ),
        .Q(i_col_V_0_reg_274_reg[1]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2_n_8 ),
        .Q(i_col_V_0_reg_274_reg[2]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[0]_i_2_n_7 ),
        .Q(i_col_V_0_reg_274_reg[3]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1_n_10 ),
        .Q(i_col_V_0_reg_274_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[4]_i_1 
       (.CI(\i_col_V_0_reg_274_reg[0]_i_2_n_3 ),
        .CO({\i_col_V_0_reg_274_reg[4]_i_1_n_3 ,\i_col_V_0_reg_274_reg[4]_i_1_n_4 ,\i_col_V_0_reg_274_reg[4]_i_1_n_5 ,\i_col_V_0_reg_274_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_274_reg[4]_i_1_n_7 ,\i_col_V_0_reg_274_reg[4]_i_1_n_8 ,\i_col_V_0_reg_274_reg[4]_i_1_n_9 ,\i_col_V_0_reg_274_reg[4]_i_1_n_10 }),
        .S(i_col_V_0_reg_274_reg[7:4]));
  FDRE \i_col_V_0_reg_274_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1_n_9 ),
        .Q(i_col_V_0_reg_274_reg[5]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1_n_8 ),
        .Q(i_col_V_0_reg_274_reg[6]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[4]_i_1_n_7 ),
        .Q(i_col_V_0_reg_274_reg[7]),
        .R(clear));
  FDRE \i_col_V_0_reg_274_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1_n_10 ),
        .Q(i_col_V_0_reg_274_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_274_reg[8]_i_1 
       (.CI(\i_col_V_0_reg_274_reg[4]_i_1_n_3 ),
        .CO({\i_col_V_0_reg_274_reg[8]_i_1_n_3 ,\i_col_V_0_reg_274_reg[8]_i_1_n_4 ,\i_col_V_0_reg_274_reg[8]_i_1_n_5 ,\i_col_V_0_reg_274_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_274_reg[8]_i_1_n_7 ,\i_col_V_0_reg_274_reg[8]_i_1_n_8 ,\i_col_V_0_reg_274_reg[8]_i_1_n_9 ,\i_col_V_0_reg_274_reg[8]_i_1_n_10 }),
        .S(i_col_V_0_reg_274_reg[11:8]));
  FDRE \i_col_V_0_reg_274_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm144_out),
        .D(\i_col_V_0_reg_274_reg[8]_i_1_n_9 ),
        .Q(i_col_V_0_reg_274_reg[9]),
        .R(clear));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_10_fu_750_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_10_fu_750_p2_carry_n_3,icmp_ln878_10_fu_750_p2_carry_n_4,icmp_ln878_10_fu_750_p2_carry_n_5,icmp_ln878_10_fu_750_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_10_fu_750_p2_carry_i_1_n_3,icmp_ln878_10_fu_750_p2_carry_i_2_n_3,icmp_ln878_10_fu_750_p2_carry_i_3_n_3,icmp_ln878_10_fu_750_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_10_fu_750_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_10_fu_750_p2_carry_i_5_n_3,icmp_ln878_10_fu_750_p2_carry_i_6_n_3,icmp_ln878_10_fu_750_p2_carry_i_7_n_3,icmp_ln878_10_fu_750_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln878_10_fu_750_p2_carry_i_1
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I1(max_V_5_fu_742_p3[6]),
        .I2(max_V_5_fu_742_p3[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln878_10_fu_750_p2_carry_i_2
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I1(max_V_5_fu_742_p3[4]),
        .I2(max_V_5_fu_742_p3[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln878_10_fu_750_p2_carry_i_3
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I1(max_V_5_fu_742_p3[2]),
        .I2(max_V_5_fu_742_p3[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln878_10_fu_750_p2_carry_i_4
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I1(max_V_5_fu_742_p3[0]),
        .I2(max_V_5_fu_742_p3[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln878_10_fu_750_p2_carry_i_5
       (.I0(max_V_5_fu_742_p3[6]),
        .I1(max_V_5_fu_742_p3[7]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln878_10_fu_750_p2_carry_i_6
       (.I0(max_V_5_fu_742_p3[4]),
        .I1(max_V_5_fu_742_p3[5]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln878_10_fu_750_p2_carry_i_7
       (.I0(max_V_5_fu_742_p3[2]),
        .I1(max_V_5_fu_742_p3[3]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln878_10_fu_750_p2_carry_i_8
       (.I0(max_V_5_fu_742_p3[0]),
        .I1(max_V_5_fu_742_p3[1]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .O(icmp_ln878_10_fu_750_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_12_fu_778_p2_carry
       (.CI(1'b0),
        .CO({p_0_in2_in,icmp_ln878_12_fu_778_p2_carry_n_4,icmp_ln878_12_fu_778_p2_carry_n_5,icmp_ln878_12_fu_778_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_12_fu_778_p2_carry_i_1_n_3,icmp_ln878_12_fu_778_p2_carry_i_2_n_3,icmp_ln878_12_fu_778_p2_carry_i_3_n_3,icmp_ln878_12_fu_778_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_12_fu_778_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_12_fu_778_p2_carry_i_5_n_3,icmp_ln878_12_fu_778_p2_carry_i_6_n_3,icmp_ln878_12_fu_778_p2_carry_i_7_n_3,icmp_ln878_12_fu_778_p2_carry_i_8_n_3}));
  LUT3 #(
    .INIT(8'h0E)) 
    icmp_ln878_12_fu_778_p2_carry_i_1
       (.I0(max_V_7_reg_986[7]),
        .I1(max_V_7_reg_986[6]),
        .I2(src_buf_V_2_0_reg_424),
        .O(icmp_ln878_12_fu_778_p2_carry_i_1_n_3));
  LUT3 #(
    .INIT(8'h0E)) 
    icmp_ln878_12_fu_778_p2_carry_i_2
       (.I0(max_V_7_reg_986[5]),
        .I1(max_V_7_reg_986[4]),
        .I2(src_buf_V_2_0_reg_424),
        .O(icmp_ln878_12_fu_778_p2_carry_i_2_n_3));
  LUT3 #(
    .INIT(8'h0E)) 
    icmp_ln878_12_fu_778_p2_carry_i_3
       (.I0(max_V_7_reg_986[3]),
        .I1(max_V_7_reg_986[2]),
        .I2(src_buf_V_2_0_reg_424),
        .O(icmp_ln878_12_fu_778_p2_carry_i_3_n_3));
  LUT3 #(
    .INIT(8'h0E)) 
    icmp_ln878_12_fu_778_p2_carry_i_4
       (.I0(max_V_7_reg_986[1]),
        .I1(max_V_7_reg_986[0]),
        .I2(src_buf_V_2_0_reg_424),
        .O(icmp_ln878_12_fu_778_p2_carry_i_4_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln878_12_fu_778_p2_carry_i_5
       (.I0(src_buf_V_2_0_reg_424),
        .I1(max_V_7_reg_986[6]),
        .I2(max_V_7_reg_986[7]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_5_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln878_12_fu_778_p2_carry_i_6
       (.I0(src_buf_V_2_0_reg_424),
        .I1(max_V_7_reg_986[4]),
        .I2(max_V_7_reg_986[5]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_6_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln878_12_fu_778_p2_carry_i_7
       (.I0(src_buf_V_2_0_reg_424),
        .I1(max_V_7_reg_986[2]),
        .I2(max_V_7_reg_986[3]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln878_12_fu_778_p2_carry_i_8
       (.I0(src_buf_V_2_0_reg_424),
        .I1(max_V_7_reg_986[0]),
        .I2(max_V_7_reg_986[1]),
        .O(icmp_ln878_12_fu_778_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_552_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_1_fu_552_p2_carry_n_3,icmp_ln878_1_fu_552_p2_carry_n_4,icmp_ln878_1_fu_552_p2_carry_n_5,icmp_ln878_1_fu_552_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_1_fu_552_p2_carry_i_1_n_3,icmp_ln878_1_fu_552_p2_carry_i_2_n_3,icmp_ln878_1_fu_552_p2_carry_i_3_n_3,icmp_ln878_1_fu_552_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_1_fu_552_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_1_fu_552_p2_carry_i_5_n_3,icmp_ln878_1_fu_552_p2_carry_i_6_n_3,icmp_ln878_1_fu_552_p2_carry_i_7_n_3,icmp_ln878_1_fu_552_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_552_p2_carry__0
       (.CI(icmp_ln878_1_fu_552_p2_carry_n_3),
        .CO({icmp_ln878_1_fu_552_p2,icmp_ln878_1_fu_552_p2_carry__0_n_4,icmp_ln878_1_fu_552_p2_carry__0_n_5,icmp_ln878_1_fu_552_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({buf_V_0_U_n_15,buf_V_0_U_n_16,buf_V_0_U_n_17,buf_V_0_U_n_18}),
        .O(NLW_icmp_ln878_1_fu_552_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({buf_V_0_U_n_19,buf_V_0_U_n_20,buf_V_0_U_n_21,buf_V_0_U_n_22}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry_i_1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I1(i_col_V_0_reg_274_reg[7]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I3(i_col_V_0_reg_274_reg[6]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry_i_2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I1(i_col_V_0_reg_274_reg[5]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I3(i_col_V_0_reg_274_reg[4]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry_i_3
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I1(i_col_V_0_reg_274_reg[3]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I3(i_col_V_0_reg_274_reg[2]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry_i_4
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I1(i_col_V_0_reg_274_reg[1]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .I3(i_col_V_0_reg_274_reg[0]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry_i_5
       (.I0(i_col_V_0_reg_274_reg[7]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I2(i_col_V_0_reg_274_reg[6]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry_i_6
       (.I0(i_col_V_0_reg_274_reg[5]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I2(i_col_V_0_reg_274_reg[4]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry_i_7
       (.I0(i_col_V_0_reg_274_reg[3]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I2(i_col_V_0_reg_274_reg[2]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry_i_8
       (.I0(i_col_V_0_reg_274_reg[1]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I2(i_col_V_0_reg_274_reg[0]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_1_fu_552_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln878_2_reg_895[0]_i_1 
       (.I0(\icmp_ln878_2_reg_895[0]_i_2_n_3 ),
        .I1(\icmp_ln878_2_reg_895[0]_i_3_n_3 ),
        .I2(\icmp_ln878_2_reg_895[0]_i_4_n_3 ),
        .I3(\icmp_ln878_2_reg_895[0]_i_5_n_3 ),
        .O(icmp_ln878_2_fu_586_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_895[0]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(\icmp_ln878_2_reg_895[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_895[0]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\icmp_ln878_2_reg_895[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_895[0]_i_4 
       (.I0(sel0[11]),
        .I1(sel0[10]),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .O(\icmp_ln878_2_reg_895[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_895[0]_i_5 
       (.I0(sel0[15]),
        .I1(sel0[14]),
        .I2(sel0[13]),
        .I3(sel0[12]),
        .O(\icmp_ln878_2_reg_895[0]_i_5_n_3 ));
  FDRE \icmp_ln878_2_reg_895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(icmp_ln878_2_fu_586_p2),
        .Q(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_600_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_3_fu_600_p2_carry_n_3,icmp_ln878_3_fu_600_p2_carry_n_4,icmp_ln878_3_fu_600_p2_carry_n_5,icmp_ln878_3_fu_600_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_3_fu_600_p2_carry_i_1_n_3,icmp_ln878_3_fu_600_p2_carry_i_2_n_3,icmp_ln878_3_fu_600_p2_carry_i_3_n_3,icmp_ln878_3_fu_600_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_3_fu_600_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_3_fu_600_p2_carry_i_5_n_3,icmp_ln878_3_fu_600_p2_carry_i_6_n_3,icmp_ln878_3_fu_600_p2_carry_i_7_n_3,icmp_ln878_3_fu_600_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_600_p2_carry__0
       (.CI(icmp_ln878_3_fu_600_p2_carry_n_3),
        .CO({icmp_ln878_3_fu_600_p2_carry__0_n_3,icmp_ln878_3_fu_600_p2_carry__0_n_4,icmp_ln878_3_fu_600_p2_carry__0_n_5,icmp_ln878_3_fu_600_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_3_fu_600_p2_carry__0_i_1_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_2_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_3_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_3_fu_600_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_3_fu_600_p2_carry__0_i_5_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_6_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_7_n_3,icmp_ln878_3_fu_600_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_1
       (.I0(op2_assign_reg_885[14]),
        .I1(op2_assign_reg_885[15]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_2
       (.I0(row_V_reg_318_reg[12]),
        .I1(op2_assign_reg_885[12]),
        .I2(op2_assign_reg_885[13]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_3
       (.I0(op2_assign_reg_885[11]),
        .I1(row_V_reg_318_reg[11]),
        .I2(op2_assign_reg_885[10]),
        .I3(row_V_reg_318_reg[10]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_4
       (.I0(op2_assign_reg_885[9]),
        .I1(row_V_reg_318_reg[9]),
        .I2(op2_assign_reg_885[8]),
        .I3(row_V_reg_318_reg[8]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_5
       (.I0(op2_assign_reg_885[15]),
        .I1(op2_assign_reg_885[14]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_6
       (.I0(row_V_reg_318_reg[12]),
        .I1(op2_assign_reg_885[12]),
        .I2(op2_assign_reg_885[13]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_7
       (.I0(row_V_reg_318_reg[11]),
        .I1(op2_assign_reg_885[11]),
        .I2(row_V_reg_318_reg[10]),
        .I3(op2_assign_reg_885[10]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry__0_i_8
       (.I0(row_V_reg_318_reg[9]),
        .I1(op2_assign_reg_885[9]),
        .I2(row_V_reg_318_reg[8]),
        .I3(op2_assign_reg_885[8]),
        .O(icmp_ln878_3_fu_600_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_600_p2_carry__1
       (.CI(icmp_ln878_3_fu_600_p2_carry__0_n_3),
        .CO({NLW_icmp_ln878_3_fu_600_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln878_3_fu_600_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_reg_885[16]}),
        .O(NLW_icmp_ln878_3_fu_600_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln878_3_fu_600_p2_carry__1_i_1_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln878_3_fu_600_p2_carry__1_i_1
       (.I0(op2_assign_reg_885[16]),
        .O(icmp_ln878_3_fu_600_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry_i_1
       (.I0(op2_assign_reg_885[7]),
        .I1(row_V_reg_318_reg[7]),
        .I2(op2_assign_reg_885[6]),
        .I3(row_V_reg_318_reg[6]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry_i_2
       (.I0(op2_assign_reg_885[5]),
        .I1(row_V_reg_318_reg[5]),
        .I2(op2_assign_reg_885[4]),
        .I3(row_V_reg_318_reg[4]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry_i_3
       (.I0(op2_assign_reg_885[3]),
        .I1(row_V_reg_318_reg[3]),
        .I2(op2_assign_reg_885[2]),
        .I3(row_V_reg_318_reg[2]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_600_p2_carry_i_4
       (.I0(op2_assign_reg_885[1]),
        .I1(row_V_reg_318_reg[1]),
        .I2(op2_assign_reg_885[0]),
        .I3(row_V_reg_318_reg[0]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry_i_5
       (.I0(row_V_reg_318_reg[7]),
        .I1(op2_assign_reg_885[7]),
        .I2(row_V_reg_318_reg[6]),
        .I3(op2_assign_reg_885[6]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry_i_6
       (.I0(row_V_reg_318_reg[5]),
        .I1(op2_assign_reg_885[5]),
        .I2(row_V_reg_318_reg[4]),
        .I3(op2_assign_reg_885[4]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry_i_7
       (.I0(row_V_reg_318_reg[3]),
        .I1(op2_assign_reg_885[3]),
        .I2(row_V_reg_318_reg[2]),
        .I3(op2_assign_reg_885[2]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_600_p2_carry_i_8
       (.I0(op2_assign_reg_885[0]),
        .I1(row_V_reg_318_reg[0]),
        .I2(row_V_reg_318_reg[1]),
        .I3(op2_assign_reg_885[1]),
        .O(icmp_ln878_3_fu_600_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_4_fu_636_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_4_fu_636_p2_carry_n_3,icmp_ln878_4_fu_636_p2_carry_n_4,icmp_ln878_4_fu_636_p2_carry_n_5,icmp_ln878_4_fu_636_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_4_fu_636_p2_carry_i_1_n_3,icmp_ln878_4_fu_636_p2_carry_i_2_n_3,icmp_ln878_4_fu_636_p2_carry_i_3_n_3,icmp_ln878_4_fu_636_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_4_fu_636_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_4_fu_636_p2_carry_i_5_n_3,icmp_ln878_4_fu_636_p2_carry_i_6_n_3,icmp_ln878_4_fu_636_p2_carry_i_7_n_3,icmp_ln878_4_fu_636_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_4_fu_636_p2_carry__0
       (.CI(icmp_ln878_4_fu_636_p2_carry_n_3),
        .CO({NLW_icmp_ln878_4_fu_636_p2_carry__0_CO_UNCONNECTED[3],icmp_ln878_4_fu_636_p2,icmp_ln878_4_fu_636_p2_carry__0_n_5,icmp_ln878_4_fu_636_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln878_4_fu_636_p2_carry__0_i_1_n_3,icmp_ln878_4_fu_636_p2_carry__0_i_2_n_3,icmp_ln878_4_fu_636_p2_carry__0_i_3_n_3}),
        .O(NLW_icmp_ln878_4_fu_636_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln878_4_fu_636_p2_carry__0_i_4_n_3,icmp_ln878_4_fu_636_p2_carry__0_i_5_n_3,icmp_ln878_4_fu_636_p2_carry__0_i_6_n_3}));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_1
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I2(col_V_1_reg_921_reg[12]),
        .I3(add_ln1616_reg_890[12]),
        .I4(add_ln1616_reg_890[13]),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_2
       (.I0(add_ln1616_reg_890[11]),
        .I1(zext_ln878_5_fu_632_p1[11]),
        .I2(add_ln1616_reg_890[10]),
        .I3(col_V_1_reg_921_reg[10]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[10] ),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_3
       (.I0(add_ln1616_reg_890[9]),
        .I1(zext_ln878_5_fu_632_p1[9]),
        .I2(add_ln1616_reg_890[8]),
        .I3(col_V_1_reg_921_reg[8]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[8] ),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_3_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_4
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I2(col_V_1_reg_921_reg[12]),
        .I3(add_ln1616_reg_890[12]),
        .I4(add_ln1616_reg_890[13]),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_4_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_5
       (.I0(zext_ln878_5_fu_632_p1[11]),
        .I1(add_ln1616_reg_890[11]),
        .I2(col_V_1_reg_921_reg[10]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[10] ),
        .I5(add_ln1616_reg_890[10]),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_5_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_6
       (.I0(zext_ln878_5_fu_632_p1[9]),
        .I1(add_ln1616_reg_890[9]),
        .I2(col_V_1_reg_921_reg[8]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[8] ),
        .I5(add_ln1616_reg_890[8]),
        .O(icmp_ln878_4_fu_636_p2_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_7
       (.I0(\col_V_reg_330_reg_n_3_[11] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[11]),
        .O(zext_ln878_5_fu_632_p1[11]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry__0_i_8
       (.I0(\col_V_reg_330_reg_n_3_[9] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[9]),
        .O(zext_ln878_5_fu_632_p1[9]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry_i_1
       (.I0(add_ln1616_reg_890[7]),
        .I1(zext_ln878_5_fu_632_p1[7]),
        .I2(add_ln1616_reg_890[6]),
        .I3(col_V_1_reg_921_reg[6]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[6] ),
        .O(icmp_ln878_4_fu_636_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_4_fu_636_p2_carry_i_10
       (.I0(icmp_ln878_4_reg_926),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(icmp_ln878_4_fu_636_p2_carry_i_10_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry_i_11
       (.I0(\col_V_reg_330_reg_n_3_[5] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[5]),
        .O(zext_ln878_5_fu_632_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry_i_12
       (.I0(\col_V_reg_330_reg_n_3_[3] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[3]),
        .O(zext_ln878_5_fu_632_p1[3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry_i_13
       (.I0(\col_V_reg_330_reg_n_3_[1] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[1]),
        .O(zext_ln878_5_fu_632_p1[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry_i_2
       (.I0(add_ln1616_reg_890[5]),
        .I1(zext_ln878_5_fu_632_p1[5]),
        .I2(add_ln1616_reg_890[4]),
        .I3(col_V_1_reg_921_reg[4]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[4] ),
        .O(icmp_ln878_4_fu_636_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_636_p2_carry_i_3
       (.I0(add_ln1616_reg_890[3]),
        .I1(zext_ln878_5_fu_632_p1[3]),
        .I2(add_ln1616_reg_890[2]),
        .I3(col_V_1_reg_921_reg[2]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[2] ),
        .O(icmp_ln878_4_fu_636_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_4_fu_636_p2_carry_i_4
       (.I0(add_ln1616_reg_890[1]),
        .I1(zext_ln878_5_fu_632_p1[1]),
        .I2(col_V_1_reg_921_reg[0]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(add_ln1616_reg_890[0]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry_i_5
       (.I0(zext_ln878_5_fu_632_p1[7]),
        .I1(add_ln1616_reg_890[7]),
        .I2(col_V_1_reg_921_reg[6]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[6] ),
        .I5(add_ln1616_reg_890[6]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry_i_6
       (.I0(zext_ln878_5_fu_632_p1[5]),
        .I1(add_ln1616_reg_890[5]),
        .I2(col_V_1_reg_921_reg[4]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[4] ),
        .I5(add_ln1616_reg_890[4]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry_i_7
       (.I0(zext_ln878_5_fu_632_p1[3]),
        .I1(add_ln1616_reg_890[3]),
        .I2(col_V_1_reg_921_reg[2]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[2] ),
        .I5(add_ln1616_reg_890[2]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_636_p2_carry_i_8
       (.I0(zext_ln878_5_fu_632_p1[1]),
        .I1(add_ln1616_reg_890[1]),
        .I2(col_V_1_reg_921_reg[0]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(add_ln1616_reg_890[0]),
        .O(icmp_ln878_4_fu_636_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_636_p2_carry_i_9
       (.I0(\col_V_reg_330_reg_n_3_[7] ),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(col_V_1_reg_921_reg[7]),
        .O(zext_ln878_5_fu_632_p1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln878_4_reg_926[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(col_V_reg_330_pp3_iter1_reg0));
  FDRE \icmp_ln878_4_reg_926_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_4_reg_926),
        .Q(icmp_ln878_4_reg_926_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_926_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_926_pp3_iter1_reg),
        .Q(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_926_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .Q(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_926_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .Q(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_4_fu_636_p2),
        .Q(icmp_ln878_4_reg_926),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_5_fu_641_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_5_fu_641_p2_carry_n_3,icmp_ln878_5_fu_641_p2_carry_n_4,icmp_ln878_5_fu_641_p2_carry_n_5,icmp_ln878_5_fu_641_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_5_fu_641_p2_carry_i_1_n_3,icmp_ln878_5_fu_641_p2_carry_i_2_n_3,icmp_ln878_5_fu_641_p2_carry_i_3_n_3,icmp_ln878_5_fu_641_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_5_fu_641_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_5_fu_641_p2_carry_i_5_n_3,icmp_ln878_5_fu_641_p2_carry_i_6_n_3,icmp_ln878_5_fu_641_p2_carry_i_7_n_3,icmp_ln878_5_fu_641_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_5_fu_641_p2_carry__0
       (.CI(icmp_ln878_5_fu_641_p2_carry_n_3),
        .CO({icmp_ln878_5_fu_641_p2,icmp_ln878_5_fu_641_p2_carry__0_n_4,icmp_ln878_5_fu_641_p2_carry__0_n_5,icmp_ln878_5_fu_641_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_5_fu_641_p2_carry__0_i_1_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_2_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_3_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_5_fu_641_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_5_fu_641_p2_carry__0_i_5_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_6_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_7_n_3,icmp_ln878_5_fu_641_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_2
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I2(col_V_1_reg_921_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_3
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I1(zext_ln878_5_fu_632_p1[11]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .I3(col_V_1_reg_921_reg[10]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[10] ),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_4
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I1(zext_ln878_5_fu_632_p1[9]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .I3(col_V_1_reg_921_reg[8]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[8] ),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_5
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_6
       (.I0(\col_V_reg_330_reg_n_3_[12] ),
        .I1(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I2(col_V_1_reg_921_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_6_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_7
       (.I0(zext_ln878_5_fu_632_p1[11]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I2(col_V_1_reg_921_reg[10]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[10] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_7_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry__0_i_8
       (.I0(zext_ln878_5_fu_632_p1[9]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I2(col_V_1_reg_921_reg[8]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[8] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .O(icmp_ln878_5_fu_641_p2_carry__0_i_8_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry_i_1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I1(zext_ln878_5_fu_632_p1[7]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I3(col_V_1_reg_921_reg[6]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[6] ),
        .O(icmp_ln878_5_fu_641_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry_i_2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I1(zext_ln878_5_fu_632_p1[5]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I3(col_V_1_reg_921_reg[4]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[4] ),
        .O(icmp_ln878_5_fu_641_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_641_p2_carry_i_3
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I1(zext_ln878_5_fu_632_p1[3]),
        .I2(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I3(col_V_1_reg_921_reg[2]),
        .I4(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I5(\col_V_reg_330_reg_n_3_[2] ),
        .O(icmp_ln878_5_fu_641_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_5_fu_641_p2_carry_i_4
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I1(zext_ln878_5_fu_632_p1[1]),
        .I2(col_V_1_reg_921_reg[0]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry_i_5
       (.I0(zext_ln878_5_fu_632_p1[7]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I2(col_V_1_reg_921_reg[6]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[6] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry_i_6
       (.I0(zext_ln878_5_fu_632_p1[5]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I2(col_V_1_reg_921_reg[4]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[4] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry_i_7
       (.I0(zext_ln878_5_fu_632_p1[3]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I2(col_V_1_reg_921_reg[2]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[2] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_641_p2_carry_i_8
       (.I0(zext_ln878_5_fu_632_p1[1]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I2(col_V_1_reg_921_reg[0]),
        .I3(icmp_ln878_4_fu_636_p2_carry_i_10_n_3),
        .I4(\col_V_reg_330_reg_n_3_[0] ),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_5_fu_641_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln878_5_reg_930[0]_i_1 
       (.I0(icmp_ln878_5_fu_641_p2),
        .I1(icmp_ln878_4_fu_636_p2),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(icmp_ln878_5_reg_930),
        .O(\icmp_ln878_5_reg_930[0]_i_1_n_3 ));
  FDRE \icmp_ln878_5_reg_930_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_330_pp3_iter1_reg0),
        .D(icmp_ln878_5_reg_930),
        .Q(icmp_ln878_5_reg_930_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_930_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_5_reg_930_pp3_iter1_reg),
        .Q(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_5_reg_930[0]_i_1_n_3 ),
        .Q(icmp_ln878_5_reg_930),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_6_fu_696_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_6_fu_696_p2_carry_n_3,icmp_ln878_6_fu_696_p2_carry_n_4,icmp_ln878_6_fu_696_p2_carry_n_5,icmp_ln878_6_fu_696_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_6_fu_696_p2_carry_i_1_n_3,icmp_ln878_6_fu_696_p2_carry_i_2_n_3,icmp_ln878_6_fu_696_p2_carry_i_3_n_3,icmp_ln878_6_fu_696_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_6_fu_696_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_6_fu_696_p2_carry_i_5_n_3,icmp_ln878_6_fu_696_p2_carry_i_6_n_3,icmp_ln878_6_fu_696_p2_carry_i_7_n_3,icmp_ln878_6_fu_696_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln878_6_fu_696_p2_carry_i_1
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I2(p_Val2_s_reg_354[6]),
        .I3(src_buf_V_0_1_reg_963[6]),
        .I4(i__carry_i_9_n_3),
        .I5(src_buf_V_0_0_reg_342[6]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln878_6_fu_696_p2_carry_i_2
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I2(p_Val2_s_reg_354[4]),
        .I3(src_buf_V_0_1_reg_963[4]),
        .I4(i__carry_i_9_n_3),
        .I5(src_buf_V_0_0_reg_342[4]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln878_6_fu_696_p2_carry_i_3
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I2(p_Val2_s_reg_354[2]),
        .I3(src_buf_V_0_1_reg_963[2]),
        .I4(i__carry_i_9_n_3),
        .I5(src_buf_V_0_0_reg_342[2]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln878_6_fu_696_p2_carry_i_4
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I2(p_Val2_s_reg_354[0]),
        .I3(src_buf_V_0_1_reg_963[0]),
        .I4(i__carry_i_9_n_3),
        .I5(src_buf_V_0_0_reg_342[0]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln878_6_fu_696_p2_carry_i_5
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I2(src_buf_V_0_1_reg_963[6]),
        .I3(src_buf_V_0_0_reg_342[6]),
        .I4(i__carry_i_9_n_3),
        .I5(p_Val2_s_reg_354[6]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln878_6_fu_696_p2_carry_i_6
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I2(src_buf_V_0_1_reg_963[4]),
        .I3(src_buf_V_0_0_reg_342[4]),
        .I4(i__carry_i_9_n_3),
        .I5(p_Val2_s_reg_354[4]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln878_6_fu_696_p2_carry_i_7
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I2(src_buf_V_0_1_reg_963[2]),
        .I3(src_buf_V_0_0_reg_342[2]),
        .I4(i__carry_i_9_n_3),
        .I5(p_Val2_s_reg_354[2]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h9900900900999009)) 
    icmp_ln878_6_fu_696_p2_carry_i_8
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I2(src_buf_V_0_1_reg_963[0]),
        .I3(src_buf_V_0_0_reg_342[0]),
        .I4(i__carry_i_9_n_3),
        .I5(p_Val2_s_reg_354[0]),
        .O(icmp_ln878_6_fu_696_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_8_fu_724_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_8_fu_724_p2_carry_n_3,icmp_ln878_8_fu_724_p2_carry_n_4,icmp_ln878_8_fu_724_p2_carry_n_5,icmp_ln878_8_fu_724_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_8_fu_724_p2_carry_i_1_n_3,icmp_ln878_8_fu_724_p2_carry_i_2_n_3,icmp_ln878_8_fu_724_p2_carry_i_3_n_3,icmp_ln878_8_fu_724_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_8_fu_724_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_8_fu_724_p2_carry_i_5_n_3,icmp_ln878_8_fu_724_p2_carry_i_6_n_3,icmp_ln878_8_fu_724_p2_carry_i_7_n_3,icmp_ln878_8_fu_724_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_8_fu_724_p2_carry_i_1
       (.I0(max_V_3_reg_968[7]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I2(max_V_3_reg_968[6]),
        .I3(p_Val2_1_reg_412[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[6]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_8_fu_724_p2_carry_i_2
       (.I0(max_V_3_reg_968[5]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I2(max_V_3_reg_968[4]),
        .I3(p_Val2_1_reg_412[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[4]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_8_fu_724_p2_carry_i_3
       (.I0(max_V_3_reg_968[3]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I2(max_V_3_reg_968[2]),
        .I3(p_Val2_1_reg_412[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[2]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_8_fu_724_p2_carry_i_4
       (.I0(max_V_3_reg_968[1]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I2(max_V_3_reg_968[0]),
        .I3(p_Val2_1_reg_412[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I5(src_buf_V_1_0_reg_400[0]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_8_fu_724_p2_carry_i_5
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I1(max_V_3_reg_968[7]),
        .I2(p_Val2_1_reg_412[6]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[6]),
        .I5(max_V_3_reg_968[6]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_8_fu_724_p2_carry_i_6
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I1(max_V_3_reg_968[5]),
        .I2(p_Val2_1_reg_412[4]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[4]),
        .I5(max_V_3_reg_968[4]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_8_fu_724_p2_carry_i_7
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I1(max_V_3_reg_968[3]),
        .I2(p_Val2_1_reg_412[2]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[2]),
        .I5(max_V_3_reg_968[2]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_8_fu_724_p2_carry_i_8
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I1(max_V_3_reg_968[1]),
        .I2(p_Val2_1_reg_412[0]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_393_p41__0),
        .I4(src_buf_V_1_0_reg_400[0]),
        .I5(max_V_3_reg_968[0]),
        .O(icmp_ln878_8_fu_724_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_532_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_fu_532_p2_carry_n_3,icmp_ln878_fu_532_p2_carry_n_4,icmp_ln878_fu_532_p2_carry_n_5,icmp_ln878_fu_532_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_532_p2_carry_i_1_n_3,icmp_ln878_fu_532_p2_carry_i_2_n_3,icmp_ln878_fu_532_p2_carry_i_3_n_3,icmp_ln878_fu_532_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_fu_532_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_532_p2_carry_i_5_n_3,icmp_ln878_fu_532_p2_carry_i_6_n_3,icmp_ln878_fu_532_p2_carry_i_7_n_3,icmp_ln878_fu_532_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_532_p2_carry__0
       (.CI(icmp_ln878_fu_532_p2_carry_n_3),
        .CO({icmp_ln878_fu_532_p2,icmp_ln878_fu_532_p2_carry__0_n_4,icmp_ln878_fu_532_p2_carry__0_n_5,icmp_ln878_fu_532_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_532_p2_carry__0_i_1_n_3,icmp_ln878_fu_532_p2_carry__0_i_2_n_3,icmp_ln878_fu_532_p2_carry__0_i_3_n_3,icmp_ln878_fu_532_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_fu_532_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_532_p2_carry__0_i_5_n_3,icmp_ln878_fu_532_p2_carry__0_i_6_n_3,icmp_ln878_fu_532_p2_carry__0_i_7_n_3,icmp_ln878_fu_532_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_fu_532_p2_carry__0_i_1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry__0_i_10
       (.I0(\i_col_046_0_reg_262_reg_n_3_[8] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[8]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_10_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_fu_532_p2_carry__0_i_2
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I2(add_ln691_reg_868_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry__0_i_3
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .I1(icmp_ln878_fu_532_p2_carry__0_i_9_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I4(add_ln691_reg_868_reg[11]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry__0_i_4
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .I1(icmp_ln878_fu_532_p2_carry__0_i_10_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I4(add_ln691_reg_868_reg[9]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_fu_532_p2_carry__0_i_5
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[14]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_fu_532_p2_carry__0_i_6
       (.I0(\i_col_046_0_reg_262_reg_n_3_[12] ),
        .I1(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I2(add_ln691_reg_868_reg[12]),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_532_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_6_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry__0_i_7
       (.I0(add_ln691_reg_868_reg[11]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[11] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[11]),
        .I4(icmp_ln878_fu_532_p2_carry__0_i_9_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[10]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_7_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry__0_i_8
       (.I0(add_ln691_reg_868_reg[9]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[9] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[9]),
        .I4(icmp_ln878_fu_532_p2_carry__0_i_10_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[8]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_8_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry__0_i_9
       (.I0(\i_col_046_0_reg_262_reg_n_3_[10] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[10]),
        .O(icmp_ln878_fu_532_p2_carry__0_i_9_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_1
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .I1(icmp_ln878_fu_532_p2_carry_i_9_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I4(add_ln691_reg_868_reg[7]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .O(icmp_ln878_fu_532_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_fu_532_p2_carry_i_10
       (.I0(icmp_ln878_reg_873),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(icmp_ln878_fu_532_p2_carry_i_10_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_11
       (.I0(\i_col_046_0_reg_262_reg_n_3_[4] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[4]),
        .O(icmp_ln878_fu_532_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_12
       (.I0(\i_col_046_0_reg_262_reg_n_3_[2] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[2]),
        .O(icmp_ln878_fu_532_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h1555D555)) 
    icmp_ln878_fu_532_p2_carry_i_13
       (.I0(\i_col_046_0_reg_262_reg_n_3_[0] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[0]),
        .O(icmp_ln878_fu_532_p2_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_2
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .I1(icmp_ln878_fu_532_p2_carry_i_11_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I4(add_ln691_reg_868_reg[5]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .O(icmp_ln878_fu_532_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_532_p2_carry_i_3
       (.I0(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .I1(icmp_ln878_fu_532_p2_carry_i_12_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I4(add_ln691_reg_868_reg[3]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .O(icmp_ln878_fu_532_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    icmp_ln878_fu_532_p2_carry_i_4
       (.I0(icmp_ln878_fu_532_p2_carry_i_13_n_3),
        .I1(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .I2(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I3(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I4(add_ln691_reg_868_reg[1]),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .O(icmp_ln878_fu_532_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_5
       (.I0(add_ln691_reg_868_reg[7]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[7] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[7]),
        .I4(icmp_ln878_fu_532_p2_carry_i_9_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[6]),
        .O(icmp_ln878_fu_532_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_6
       (.I0(add_ln691_reg_868_reg[5]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[5] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[5]),
        .I4(icmp_ln878_fu_532_p2_carry_i_11_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[4]),
        .O(icmp_ln878_fu_532_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_532_p2_carry_i_7
       (.I0(add_ln691_reg_868_reg[3]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[3] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[3]),
        .I4(icmp_ln878_fu_532_p2_carry_i_12_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[2]),
        .O(icmp_ln878_fu_532_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    icmp_ln878_fu_532_p2_carry_i_8
       (.I0(add_ln691_reg_868_reg[1]),
        .I1(icmp_ln878_fu_532_p2_carry_i_10_n_3),
        .I2(\i_col_046_0_reg_262_reg_n_3_[1] ),
        .I3(icmp_ln878_fu_532_p2_carry__0_0[1]),
        .I4(icmp_ln878_fu_532_p2_carry_i_13_n_3),
        .I5(icmp_ln878_fu_532_p2_carry__0_0[0]),
        .O(icmp_ln878_fu_532_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_532_p2_carry_i_9
       (.I0(\i_col_046_0_reg_262_reg_n_3_[6] ),
        .I1(icmp_ln878_reg_873),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_868_reg[6]),
        .O(icmp_ln878_fu_532_p2_carry_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFF040F0)) 
    \icmp_ln878_reg_873[0]_i_1 
       (.I0(imgHelper1_data_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_reg_873),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln878_fu_532_p2),
        .O(\icmp_ln878_reg_873[0]_i_1_n_3 ));
  FDRE \icmp_ln878_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_873[0]_i_1_n_3 ),
        .Q(icmp_ln878_reg_873),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB0A)) 
    \icmp_ln882_reg_954[0]_i_1 
       (.I0(\icmp_ln882_reg_954[0]_i_2_n_3 ),
        .I1(icmp_ln878_4_reg_926_pp3_iter1_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .O(\icmp_ln882_reg_954[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln882_reg_954[0]_i_2 
       (.I0(\icmp_ln882_reg_954[0]_i_3_n_3 ),
        .I1(col_V_reg_330_pp3_iter1_reg[1]),
        .I2(col_V_reg_330_pp3_iter1_reg[0]),
        .I3(col_V_reg_330_pp3_iter1_reg[3]),
        .I4(col_V_reg_330_pp3_iter1_reg[2]),
        .I5(\icmp_ln882_reg_954[0]_i_4_n_3 ),
        .O(\icmp_ln882_reg_954[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln882_reg_954[0]_i_3 
       (.I0(col_V_reg_330_pp3_iter1_reg[7]),
        .I1(col_V_reg_330_pp3_iter1_reg[6]),
        .I2(col_V_reg_330_pp3_iter1_reg[5]),
        .I3(col_V_reg_330_pp3_iter1_reg[4]),
        .O(\icmp_ln882_reg_954[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln882_reg_954[0]_i_4 
       (.I0(col_V_reg_330_pp3_iter1_reg[8]),
        .I1(col_V_reg_330_pp3_iter1_reg[9]),
        .I2(col_V_reg_330_pp3_iter1_reg[10]),
        .I3(col_V_reg_330_pp3_iter1_reg[11]),
        .I4(\col_V_reg_330_pp3_iter1_reg_reg_n_3_[12] ),
        .I5(icmp_ln878_4_reg_926_pp3_iter1_reg),
        .O(\icmp_ln882_reg_954[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln882_reg_954_pp3_iter3_reg[0]_i_1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .O(ap_block_pp3_stage0_subdone));
  FDRE \icmp_ln882_reg_954_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .Q(icmp_ln882_reg_954_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln882_reg_954_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_reg_954_pp3_iter3_reg),
        .Q(icmp_ln882_reg_954_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln882_reg_954_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_reg_954[0]_i_1_n_3 ),
        .Q(\icmp_ln882_reg_954_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0FFD000000000)) 
    internal_full_n_i_3
       (.I0(icmp_ln878_3_fu_600_p2),
        .I1(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .I5(\ap_CS_fsm_reg[0]_0 [1]),
        .O(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(icmp_ln882_reg_954_pp3_iter4_reg),
        .I2(ap_enable_reg_pp3_iter5_reg_n_3),
        .I3(\ap_CS_fsm_reg[0]_0 [1]),
        .I4(imgHelper2_data_full_n),
        .O(\icmp_ln882_reg_954_pp3_iter4_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4040000040FF0000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(buf_V_0_U_n_12),
        .I1(\cmp_i_i127_i_reg_903_reg[0]_0 ),
        .I2(buf_V_0_U_n_11),
        .I3(buf_V_1_U_n_4),
        .I4(\ap_CS_fsm_reg[0]_0 [1]),
        .I5(\mOutPtr[1]_i_4_n_3 ),
        .O(erode_0_0_2160_3840_0_3_3_1_1_11_U0_imgHelper1_4101_read));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[1]_i_4 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(icmp_ln878_reg_873),
        .O(\mOutPtr[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_4 
       (.I0(\ap_CS_fsm_reg[0]_0 [1]),
        .I1(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg_reg),
        .I2(erode_0_0_2160_3840_0_3_3_1_1_11_U0_ap_start),
        .I3(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_write),
        .I4(start_for_erode_0_0_2160_3840_0_3_3_1_1_11_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[0]_i_2 
       (.I0(p_Val2_s_reg_354[0]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[0]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[0]_i_3 
       (.I0(src_buf_V_0_0_reg_342[0]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[0]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[1]_i_2 
       (.I0(p_Val2_s_reg_354[1]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[1]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[1]_i_3 
       (.I0(src_buf_V_0_0_reg_342[1]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[1]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[2]_i_2 
       (.I0(p_Val2_s_reg_354[2]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[2]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[2]_i_3 
       (.I0(src_buf_V_0_0_reg_342[2]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[2]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[3]_i_2 
       (.I0(p_Val2_s_reg_354[3]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[3]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[3]_i_3 
       (.I0(src_buf_V_0_0_reg_342[3]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[3]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[4]_i_2 
       (.I0(p_Val2_s_reg_354[4]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[4]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[4]_i_3 
       (.I0(src_buf_V_0_0_reg_342[4]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[4]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[5]_i_2 
       (.I0(p_Val2_s_reg_354[5]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[5]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[5]_i_3 
       (.I0(src_buf_V_0_0_reg_342[5]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[5]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[6]_i_2 
       (.I0(p_Val2_s_reg_354[6]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[6]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[6]_i_3 
       (.I0(src_buf_V_0_0_reg_342[6]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[6]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_3_reg_968[7]_i_1 
       (.I0(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_3_reg_9680));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[7]_i_3 
       (.I0(p_Val2_s_reg_354[7]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_0_reg_342[7]),
        .O(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \max_V_3_reg_968[7]_i_4 
       (.I0(src_buf_V_0_0_reg_342[7]),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_enable_reg_pp3_iter4_reg_n_3),
        .I3(src_buf_V_0_1_reg_963[7]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]));
  FDRE \max_V_3_reg_968_reg[0] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[0]),
        .Q(max_V_3_reg_968[0]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[1] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[1]),
        .Q(max_V_3_reg_968[1]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[2] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[2]),
        .Q(max_V_3_reg_968[2]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[3] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[3]),
        .Q(max_V_3_reg_968[3]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[4] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[4]),
        .Q(max_V_3_reg_968[4]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[5] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[5]),
        .Q(max_V_3_reg_968[5]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[6] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[6]),
        .Q(max_V_3_reg_968[6]),
        .R(1'b0));
  FDRE \max_V_3_reg_968_reg[7] 
       (.C(ap_clk),
        .CE(max_V_3_reg_9680),
        .D(max_V_3_fu_716_p3[7]),
        .Q(max_V_3_reg_968[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD8D8CCCCD8D8FF00)) 
    \max_V_7_reg_986[0]_i_1 
       (.I0(\_inferred__6/i__carry_n_3 ),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .I3(max_V_5_fu_742_p3[0]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__5/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[0]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[0]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[0]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[0]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[0]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[0]_i_3 
       (.I0(src_buf_V_1_1_reg_974[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[0]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[0]_i_4 
       (.I0(src_buf_V_1_0_reg_400[0]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[0]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[0]));
  LUT6 #(
    .INIT(64'hD8D8CCCCD8D8FF00)) 
    \max_V_7_reg_986[1]_i_1 
       (.I0(\_inferred__6/i__carry_n_3 ),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .I3(max_V_5_fu_742_p3[1]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__5/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[1]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[1]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[1]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[1]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[1]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[1]));
  LUT6 #(
    .INIT(64'hD8D8CCCCD8D8FF00)) 
    \max_V_7_reg_986[2]_i_1 
       (.I0(\_inferred__6/i__carry_n_3 ),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .I3(max_V_5_fu_742_p3[2]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__5/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[2]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[2]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[2]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[2]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[2]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[2]_i_3 
       (.I0(src_buf_V_1_1_reg_974[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[2]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[2]_i_4 
       (.I0(src_buf_V_1_0_reg_400[2]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[2]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[2]));
  LUT6 #(
    .INIT(64'hD8D8CCCCD8D8FF00)) 
    \max_V_7_reg_986[3]_i_1 
       (.I0(\_inferred__6/i__carry_n_3 ),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .I3(max_V_5_fu_742_p3[3]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__5/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[3]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[3]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[3]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[3]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[3]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[3]));
  LUT6 #(
    .INIT(64'hD8D8CCCCD8D8FF00)) 
    \max_V_7_reg_986[4]_i_1 
       (.I0(\_inferred__6/i__carry_n_3 ),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .I3(max_V_5_fu_742_p3[4]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__5/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[4]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[4]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[4]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[4]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[4]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[4]_i_3 
       (.I0(src_buf_V_1_1_reg_974[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[4]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[4]_i_4 
       (.I0(src_buf_V_1_0_reg_400[4]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[4]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[4]));
  LUT6 #(
    .INIT(64'hD8D8CCCCD8D8FF00)) 
    \max_V_7_reg_986[5]_i_1 
       (.I0(\_inferred__6/i__carry_n_3 ),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .I3(max_V_5_fu_742_p3[5]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__5/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[5]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[5]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[5]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[5]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[5]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[5]));
  LUT6 #(
    .INIT(64'hD8D8CCCCD8D8FF00)) 
    \max_V_7_reg_986[6]_i_1 
       (.I0(\_inferred__6/i__carry_n_3 ),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .I3(max_V_5_fu_742_p3[6]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__5/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[6]));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[6]_i_2 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[6]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[6]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[6]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[6]_i_3 
       (.I0(src_buf_V_1_1_reg_974[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(src_buf_V_1_0_reg_400[6]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[6]_i_4 
       (.I0(src_buf_V_1_0_reg_400[6]),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_1_reg_412[6]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_416_p4[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_7_reg_986[7]_i_1 
       (.I0(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_7_reg_9860));
  LUT6 #(
    .INIT(64'hD8D8CCCCD8D8FF00)) 
    \max_V_7_reg_986[7]_i_2 
       (.I0(\_inferred__6/i__carry_n_3 ),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_393_p4),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .I3(max_V_5_fu_742_p3[7]),
        .I4(icmp_ln878_10_fu_750_p2_carry_n_3),
        .I5(\_inferred__5/i__carry_n_3 ),
        .O(max_V_7_fu_770_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_7_reg_986[7]_i_3 
       (.I0(src_buf_V_2_0_reg_424),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I3(p_Val2_2_reg_389),
        .O(ap_phi_mux_p_Val2_2_phi_fu_393_p4));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    \max_V_7_reg_986[7]_i_4 
       (.I0(\_inferred__3/i__carry_n_3 ),
        .I1(max_V_3_reg_968[7]),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_404_p4[7]),
        .I3(ap_phi_mux_p_Val2_1_phi_fu_416_p4[7]),
        .I4(icmp_ln878_8_fu_724_p2_carry_n_3),
        .I5(\_inferred__4/i__carry_n_3 ),
        .O(max_V_5_fu_742_p3[7]));
  FDRE \max_V_7_reg_986_reg[0] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[0]),
        .Q(max_V_7_reg_986[0]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[1] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[1]),
        .Q(max_V_7_reg_986[1]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[2]),
        .Q(max_V_7_reg_986[2]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[3]),
        .Q(max_V_7_reg_986[3]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[4]),
        .Q(max_V_7_reg_986[4]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[5] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[5]),
        .Q(max_V_7_reg_986[5]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[6] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[6]),
        .Q(max_V_7_reg_986[6]),
        .R(1'b0));
  FDRE \max_V_7_reg_986_reg[7] 
       (.C(ap_clk),
        .CE(max_V_7_reg_9860),
        .D(max_V_7_fu_770_p3[7]),
        .Q(max_V_7_reg_986[7]),
        .R(1'b0));
  CARRY4 op2_assign_fu_565_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_fu_565_p2_carry_n_3,op2_assign_fu_565_p2_carry_n_4,op2_assign_fu_565_p2_carry_n_5,op2_assign_fu_565_p2_carry_n_6}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[3:0]),
        .S(Q[4:1]));
  CARRY4 op2_assign_fu_565_p2_carry__0
       (.CI(op2_assign_fu_565_p2_carry_n_3),
        .CO({op2_assign_fu_565_p2_carry__0_n_3,op2_assign_fu_565_p2_carry__0_n_4,op2_assign_fu_565_p2_carry__0_n_5,op2_assign_fu_565_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S(Q[8:5]));
  CARRY4 op2_assign_fu_565_p2_carry__1
       (.CI(op2_assign_fu_565_p2_carry__0_n_3),
        .CO({op2_assign_fu_565_p2_carry__1_n_3,op2_assign_fu_565_p2_carry__1_n_4,op2_assign_fu_565_p2_carry__1_n_5,op2_assign_fu_565_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S(Q[12:9]));
  CARRY4 op2_assign_fu_565_p2_carry__2
       (.CI(op2_assign_fu_565_p2_carry__1_n_3),
        .CO({sel0[15],NLW_op2_assign_fu_565_p2_carry__2_CO_UNCONNECTED[2],op2_assign_fu_565_p2_carry__2_n_5,op2_assign_fu_565_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_op2_assign_fu_565_p2_carry__2_O_UNCONNECTED[3],sel0[14:12]}),
        .S({1'b1,Q[15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_885[0]_i_1 
       (.I0(Q[0]),
        .O(\op2_assign_reg_885[0]_i_1_n_3 ));
  FDRE \op2_assign_reg_885_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\op2_assign_reg_885[0]_i_1_n_3 ),
        .Q(op2_assign_reg_885[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[9]),
        .Q(op2_assign_reg_885[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[10]),
        .Q(op2_assign_reg_885[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[11]),
        .Q(op2_assign_reg_885[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[12]),
        .Q(op2_assign_reg_885[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[13]),
        .Q(op2_assign_reg_885[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[14]),
        .Q(op2_assign_reg_885[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[15]),
        .Q(op2_assign_reg_885[16]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[0]),
        .Q(op2_assign_reg_885[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[1]),
        .Q(op2_assign_reg_885[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[2]),
        .Q(op2_assign_reg_885[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[3]),
        .Q(op2_assign_reg_885[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[4]),
        .Q(op2_assign_reg_885[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[5]),
        .Q(op2_assign_reg_885[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[6]),
        .Q(op2_assign_reg_885[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[7]),
        .Q(op2_assign_reg_885[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_885_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[8]),
        .Q(op2_assign_reg_885[9]),
        .R(1'b0));
  FDSE \p_Val2_1_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[0]),
        .Q(p_Val2_1_reg_412[0]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[1]),
        .Q(p_Val2_1_reg_412[1]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[2]),
        .Q(p_Val2_1_reg_412[2]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[3]),
        .Q(p_Val2_1_reg_412[3]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[4]),
        .Q(p_Val2_1_reg_412[4]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[5]),
        .Q(p_Val2_1_reg_412[5]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[6]),
        .Q(p_Val2_1_reg_412[6]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_1_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_0_reg_400[7]),
        .Q(p_Val2_1_reg_412[7]),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_2_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_0_reg_424),
        .Q(p_Val2_2_reg_389),
        .S(p_Val2_1_reg_412_0));
  FDSE \p_Val2_s_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[0]),
        .Q(p_Val2_s_reg_354[0]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[1]),
        .Q(p_Val2_s_reg_354[1]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[2]),
        .Q(p_Val2_s_reg_354[2]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[3]),
        .Q(p_Val2_s_reg_354[3]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[4]),
        .Q(p_Val2_s_reg_354[4]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[5]),
        .Q(p_Val2_s_reg_354[5]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[6]),
        .Q(p_Val2_s_reg_354[6]),
        .S(p_Val2_s_reg_354_1));
  FDSE \p_Val2_s_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_0_reg_342[7]),
        .Q(p_Val2_s_reg_354[7]),
        .S(p_Val2_s_reg_354_1));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_318[0]_i_1 
       (.I0(\row_ind_V_2_reg_285[1]_i_3_n_3 ),
        .O(\row_V_reg_318[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_318[0]_i_3 
       (.I0(row_V_reg_318_reg[0]),
        .O(\row_V_reg_318[0]_i_3_n_3 ));
  FDSE \row_V_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2_n_10 ),
        .Q(row_V_reg_318_reg[0]),
        .S(\row_V_reg_318[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_V_reg_318_reg[0]_i_2_n_3 ,\row_V_reg_318_reg[0]_i_2_n_4 ,\row_V_reg_318_reg[0]_i_2_n_5 ,\row_V_reg_318_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_V_reg_318_reg[0]_i_2_n_7 ,\row_V_reg_318_reg[0]_i_2_n_8 ,\row_V_reg_318_reg[0]_i_2_n_9 ,\row_V_reg_318_reg[0]_i_2_n_10 }),
        .S({row_V_reg_318_reg[3:1],\row_V_reg_318[0]_i_3_n_3 }));
  FDRE \row_V_reg_318_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1_n_8 ),
        .Q(row_V_reg_318_reg[10]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  FDRE \row_V_reg_318_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1_n_7 ),
        .Q(row_V_reg_318_reg[11]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  FDRE \row_V_reg_318_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[12]_i_1_n_10 ),
        .Q(row_V_reg_318_reg[12]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[12]_i_1 
       (.CI(\row_V_reg_318_reg[8]_i_1_n_3 ),
        .CO(\NLW_row_V_reg_318_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_reg_318_reg[12]_i_1_O_UNCONNECTED [3:1],\row_V_reg_318_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,row_V_reg_318_reg[12]}));
  FDRE \row_V_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2_n_9 ),
        .Q(row_V_reg_318_reg[1]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  FDRE \row_V_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2_n_8 ),
        .Q(row_V_reg_318_reg[2]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  FDRE \row_V_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[0]_i_2_n_7 ),
        .Q(row_V_reg_318_reg[3]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  FDRE \row_V_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1_n_10 ),
        .Q(row_V_reg_318_reg[4]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[4]_i_1 
       (.CI(\row_V_reg_318_reg[0]_i_2_n_3 ),
        .CO({\row_V_reg_318_reg[4]_i_1_n_3 ,\row_V_reg_318_reg[4]_i_1_n_4 ,\row_V_reg_318_reg[4]_i_1_n_5 ,\row_V_reg_318_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_318_reg[4]_i_1_n_7 ,\row_V_reg_318_reg[4]_i_1_n_8 ,\row_V_reg_318_reg[4]_i_1_n_9 ,\row_V_reg_318_reg[4]_i_1_n_10 }),
        .S(row_V_reg_318_reg[7:4]));
  FDRE \row_V_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1_n_9 ),
        .Q(row_V_reg_318_reg[5]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  FDRE \row_V_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1_n_8 ),
        .Q(row_V_reg_318_reg[6]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  FDRE \row_V_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[4]_i_1_n_7 ),
        .Q(row_V_reg_318_reg[7]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  FDRE \row_V_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1_n_10 ),
        .Q(row_V_reg_318_reg[8]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_318_reg[8]_i_1 
       (.CI(\row_V_reg_318_reg[4]_i_1_n_3 ),
        .CO({\row_V_reg_318_reg[8]_i_1_n_3 ,\row_V_reg_318_reg[8]_i_1_n_4 ,\row_V_reg_318_reg[8]_i_1_n_5 ,\row_V_reg_318_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_318_reg[8]_i_1_n_7 ,\row_V_reg_318_reg[8]_i_1_n_8 ,\row_V_reg_318_reg[8]_i_1_n_9 ,\row_V_reg_318_reg[8]_i_1_n_10 }),
        .S(row_V_reg_318_reg[11:8]));
  FDRE \row_V_reg_318_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\row_V_reg_318_reg[8]_i_1_n_9 ),
        .Q(row_V_reg_318_reg[9]),
        .R(\row_V_reg_318[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \row_ind_V_0_0_fu_92[0]_i_1 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_0_0_fu_92_reg[0]),
        .O(\row_ind_V_0_0_fu_92[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \row_ind_V_0_0_fu_92[1]_i_1 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_0_0_fu_92_reg[1]),
        .O(\row_ind_V_0_0_fu_92[1]_i_1_n_3 ));
  FDRE \row_ind_V_0_0_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_92[0]_i_1_n_3 ),
        .Q(row_ind_V_0_0_fu_92_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_92[1]_i_1_n_3 ),
        .Q(row_ind_V_0_0_fu_92_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_92_reg[0]),
        .Q(\row_ind_V_0_0_load_reg_850_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_92_reg[1]),
        .Q(\row_ind_V_0_0_load_reg_850_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_306[0]_i_1 
       (.I0(\row_ind_V_1_1_reg_295_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3_n_3 ),
        .I2(\row_ind_V_0_0_load_reg_850_reg_n_3_[0] ),
        .O(\row_ind_V_0_reg_306[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_306[1]_i_1 
       (.I0(\row_ind_V_1_1_reg_295_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3_n_3 ),
        .I2(\row_ind_V_0_0_load_reg_850_reg_n_3_[1] ),
        .O(\row_ind_V_0_reg_306[1]_i_1_n_3 ));
  FDRE \row_ind_V_0_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_0_reg_306[0]_i_1_n_3 ),
        .Q(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_0_reg_306[1]_i_1_n_3 ),
        .Q(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \row_ind_V_1_0_fu_96[0]_i_1 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_1_0_fu_96_reg[0]),
        .O(\row_ind_V_1_0_fu_96[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hBF00)) 
    \row_ind_V_1_0_fu_96[1]_i_1 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_1_0_fu_96_reg[1]),
        .O(\row_ind_V_1_0_fu_96[1]_i_1_n_3 ));
  FDRE \row_ind_V_1_0_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_96[0]_i_1_n_3 ),
        .Q(row_ind_V_1_0_fu_96_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_96[1]_i_1_n_3 ),
        .Q(row_ind_V_1_0_fu_96_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_96_reg[0]),
        .Q(row_ind_V_1_0_load_reg_855_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_96_reg[1]),
        .Q(row_ind_V_1_0_load_reg_855_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_295[0]_i_1 
       (.I0(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3_n_3 ),
        .I2(row_ind_V_1_0_load_reg_855_reg[0]),
        .O(\row_ind_V_1_1_reg_295[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_295[1]_i_1 
       (.I0(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3_n_3 ),
        .I2(row_ind_V_1_0_load_reg_855_reg[1]),
        .O(\row_ind_V_1_1_reg_295[1]_i_1_n_3 ));
  FDRE \row_ind_V_1_1_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_1_1_reg_295[0]_i_1_n_3 ),
        .Q(\row_ind_V_1_1_reg_295_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_1_1_reg_295_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_1_1_reg_295[1]_i_1_n_3 ),
        .Q(\row_ind_V_1_1_reg_295_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h30BCBCBC)) 
    \row_ind_V_1_reg_251[0]_i_1 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(row_ind_V_1_reg_251[0]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(\row_ind_V_1_reg_251[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h60EAEAEA)) 
    \row_ind_V_1_reg_251[1]_i_1 
       (.I0(row_ind_V_1_reg_251[1]),
        .I1(row_ind_V_1_reg_251[0]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42_ap_start_reg),
        .O(\row_ind_V_1_reg_251[1]_i_1_n_3 ));
  FDRE \row_ind_V_1_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_251[0]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_251[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_251[1]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_251[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \row_ind_V_2_0_fu_100[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_2_0_fu_100_reg[0]),
        .O(\row_ind_V_2_0_fu_100[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \row_ind_V_2_0_fu_100[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_251[1]),
        .I2(row_ind_V_1_reg_251[0]),
        .I3(row_ind_V_2_0_fu_100_reg[1]),
        .O(\row_ind_V_2_0_fu_100[1]_i_1_n_3 ));
  FDRE \row_ind_V_2_0_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_100[0]_i_1_n_3 ),
        .Q(row_ind_V_2_0_fu_100_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_100[1]_i_1_n_3 ),
        .Q(row_ind_V_2_0_fu_100_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_100_reg[0]),
        .Q(row_ind_V_2_0_load_reg_860_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_100_reg[1]),
        .Q(row_ind_V_2_0_load_reg_860_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_285[0]_i_1 
       (.I0(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3_n_3 ),
        .I2(row_ind_V_2_0_load_reg_860_reg[0]),
        .O(\row_ind_V_2_reg_285[0]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \row_ind_V_2_reg_285[1]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(\row_ind_V_2_reg_285[1]_i_3_n_3 ),
        .O(row_ind_V_2_reg_285));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_285[1]_i_2 
       (.I0(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .I1(\row_ind_V_2_reg_285[1]_i_3_n_3 ),
        .I2(row_ind_V_2_0_load_reg_860_reg[1]),
        .O(\row_ind_V_2_reg_285[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \row_ind_V_2_reg_285[1]_i_3 
       (.I0(\icmp_ln878_2_reg_895[0]_i_5_n_3 ),
        .I1(\icmp_ln878_2_reg_895[0]_i_4_n_3 ),
        .I2(\icmp_ln878_2_reg_895[0]_i_3_n_3 ),
        .I3(\icmp_ln878_2_reg_895[0]_i_2_n_3 ),
        .I4(ap_CS_fsm_state8),
        .O(\row_ind_V_2_reg_285[1]_i_3_n_3 ));
  FDRE \row_ind_V_2_reg_285_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_2_reg_285[0]_i_1_n_3 ),
        .Q(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_285_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_285),
        .D(\row_ind_V_2_reg_285[1]_i_2_n_3 ),
        .Q(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_0_0_reg_342[7]_i_1 
       (.I0(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I1(ap_enable_reg_pp3_iter4_reg_n_3),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_3_fu_600_p2),
        .I5(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .O(p_Val2_s_reg_354_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_0_reg_342[7]_i_2 
       (.I0(ap_enable_reg_pp3_iter4_reg_n_3),
        .I1(icmp_ln878_4_reg_926_pp3_iter3_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_s_reg_3540));
  FDSE \src_buf_V_0_0_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[0]),
        .Q(src_buf_V_0_0_reg_342[0]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[1]),
        .Q(src_buf_V_0_0_reg_342[1]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[2]),
        .Q(src_buf_V_0_0_reg_342[2]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[3]),
        .Q(src_buf_V_0_0_reg_342[3]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[4]),
        .Q(src_buf_V_0_0_reg_342[4]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[5]),
        .Q(src_buf_V_0_0_reg_342[5]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[6]),
        .Q(src_buf_V_0_0_reg_342[6]),
        .S(p_Val2_s_reg_354_1));
  FDSE \src_buf_V_0_0_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(src_buf_V_0_1_reg_963[7]),
        .Q(src_buf_V_0_0_reg_342[7]),
        .S(p_Val2_s_reg_354_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_1_reg_963[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(src_buf_V_0_1_reg_9630));
  FDRE \src_buf_V_0_1_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[0]),
        .Q(src_buf_V_0_1_reg_963[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[1]),
        .Q(src_buf_V_0_1_reg_963[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[2]),
        .Q(src_buf_V_0_1_reg_963[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[3]),
        .Q(src_buf_V_0_1_reg_963[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[4]),
        .Q(src_buf_V_0_1_reg_963[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[5]),
        .Q(src_buf_V_0_1_reg_963[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[6]),
        .Q(src_buf_V_0_1_reg_963[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_9630),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[7]),
        .Q(src_buf_V_0_1_reg_963[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_1_0_reg_400[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter5_reg_n_3),
        .I1(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_3_fu_600_p2),
        .I5(\icmp_ln878_2_reg_895_reg_n_3_[0] ),
        .O(p_Val2_1_reg_412_0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_1_0_reg_400[7]_i_2 
       (.I0(icmp_ln878_4_reg_926_pp3_iter4_reg),
        .I1(ap_enable_reg_pp3_iter5_reg_n_3),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_1_reg_4120));
  FDSE \src_buf_V_1_0_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[0]),
        .Q(src_buf_V_1_0_reg_400[0]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[1]),
        .Q(src_buf_V_1_0_reg_400[1]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[2]),
        .Q(src_buf_V_1_0_reg_400[2]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[3]),
        .Q(src_buf_V_1_0_reg_400[3]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[4]),
        .Q(src_buf_V_1_0_reg_400[4]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[5]),
        .Q(src_buf_V_1_0_reg_400[5]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[6]),
        .Q(src_buf_V_1_0_reg_400[6]),
        .S(p_Val2_1_reg_412_0));
  FDSE \src_buf_V_1_0_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_1_1_reg_974[7]),
        .Q(src_buf_V_1_0_reg_400[7]),
        .S(p_Val2_1_reg_412_0));
  FDRE \src_buf_V_1_1_reg_974_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]),
        .Q(src_buf_V_1_1_reg_974[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]),
        .Q(src_buf_V_1_1_reg_974[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]),
        .Q(src_buf_V_1_1_reg_974[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]),
        .Q(src_buf_V_1_1_reg_974[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]),
        .Q(src_buf_V_1_1_reg_974[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]),
        .Q(src_buf_V_1_1_reg_974[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]),
        .Q(src_buf_V_1_1_reg_974[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_974_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]),
        .Q(src_buf_V_1_1_reg_974[7]),
        .R(1'b0));
  FDSE \src_buf_V_2_0_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4120),
        .D(src_buf_V_2_1_reg_979),
        .Q(src_buf_V_2_0_reg_424),
        .S(p_Val2_1_reg_412_0));
  FDRE \src_buf_V_2_1_reg_979_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_3540),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_448),
        .Q(src_buf_V_2_1_reg_979),
        .R(1'b0));
  FDRE \trunc_ln124_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_285_reg_n_3_[0] ),
        .Q(trunc_ln124_reg_907[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_285_reg_n_3_[1] ),
        .Q(trunc_ln124_reg_907[1]),
        .R(1'b0));
  FDRE \trunc_ln138_1_reg_916_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_1_reg_295_reg_n_3_[0] ),
        .Q(trunc_ln138_1_reg_916[0]),
        .R(1'b0));
  FDRE \trunc_ln138_1_reg_916_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_1_reg_295_reg_n_3_[1] ),
        .Q(trunc_ln138_1_reg_916[1]),
        .R(1'b0));
  FDRE \trunc_ln138_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_306_reg_n_3_[0] ),
        .Q(trunc_ln138_reg_911[0]),
        .R(1'b0));
  FDRE \trunc_ln138_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_306_reg_n_3_[1] ),
        .Q(trunc_ln138_reg_911[1]),
        .R(1'b0));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0
   (DOBDO,
    \icmp_ln878_4_reg_926_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp3_iter1_reg,
    buf_V_0_address1139_out__0,
    p_55_in,
    DI,
    S,
    ap_clk,
    buf_V_0_ce0,
    Q,
    DIADI,
    ram_reg,
    ram_reg_0,
    CO,
    ram_reg_1,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ,
    ram_reg_2,
    out,
    ap_enable_reg_pp3_iter1,
    ram_reg_3,
    icmp_ln878_1_fu_552_p2_carry__0,
    ap_block_pp3_stage0_11001__0);
  output [7:0]DOBDO;
  output \icmp_ln878_4_reg_926_reg[0] ;
  output \ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp3_iter1_reg;
  output buf_V_0_address1139_out__0;
  output p_55_in;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]DIADI;
  input [1:0]ram_reg;
  input [1:0]ram_reg_0;
  input [0:0]CO;
  input ram_reg_1;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ;
  input [11:0]ram_reg_2;
  input [12:0]out;
  input ap_enable_reg_pp3_iter1;
  input ram_reg_3;
  input [7:0]icmp_ln878_1_fu_552_p2_carry__0;
  input ap_block_pp3_stage0_11001__0;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ;
  wire buf_V_0_address1139_out__0;
  wire buf_V_0_ce0;
  wire [7:0]icmp_ln878_1_fu_552_p2_carry__0;
  wire \icmp_ln878_4_reg_926_reg[0] ;
  wire [12:0]out;
  wire p_55_in;
  wire [1:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire [11:0]ram_reg_2;
  wire ram_reg_3;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_31 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.CO(CO),
        .DI(DI),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] (\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ),
        .buf_V_0_address1139_out__0(buf_V_0_address1139_out__0),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_1_fu_552_p2_carry__0(icmp_ln878_1_fu_552_p2_carry__0),
        .\icmp_ln878_4_reg_926_reg[0] (\icmp_ln878_4_reg_926_reg[0] ),
        .out(out),
        .p_55_in(p_55_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_28
   (E,
    internal_empty_n_reg,
    buf_V_1_address11__0,
    D,
    ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4,
    S,
    DI,
    \src_buf_V_0_0_reg_342_reg[6] ,
    \src_buf_V_0_1_reg_963_reg[6] ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    icmp_ln878_reg_873,
    ram_reg_3,
    imgHelper4_data_empty_n,
    ram_reg_4,
    ram_reg_5,
    p_55_in,
    ap_enable_reg_pp3_iter1,
    ap_phi_mux_p_Val2_s_phi_fu_358_p4,
    ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4,
    CO,
    \max_V_3_reg_968_reg[7] ,
    \max_V_3_reg_968_reg[7]_0 ,
    \_inferred__1/i__carry ,
    \_inferred__1/i__carry_0 ,
    \_inferred__1/i__carry_1 ,
    \_inferred__2/i__carry ,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448,
    icmp_ln878_4_reg_926_pp3_iter2_reg,
    icmp_ln878_5_reg_930_pp3_iter2_reg,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ,
    DOBDO,
    \src_buf_V_0_1_reg_963_reg[7] ,
    \src_buf_V_0_1_reg_963_reg[0] );
  output [0:0]E;
  output internal_empty_n_reg;
  output buf_V_1_address11__0;
  output [7:0]D;
  output [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  output [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  output [7:0]\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]ram_reg;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input [1:0]ram_reg_2;
  input icmp_ln878_reg_873;
  input ram_reg_3;
  input imgHelper4_data_empty_n;
  input [11:0]ram_reg_4;
  input [11:0]ram_reg_5;
  input p_55_in;
  input ap_enable_reg_pp3_iter1;
  input [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  input [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  input [0:0]CO;
  input [0:0]\max_V_3_reg_968_reg[7] ;
  input [0:0]\max_V_3_reg_968_reg[7]_0 ;
  input [3:0]\_inferred__1/i__carry ;
  input \_inferred__1/i__carry_0 ;
  input [3:0]\_inferred__1/i__carry_1 ;
  input [3:0]\_inferred__2/i__carry ;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  input icmp_ln878_4_reg_926_pp3_iter2_reg;
  input icmp_ln878_5_reg_930_pp3_iter2_reg;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  input [1:0]\src_buf_V_0_1_reg_963_reg[0] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]\_inferred__1/i__carry ;
  wire \_inferred__1/i__carry_0 ;
  wire [3:0]\_inferred__1/i__carry_1 ;
  wire [3:0]\_inferred__2/i__carry ;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire [7:0]\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ;
  wire [0:0]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  wire buf_V_0_ce0;
  wire buf_V_1_address11__0;
  wire icmp_ln878_4_reg_926_pp3_iter2_reg;
  wire icmp_ln878_5_reg_930_pp3_iter2_reg;
  wire icmp_ln878_reg_873;
  wire imgHelper4_data_empty_n;
  wire internal_empty_n_reg;
  wire [0:0]\max_V_3_reg_968_reg[7] ;
  wire [0:0]\max_V_3_reg_968_reg[7]_0 ;
  wire p_55_in;
  wire [7:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_2;
  wire ram_reg_3;
  wire [11:0]ram_reg_4;
  wire [11:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  wire [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  wire [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  wire [7:0]\src_buf_V_0_1_reg_963_reg[7] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_30 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .S(S),
        .\_inferred__1/i__carry (\_inferred__1/i__carry ),
        .\_inferred__1/i__carry_0 (\_inferred__1/i__carry_0 ),
        .\_inferred__1/i__carry_1 (\_inferred__1/i__carry_1 ),
        .\_inferred__2/i__carry (\_inferred__2/i__carry ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_phi_mux_p_Val2_s_phi_fu_358_p4(ap_phi_mux_p_Val2_s_phi_fu_358_p4),
        .ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[0]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[1]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[2]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[3]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[4]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[5]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[6]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[7]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 (\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] (\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .icmp_ln878_4_reg_926_pp3_iter2_reg(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .icmp_ln878_5_reg_930_pp3_iter2_reg(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .icmp_ln878_reg_873(icmp_ln878_reg_873),
        .imgHelper4_data_empty_n(imgHelper4_data_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\max_V_3_reg_968_reg[7] (\max_V_3_reg_968_reg[7] ),
        .\max_V_3_reg_968_reg[7]_0 (\max_V_3_reg_968_reg[7]_0 ),
        .p_55_in(p_55_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\src_buf_V_0_0_reg_342_reg[6] (\src_buf_V_0_0_reg_342_reg[6] ),
        .\src_buf_V_0_1_reg_963_reg[0] (\src_buf_V_0_1_reg_963_reg[0] ),
        .\src_buf_V_0_1_reg_963_reg[6] (\src_buf_V_0_1_reg_963_reg[6] ),
        .\src_buf_V_0_1_reg_963_reg[7] (\src_buf_V_0_1_reg_963_reg[7] ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_29
   (DOBDO,
    buf_V_0_ce0,
    ap_block_pp3_stage0_11001__0,
    \ap_CS_fsm_reg[8] ,
    ap_clk,
    Q,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp3_iter2,
    ram_reg_1,
    ap_enable_reg_pp3_iter1,
    p_55_in,
    imgHelper4_data_empty_n,
    imgOutput_data_full_n,
    ram_reg_2,
    icmp_ln882_reg_954_pp3_iter4_reg,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5);
  output [7:0]DOBDO;
  output buf_V_0_ce0;
  output ap_block_pp3_stage0_11001__0;
  output \ap_CS_fsm_reg[8] ;
  input ap_clk;
  input [11:0]Q;
  input [11:0]ram_reg;
  input [7:0]ram_reg_0;
  input ap_enable_reg_pp3_iter2;
  input [0:0]ram_reg_1;
  input ap_enable_reg_pp3_iter1;
  input p_55_in;
  input imgHelper4_data_empty_n;
  input imgOutput_data_full_n;
  input ram_reg_2;
  input icmp_ln882_reg_954_pp3_iter4_reg;
  input [0:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;

  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_ce0;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire imgHelper4_data_empty_n;
  wire imgOutput_data_full_n;
  wire p_55_in;
  wire [11:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln882_reg_954_pp3_iter4_reg(icmp_ln882_reg_954_pp3_iter4_reg),
        .imgHelper4_data_empty_n(imgHelper4_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .p_55_in(p_55_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_33
   (DOBDO,
    \icmp_ln878_5_reg_930_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    ap_block_pp3_stage0_11001__0,
    \trunc_ln124_reg_907_reg[1] ,
    DI,
    S,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg,
    ram_reg_0,
    CO,
    ram_reg_1,
    imgHelper1_data_empty_n,
    imgHelper2_data_full_n,
    ram_reg_2,
    icmp_ln882_reg_954_pp3_iter4_reg,
    imgHelper1_data_dout,
    icmp_ln878_5_reg_930,
    icmp_ln878_4_reg_926,
    ap_enable_reg_pp3_iter1,
    icmp_ln878_1_fu_552_p2_carry__0,
    out,
    ram_reg_3);
  output [7:0]DOBDO;
  output \icmp_ln878_5_reg_930_reg[0] ;
  output \ap_CS_fsm_reg[8] ;
  output ap_block_pp3_stage0_11001__0;
  output \trunc_ln124_reg_907_reg[1] ;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [1:0]ram_reg;
  input [1:0]ram_reg_0;
  input [0:0]CO;
  input ram_reg_1;
  input imgHelper1_data_empty_n;
  input imgHelper2_data_full_n;
  input ram_reg_2;
  input icmp_ln882_reg_954_pp3_iter4_reg;
  input [0:0]imgHelper1_data_dout;
  input icmp_ln878_5_reg_930;
  input icmp_ln878_4_reg_926;
  input ap_enable_reg_pp3_iter1;
  input [7:0]icmp_ln878_1_fu_552_p2_carry__0;
  input [12:0]out;
  input [11:0]ram_reg_3;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire buf_V_0_ce0;
  wire [7:0]icmp_ln878_1_fu_552_p2_carry__0;
  wire icmp_ln878_4_reg_926;
  wire icmp_ln878_5_reg_930;
  wire \icmp_ln878_5_reg_930_reg[0] ;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper2_data_full_n;
  wire [12:0]out;
  wire [1:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [11:0]ram_reg_3;
  wire \trunc_ln124_reg_907_reg[1] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_38 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.CO(CO),
        .DI(DI),
        .DOBDO(DOBDO),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_1_fu_552_p2_carry__0(icmp_ln878_1_fu_552_p2_carry__0),
        .icmp_ln878_4_reg_926(icmp_ln878_4_reg_926),
        .icmp_ln878_5_reg_930(icmp_ln878_5_reg_930),
        .\icmp_ln878_5_reg_930_reg[0] (\icmp_ln878_5_reg_930_reg[0] ),
        .icmp_ln882_reg_954_pp3_iter4_reg(icmp_ln882_reg_954_pp3_iter4_reg),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .imgHelper2_data_full_n(imgHelper2_data_full_n),
        .out(out),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\trunc_ln124_reg_907_reg[1] (\trunc_ln124_reg_907_reg[1] ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_34
   (E,
    internal_empty_n_reg,
    D,
    ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4,
    S,
    DI,
    \src_buf_V_0_0_reg_342_reg[6] ,
    \src_buf_V_0_1_reg_963_reg[6] ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ap_block_pp3_stage0_11001__0,
    icmp_ln878_reg_873,
    ram_reg_2,
    imgHelper1_data_empty_n,
    ram_reg_3,
    imgHelper1_data_dout,
    ram_reg_4,
    ram_reg_5,
    ap_phi_mux_p_Val2_s_phi_fu_358_p4,
    ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4,
    CO,
    \max_V_3_reg_968_reg[7] ,
    \max_V_3_reg_968_reg[7]_0 ,
    \_inferred__1/i__carry ,
    \_inferred__1/i__carry_0 ,
    \_inferred__1/i__carry_1 ,
    \_inferred__2/i__carry ,
    ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448,
    icmp_ln878_4_reg_926_pp3_iter2_reg,
    icmp_ln878_5_reg_930_pp3_iter2_reg,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ,
    DOBDO,
    \src_buf_V_0_1_reg_963_reg[7] ,
    \src_buf_V_0_1_reg_963_reg[0] ,
    ram_reg_6,
    ram_reg_7);
  output [0:0]E;
  output internal_empty_n_reg;
  output [7:0]D;
  output [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  output [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  output [7:0]\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [1:0]ram_reg;
  input ram_reg_0;
  input [1:0]ram_reg_1;
  input ap_block_pp3_stage0_11001__0;
  input icmp_ln878_reg_873;
  input ram_reg_2;
  input imgHelper1_data_empty_n;
  input ram_reg_3;
  input [0:0]imgHelper1_data_dout;
  input ram_reg_4;
  input ram_reg_5;
  input [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  input [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  input [0:0]CO;
  input [0:0]\max_V_3_reg_968_reg[7] ;
  input [0:0]\max_V_3_reg_968_reg[7]_0 ;
  input [3:0]\_inferred__1/i__carry ;
  input \_inferred__1/i__carry_0 ;
  input [3:0]\_inferred__1/i__carry_1 ;
  input [3:0]\_inferred__2/i__carry ;
  input [0:0]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  input icmp_ln878_4_reg_926_pp3_iter2_reg;
  input icmp_ln878_5_reg_930_pp3_iter2_reg;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  input [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  input [11:0]ram_reg_6;
  input [11:0]ram_reg_7;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]\_inferred__1/i__carry ;
  wire \_inferred__1/i__carry_0 ;
  wire [3:0]\_inferred__1/i__carry_1 ;
  wire [3:0]\_inferred__2/i__carry ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire [7:0]\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ;
  wire [0:0]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  wire buf_V_0_ce0;
  wire icmp_ln878_4_reg_926_pp3_iter2_reg;
  wire icmp_ln878_5_reg_930_pp3_iter2_reg;
  wire icmp_ln878_reg_873;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire internal_empty_n_reg;
  wire [0:0]\max_V_3_reg_968_reg[7] ;
  wire [0:0]\max_V_3_reg_968_reg[7]_0 ;
  wire [1:0]ram_reg;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [11:0]ram_reg_6;
  wire [11:0]ram_reg_7;
  wire [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  wire [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  wire [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  wire [7:0]\src_buf_V_0_1_reg_963_reg[7] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_37 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .S(S),
        .\_inferred__1/i__carry (\_inferred__1/i__carry ),
        .\_inferred__1/i__carry_0 (\_inferred__1/i__carry_0 ),
        .\_inferred__1/i__carry_1 (\_inferred__1/i__carry_1 ),
        .\_inferred__2/i__carry (\_inferred__2/i__carry ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_phi_mux_p_Val2_s_phi_fu_358_p4(ap_phi_mux_p_Val2_s_phi_fu_358_p4),
        .ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[0]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[1]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[2]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[3]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[4]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[5]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[6]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[7]),
        .\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 (\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] (\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_4_reg_926_pp3_iter2_reg(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .icmp_ln878_5_reg_930_pp3_iter2_reg(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .icmp_ln878_reg_873(icmp_ln878_reg_873),
        .imgHelper1_data_dout(imgHelper1_data_dout),
        .imgHelper1_data_empty_n(imgHelper1_data_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\max_V_3_reg_968_reg[7] (\max_V_3_reg_968_reg[7] ),
        .\max_V_3_reg_968_reg[7]_0 (\max_V_3_reg_968_reg[7]_0 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .\src_buf_V_0_0_reg_342_reg[6] (\src_buf_V_0_0_reg_342_reg[6] ),
        .\src_buf_V_0_1_reg_963_reg[0] (\src_buf_V_0_1_reg_963_reg[0] ),
        .\src_buf_V_0_1_reg_963_reg[6] (\src_buf_V_0_1_reg_963_reg[6] ),
        .\src_buf_V_0_1_reg_963_reg[7] (\src_buf_V_0_1_reg_963_reg[7] ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_35
   (DOBDO,
    buf_V_0_ce0,
    ap_clk,
    Q,
    ram_reg,
    DIADI,
    ap_enable_reg_pp3_iter2,
    ap_block_pp3_stage0_11001__0,
    ram_reg_0,
    icmp_ln878_5_reg_930,
    icmp_ln878_4_reg_926,
    ap_enable_reg_pp3_iter1,
    ram_reg_1);
  output [7:0]DOBDO;
  output buf_V_0_ce0;
  input ap_clk;
  input [11:0]Q;
  input [11:0]ram_reg;
  input [0:0]DIADI;
  input ap_enable_reg_pp3_iter2;
  input ap_block_pp3_stage0_11001__0;
  input [0:0]ram_reg_0;
  input icmp_ln878_5_reg_930;
  input icmp_ln878_4_reg_926;
  input ap_enable_reg_pp3_iter1;
  input [0:0]ram_reg_1;

  wire [0:0]DIADI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_ce0;
  wire icmp_ln878_4_reg_926;
  wire icmp_ln878_5_reg_930;
  wire [11:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_36 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_4_reg_926(icmp_ln878_4_reg_926),
        .icmp_ln878_5_reg_930(icmp_ln878_5_reg_930),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_39
   (buf_V_0_address1140_out__0,
    p_56_in,
    D,
    ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4,
    S,
    DI,
    \src_buf_V_0_0_reg_342_reg[6] ,
    \src_buf_V_0_1_reg_963_reg[6] ,
    \trunc_ln341_reg_67_reg[14] ,
    \trunc_ln341_reg_67_reg[15] ,
    \trunc_ln136_1_reg_916_reg[0] ,
    ap_clk,
    buf_V_0_ce0,
    Q,
    DIADI,
    ram_reg,
    ram_reg_0,
    CO,
    ram_reg_1,
    out,
    ram_reg_2,
    ram_reg_3,
    icmp_ln878_18_reg_930,
    ap_enable_reg_pp3_iter1,
    icmp_ln878_17_reg_926,
    ap_phi_mux_p_Val2_s_phi_fu_358_p4,
    ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4,
    \max_V_11_reg_968_reg[7] ,
    \max_V_11_reg_968_reg[7]_0 ,
    \max_V_11_reg_968_reg[7]_1 ,
    \_inferred__1/i__carry ,
    \_inferred__1/i__carry_0 ,
    \_inferred__1/i__carry_1 ,
    \_inferred__2/i__carry ,
    icmp_ln878_14_fu_552_p2_carry__0,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ,
    DOBDO,
    \src_buf_V_0_1_reg_963_reg[7] ,
    ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0,
    \src_buf_V_0_1_reg_963_reg[0] ,
    ap_block_pp3_stage0_11001__0);
  output buf_V_0_address1140_out__0;
  output p_56_in;
  output [7:0]D;
  output [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  output [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  output [3:0]\trunc_ln341_reg_67_reg[14] ;
  output [3:0]\trunc_ln341_reg_67_reg[15] ;
  output [7:0]\trunc_ln136_1_reg_916_reg[0] ;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]DIADI;
  input [1:0]ram_reg;
  input [1:0]ram_reg_0;
  input [0:0]CO;
  input [11:0]ram_reg_1;
  input [12:0]out;
  input ram_reg_2;
  input ram_reg_3;
  input icmp_ln878_18_reg_930;
  input ap_enable_reg_pp3_iter1;
  input icmp_ln878_17_reg_926;
  input [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  input [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  input [0:0]\max_V_11_reg_968_reg[7] ;
  input [0:0]\max_V_11_reg_968_reg[7]_0 ;
  input [0:0]\max_V_11_reg_968_reg[7]_1 ;
  input [3:0]\_inferred__1/i__carry ;
  input \_inferred__1/i__carry_0 ;
  input [3:0]\_inferred__1/i__carry_1 ;
  input [3:0]\_inferred__2/i__carry ;
  input [7:0]icmp_ln878_14_fu_552_p2_carry__0;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  input ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  input [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  input ap_block_pp3_stage0_11001__0;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]\_inferred__1/i__carry ;
  wire \_inferred__1/i__carry_0 ;
  wire [3:0]\_inferred__1/i__carry_1 ;
  wire [3:0]\_inferred__2/i__carry ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  wire buf_V_0_address1140_out__0;
  wire buf_V_0_ce0;
  wire [7:0]icmp_ln878_14_fu_552_p2_carry__0;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire [0:0]\max_V_11_reg_968_reg[7] ;
  wire [0:0]\max_V_11_reg_968_reg[7]_0 ;
  wire [0:0]\max_V_11_reg_968_reg[7]_1 ;
  wire [12:0]out;
  wire p_56_in;
  wire [1:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire [11:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  wire [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  wire [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  wire [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  wire [7:0]\trunc_ln136_1_reg_916_reg[0] ;
  wire [3:0]\trunc_ln341_reg_67_reg[14] ;
  wire [3:0]\trunc_ln341_reg_67_reg[15] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_44 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .S(S),
        .\_inferred__1/i__carry (\_inferred__1/i__carry ),
        .\_inferred__1/i__carry_0 (\_inferred__1/i__carry_0 ),
        .\_inferred__1/i__carry_1 (\_inferred__1/i__carry_1 ),
        .\_inferred__2/i__carry (\_inferred__2/i__carry ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_phi_mux_p_Val2_s_phi_fu_358_p4(ap_phi_mux_p_Val2_s_phi_fu_358_p4),
        .ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4),
        .ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] (\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ),
        .buf_V_0_address1140_out__0(buf_V_0_address1140_out__0),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_14_fu_552_p2_carry__0(icmp_ln878_14_fu_552_p2_carry__0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .\max_V_11_reg_968_reg[7] (\max_V_11_reg_968_reg[7] ),
        .\max_V_11_reg_968_reg[7]_0 (\max_V_11_reg_968_reg[7]_0 ),
        .\max_V_11_reg_968_reg[7]_1 (\max_V_11_reg_968_reg[7]_1 ),
        .out(out),
        .p_56_in(p_56_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\src_buf_V_0_0_reg_342_reg[6] (\src_buf_V_0_0_reg_342_reg[6] ),
        .\src_buf_V_0_1_reg_963_reg[0] (\src_buf_V_0_1_reg_963_reg[0] ),
        .\src_buf_V_0_1_reg_963_reg[6] (\src_buf_V_0_1_reg_963_reg[6] ),
        .\src_buf_V_0_1_reg_963_reg[7] (\src_buf_V_0_1_reg_963_reg[7] ),
        .\trunc_ln136_1_reg_916_reg[0] (\trunc_ln136_1_reg_916_reg[0] ),
        .\trunc_ln136_reg_911_reg[0] (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[0]),
        .\trunc_ln136_reg_911_reg[0]_0 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[1]),
        .\trunc_ln136_reg_911_reg[0]_1 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[2]),
        .\trunc_ln136_reg_911_reg[0]_2 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[3]),
        .\trunc_ln136_reg_911_reg[0]_3 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[4]),
        .\trunc_ln136_reg_911_reg[0]_4 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[5]),
        .\trunc_ln136_reg_911_reg[0]_5 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[6]),
        .\trunc_ln136_reg_911_reg[0]_6 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[7]),
        .\trunc_ln341_reg_67_reg[14] (\trunc_ln341_reg_67_reg[14] ),
        .\trunc_ln341_reg_67_reg[15] (\trunc_ln341_reg_67_reg[15] ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_40
   (DOBDO,
    \ap_CS_fsm_reg[8] ,
    buf_V_1_address11__0,
    ap_enable_reg_pp3_iter1_reg,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg,
    imgHelper3_data_empty_n,
    ram_reg_0,
    icmp_ln878_reg_873,
    ram_reg_1,
    ap_block_pp3_stage0_11001__0,
    ap_enable_reg_pp3_iter1,
    ram_reg_2,
    ram_reg_3,
    p_56_in,
    ram_reg_4,
    icmp_ln878_18_reg_930,
    ram_reg_5,
    icmp_ln878_17_reg_926);
  output [7:0]DOBDO;
  output \ap_CS_fsm_reg[8] ;
  output buf_V_1_address11__0;
  output ap_enable_reg_pp3_iter1_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]ram_reg;
  input imgHelper3_data_empty_n;
  input ram_reg_0;
  input icmp_ln878_reg_873;
  input [1:0]ram_reg_1;
  input ap_block_pp3_stage0_11001__0;
  input ap_enable_reg_pp3_iter1;
  input [11:0]ram_reg_2;
  input [11:0]ram_reg_3;
  input p_56_in;
  input [1:0]ram_reg_4;
  input icmp_ln878_18_reg_930;
  input ram_reg_5;
  input icmp_ln878_17_reg_926;

  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire buf_V_0_ce0;
  wire buf_V_1_address11__0;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire icmp_ln878_reg_873;
  wire imgHelper3_data_empty_n;
  wire p_56_in;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [11:0]ram_reg_2;
  wire [11:0]ram_reg_3;
  wire [1:0]ram_reg_4;
  wire ram_reg_5;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_43 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .icmp_ln878_reg_873(icmp_ln878_reg_873),
        .imgHelper3_data_empty_n(imgHelper3_data_empty_n),
        .p_56_in(p_56_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_41
   (ram_reg,
    buf_V_0_ce0,
    ap_block_pp3_stage0_11001__0,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_18_reg_930,
    ram_reg_2,
    icmp_ln878_17_reg_926,
    ram_reg_3,
    ap_enable_reg_pp3_iter1,
    p_56_in,
    imgHelper3_data_empty_n,
    imgHelper4_data_full_n,
    ram_reg_4,
    icmp_ln882_reg_954_pp3_iter4_reg);
  output [7:0]ram_reg;
  output buf_V_0_ce0;
  output ap_block_pp3_stage0_11001__0;
  input ap_clk;
  input [11:0]Q;
  input [11:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_18_reg_930;
  input [0:0]ram_reg_2;
  input icmp_ln878_17_reg_926;
  input [0:0]ram_reg_3;
  input ap_enable_reg_pp3_iter1;
  input p_56_in;
  input imgHelper3_data_empty_n;
  input imgHelper4_data_full_n;
  input ram_reg_4;
  input icmp_ln882_reg_954_pp3_iter4_reg;

  wire [11:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_ce0;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire imgHelper3_data_empty_n;
  wire imgHelper4_data_full_n;
  wire p_56_in;
  wire [7:0]ram_reg;
  wire [11:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_42 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.Q(Q),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .icmp_ln882_reg_954_pp3_iter4_reg(icmp_ln882_reg_954_pp3_iter4_reg),
        .imgHelper3_data_empty_n(imgHelper3_data_empty_n),
        .imgHelper4_data_full_n(imgHelper4_data_full_n),
        .p_56_in(p_56_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_46
   (buf_V_0_address1140_out__0,
    p_56_in,
    D,
    ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4,
    S,
    DI,
    \src_buf_V_0_0_reg_342_reg[6] ,
    \src_buf_V_0_1_reg_963_reg[6] ,
    \trunc_ln341_reg_67_reg[14] ,
    \trunc_ln341_reg_67_reg[15] ,
    \trunc_ln136_1_reg_916_reg[0] ,
    ap_clk,
    buf_V_0_ce0,
    Q,
    DIADI,
    ram_reg,
    ram_reg_0,
    CO,
    ram_reg_1,
    out,
    ram_reg_2,
    ram_reg_3,
    icmp_ln878_18_reg_930,
    ap_enable_reg_pp3_iter1,
    icmp_ln878_17_reg_926,
    ap_phi_mux_p_Val2_s_phi_fu_358_p4,
    ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4,
    \max_V_11_reg_968_reg[7] ,
    \max_V_11_reg_968_reg[7]_0 ,
    \max_V_11_reg_968_reg[7]_1 ,
    \_inferred__1/i__carry ,
    \_inferred__1/i__carry_0 ,
    \_inferred__1/i__carry_1 ,
    \_inferred__2/i__carry ,
    icmp_ln878_14_fu_552_p2_carry__0,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ,
    DOBDO,
    \src_buf_V_0_1_reg_963_reg[7] ,
    ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0,
    \src_buf_V_0_1_reg_963_reg[0] ,
    ap_block_pp3_stage0_11001__0);
  output buf_V_0_address1140_out__0;
  output p_56_in;
  output [7:0]D;
  output [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  output [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  output [3:0]\trunc_ln341_reg_67_reg[14] ;
  output [3:0]\trunc_ln341_reg_67_reg[15] ;
  output [7:0]\trunc_ln136_1_reg_916_reg[0] ;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]DIADI;
  input [1:0]ram_reg;
  input [1:0]ram_reg_0;
  input [0:0]CO;
  input [11:0]ram_reg_1;
  input [12:0]out;
  input ram_reg_2;
  input ram_reg_3;
  input icmp_ln878_18_reg_930;
  input ap_enable_reg_pp3_iter1;
  input icmp_ln878_17_reg_926;
  input [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  input [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  input [0:0]\max_V_11_reg_968_reg[7] ;
  input [0:0]\max_V_11_reg_968_reg[7]_0 ;
  input [0:0]\max_V_11_reg_968_reg[7]_1 ;
  input [3:0]\_inferred__1/i__carry ;
  input \_inferred__1/i__carry_0 ;
  input [3:0]\_inferred__1/i__carry_1 ;
  input [3:0]\_inferred__2/i__carry ;
  input [7:0]icmp_ln878_14_fu_552_p2_carry__0;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  input ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  input [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  input ap_block_pp3_stage0_11001__0;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]\_inferred__1/i__carry ;
  wire \_inferred__1/i__carry_0 ;
  wire [3:0]\_inferred__1/i__carry_1 ;
  wire [3:0]\_inferred__2/i__carry ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire [7:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  wire buf_V_0_address1140_out__0;
  wire buf_V_0_ce0;
  wire [7:0]icmp_ln878_14_fu_552_p2_carry__0;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire [0:0]\max_V_11_reg_968_reg[7] ;
  wire [0:0]\max_V_11_reg_968_reg[7]_0 ;
  wire [0:0]\max_V_11_reg_968_reg[7]_1 ;
  wire [12:0]out;
  wire p_56_in;
  wire [1:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire [11:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  wire [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  wire [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  wire [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  wire [7:0]\trunc_ln136_1_reg_916_reg[0] ;
  wire [3:0]\trunc_ln341_reg_67_reg[14] ;
  wire [3:0]\trunc_ln341_reg_67_reg[15] ;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_51 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .S(S),
        .\_inferred__1/i__carry (\_inferred__1/i__carry ),
        .\_inferred__1/i__carry_0 (\_inferred__1/i__carry_0 ),
        .\_inferred__1/i__carry_1 (\_inferred__1/i__carry_1 ),
        .\_inferred__2/i__carry (\_inferred__2/i__carry ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_phi_mux_p_Val2_s_phi_fu_358_p4(ap_phi_mux_p_Val2_s_phi_fu_358_p4),
        .ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4),
        .ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] (\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ),
        .buf_V_0_address1140_out__0(buf_V_0_address1140_out__0),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_14_fu_552_p2_carry__0(icmp_ln878_14_fu_552_p2_carry__0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .\max_V_11_reg_968_reg[7] (\max_V_11_reg_968_reg[7] ),
        .\max_V_11_reg_968_reg[7]_0 (\max_V_11_reg_968_reg[7]_0 ),
        .\max_V_11_reg_968_reg[7]_1 (\max_V_11_reg_968_reg[7]_1 ),
        .out(out),
        .p_56_in(p_56_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\src_buf_V_0_0_reg_342_reg[6] (\src_buf_V_0_0_reg_342_reg[6] ),
        .\src_buf_V_0_1_reg_963_reg[0] (\src_buf_V_0_1_reg_963_reg[0] ),
        .\src_buf_V_0_1_reg_963_reg[6] (\src_buf_V_0_1_reg_963_reg[6] ),
        .\src_buf_V_0_1_reg_963_reg[7] (\src_buf_V_0_1_reg_963_reg[7] ),
        .\trunc_ln136_1_reg_916_reg[0] (\trunc_ln136_1_reg_916_reg[0] ),
        .\trunc_ln136_reg_911_reg[0] (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[0]),
        .\trunc_ln136_reg_911_reg[0]_0 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[1]),
        .\trunc_ln136_reg_911_reg[0]_1 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[2]),
        .\trunc_ln136_reg_911_reg[0]_2 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[3]),
        .\trunc_ln136_reg_911_reg[0]_3 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[4]),
        .\trunc_ln136_reg_911_reg[0]_4 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[5]),
        .\trunc_ln136_reg_911_reg[0]_5 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[6]),
        .\trunc_ln136_reg_911_reg[0]_6 (ap_phi_mux_buf_cop_V_0_0_phi_fu_382_p4[7]),
        .\trunc_ln341_reg_67_reg[14] (\trunc_ln341_reg_67_reg[14] ),
        .\trunc_ln341_reg_67_reg[15] (\trunc_ln341_reg_67_reg[15] ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_47
   (DOBDO,
    \ap_CS_fsm_reg[8] ,
    buf_V_1_address11__0,
    ap_enable_reg_pp3_iter1_reg,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg,
    imgHelper2_data_empty_n,
    ram_reg_0,
    icmp_ln878_reg_873,
    ram_reg_1,
    ap_block_pp3_stage0_11001__0,
    ap_enable_reg_pp3_iter1,
    ram_reg_2,
    ram_reg_3,
    p_56_in,
    ram_reg_4,
    icmp_ln878_18_reg_930,
    ram_reg_5,
    icmp_ln878_17_reg_926);
  output [7:0]DOBDO;
  output \ap_CS_fsm_reg[8] ;
  output buf_V_1_address11__0;
  output ap_enable_reg_pp3_iter1_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]ram_reg;
  input imgHelper2_data_empty_n;
  input ram_reg_0;
  input icmp_ln878_reg_873;
  input [1:0]ram_reg_1;
  input ap_block_pp3_stage0_11001__0;
  input ap_enable_reg_pp3_iter1;
  input [11:0]ram_reg_2;
  input [11:0]ram_reg_3;
  input p_56_in;
  input [1:0]ram_reg_4;
  input icmp_ln878_18_reg_930;
  input ram_reg_5;
  input icmp_ln878_17_reg_926;

  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire buf_V_0_ce0;
  wire buf_V_1_address11__0;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire icmp_ln878_reg_873;
  wire imgHelper2_data_empty_n;
  wire p_56_in;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [11:0]ram_reg_2;
  wire [11:0]ram_reg_3;
  wire [1:0]ram_reg_4;
  wire ram_reg_5;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_50 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .icmp_ln878_reg_873(icmp_ln878_reg_873),
        .imgHelper2_data_empty_n(imgHelper2_data_empty_n),
        .p_56_in(p_56_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_48
   (ram_reg,
    buf_V_0_ce0,
    ap_block_pp3_stage0_11001__0,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_18_reg_930,
    ram_reg_2,
    icmp_ln878_17_reg_926,
    ram_reg_3,
    ap_enable_reg_pp3_iter1,
    p_56_in,
    imgHelper2_data_empty_n,
    imgHelper3_data_full_n,
    ram_reg_4,
    icmp_ln882_reg_954_pp3_iter4_reg);
  output [7:0]ram_reg;
  output buf_V_0_ce0;
  output ap_block_pp3_stage0_11001__0;
  input ap_clk;
  input [11:0]Q;
  input [11:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_18_reg_930;
  input [0:0]ram_reg_2;
  input icmp_ln878_17_reg_926;
  input [0:0]ram_reg_3;
  input ap_enable_reg_pp3_iter1;
  input p_56_in;
  input imgHelper2_data_empty_n;
  input imgHelper3_data_full_n;
  input ram_reg_4;
  input icmp_ln882_reg_954_pp3_iter4_reg;

  wire [11:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_ce0;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire imgHelper2_data_empty_n;
  wire imgHelper3_data_full_n;
  wire p_56_in;
  wire [7:0]ram_reg;
  wire [11:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;

  colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_49 colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U
       (.Q(Q),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_17_reg_926(icmp_ln878_17_reg_926),
        .icmp_ln878_18_reg_930(icmp_ln878_18_reg_930),
        .icmp_ln882_reg_954_pp3_iter4_reg(icmp_ln882_reg_954_pp3_iter4_reg),
        .imgHelper2_data_empty_n(imgHelper2_data_empty_n),
        .imgHelper3_data_full_n(imgHelper3_data_full_n),
        .p_56_in(p_56_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4));
endmodule

module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram
   (DOBDO,
    buf_V_0_ce0,
    ap_block_pp3_stage0_11001__0,
    \ap_CS_fsm_reg[8] ,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp3_iter2,
    ram_reg_2,
    ap_enable_reg_pp3_iter1,
    p_55_in,
    imgHelper4_data_empty_n,
    imgOutput_data_full_n,
    ram_reg_3,
    icmp_ln882_reg_954_pp3_iter4_reg,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6);
  output [7:0]DOBDO;
  output buf_V_0_ce0;
  output ap_block_pp3_stage0_11001__0;
  output \ap_CS_fsm_reg[8] ;
  input ap_clk;
  input [11:0]Q;
  input [11:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp3_iter2;
  input [0:0]ram_reg_2;
  input ap_enable_reg_pp3_iter1;
  input p_55_in;
  input imgHelper4_data_empty_n;
  input imgOutput_data_full_n;
  input ram_reg_3;
  input icmp_ln882_reg_954_pp3_iter4_reg;
  input [0:0]ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;

  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_ce0;
  wire buf_V_2_ce1;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire imgHelper4_data_empty_n;
  wire imgOutput_data_full_n;
  wire p_55_in;
  wire [11:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_2_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_2_ce1,buf_V_2_ce1,buf_V_2_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_10__3
       (.I0(ram_reg_2),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(\ap_CS_fsm_reg[8] ));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_1__10
       (.I0(ram_reg_4),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .O(buf_V_2_ce1));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    ram_reg_i_25__4
       (.I0(p_55_in),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(imgHelper4_data_empty_n),
        .I3(imgOutput_data_full_n),
        .I4(ram_reg_3),
        .I5(icmp_ln882_reg_954_pp3_iter4_reg),
        .O(ap_block_pp3_stage0_11001__0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__7
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(buf_V_0_ce0));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_30
   (E,
    internal_empty_n_reg,
    buf_V_1_address11__0,
    D,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ,
    S,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ,
    DI,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ,
    \src_buf_V_0_0_reg_342_reg[6] ,
    \src_buf_V_0_1_reg_963_reg[6] ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 ,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    icmp_ln878_reg_873,
    ram_reg_4,
    imgHelper4_data_empty_n,
    ram_reg_5,
    ram_reg_6,
    p_55_in,
    ap_enable_reg_pp3_iter1,
    ap_phi_mux_p_Val2_s_phi_fu_358_p4,
    ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4,
    CO,
    \max_V_3_reg_968_reg[7] ,
    \max_V_3_reg_968_reg[7]_0 ,
    \_inferred__1/i__carry ,
    \_inferred__1/i__carry_0 ,
    \_inferred__1/i__carry_1 ,
    \_inferred__2/i__carry ,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448,
    icmp_ln878_4_reg_926_pp3_iter2_reg,
    icmp_ln878_5_reg_930_pp3_iter2_reg,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ,
    DOBDO,
    \src_buf_V_0_1_reg_963_reg[7] ,
    \src_buf_V_0_1_reg_963_reg[0] );
  output [0:0]E;
  output internal_empty_n_reg;
  output buf_V_1_address11__0;
  output [7:0]D;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ;
  output [3:0]S;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ;
  output [3:0]DI;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ;
  output [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  output [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  output [7:0]\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 ;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input ram_reg_2;
  input [1:0]ram_reg_3;
  input icmp_ln878_reg_873;
  input ram_reg_4;
  input imgHelper4_data_empty_n;
  input [11:0]ram_reg_5;
  input [11:0]ram_reg_6;
  input p_55_in;
  input ap_enable_reg_pp3_iter1;
  input [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  input [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  input [0:0]CO;
  input [0:0]\max_V_3_reg_968_reg[7] ;
  input [0:0]\max_V_3_reg_968_reg[7]_0 ;
  input [3:0]\_inferred__1/i__carry ;
  input \_inferred__1/i__carry_0 ;
  input [3:0]\_inferred__1/i__carry_1 ;
  input [3:0]\_inferred__2/i__carry ;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input [0:0]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  input icmp_ln878_4_reg_926_pp3_iter2_reg;
  input icmp_ln878_5_reg_930_pp3_iter2_reg;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  input [1:0]\src_buf_V_0_1_reg_963_reg[0] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]\_inferred__1/i__carry ;
  wire \_inferred__1/i__carry_0 ;
  wire [3:0]\_inferred__1/i__carry_1 ;
  wire [3:0]\_inferred__2/i__carry ;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ;
  wire [7:0]\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 ;
  wire [0:0]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_2__0_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_2__0_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_2__0_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_2__0_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_2__0_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_2__0_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_2__0_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_3__0_n_3 ;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  wire buf_V_0_ce0;
  wire [11:0]buf_V_1_address1;
  wire buf_V_1_address11__0;
  wire buf_V_1_ce1;
  wire [7:0]buf_V_1_q0;
  wire buf_V_1_we1;
  wire icmp_ln878_4_reg_926_pp3_iter2_reg;
  wire icmp_ln878_5_reg_930_pp3_iter2_reg;
  wire icmp_ln878_reg_873;
  wire imgHelper4_data_empty_n;
  wire internal_empty_n_reg;
  wire [0:0]\max_V_3_reg_968_reg[7] ;
  wire [0:0]\max_V_3_reg_968_reg[7]_0 ;
  wire p_55_in;
  wire [7:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire [1:0]ram_reg_3;
  wire ram_reg_4;
  wire [11:0]ram_reg_5;
  wire [11:0]ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_23__4_n_3;
  wire [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  wire \src_buf_V_0_1_reg_963[0]_i_2__0_n_3 ;
  wire \src_buf_V_0_1_reg_963[1]_i_2__0_n_3 ;
  wire \src_buf_V_0_1_reg_963[2]_i_2__0_n_3 ;
  wire \src_buf_V_0_1_reg_963[3]_i_2__0_n_3 ;
  wire \src_buf_V_0_1_reg_963[4]_i_2__0_n_3 ;
  wire \src_buf_V_0_1_reg_963[5]_i_2__0_n_3 ;
  wire \src_buf_V_0_1_reg_963[6]_i_2__0_n_3 ;
  wire \src_buf_V_0_1_reg_963[7]_i_3__2_n_3 ;
  wire [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  wire [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  wire [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_1__2 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[0]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [0]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_2__0 
       (.I0(buf_V_1_q0[0]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [0]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_1__2 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[1]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [1]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_2__0 
       (.I0(buf_V_1_q0[1]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [1]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_1__2 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[2]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [2]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_2__0 
       (.I0(buf_V_1_q0[2]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [2]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_1__2 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[3]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [3]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_2__0 
       (.I0(buf_V_1_q0[3]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [3]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_1__2 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[4]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [4]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_2__0 
       (.I0(buf_V_1_q0[4]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [4]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_1__2 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[5]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [5]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_2__0 
       (.I0(buf_V_1_q0[5]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [5]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_1__2 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[6]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [6]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_2__0 
       (.I0(buf_V_1_q0[6]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [6]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_2__2 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_3__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[7]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [7]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_3__0 
       (.I0(buf_V_1_q0[7]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [7]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_1__23
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I2(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I3(\_inferred__1/i__carry_1 [3]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [3]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_1__24
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I3(\_inferred__2/i__carry [3]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [3]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [3]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_2__23
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I2(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I3(\_inferred__1/i__carry_1 [2]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [2]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_2__24
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I3(\_inferred__2/i__carry [2]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [2]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [2]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_3__23
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I2(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I3(\_inferred__1/i__carry_1 [1]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_3__24
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I3(\_inferred__2/i__carry [1]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [1]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [1]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_4__23
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I2(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I3(\_inferred__1/i__carry_1 [0]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_4__24
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I3(\_inferred__2/i__carry [0]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [0]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [0]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_5__23
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I2(\_inferred__1/i__carry [3]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [3]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_5__24
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I2(\_inferred__1/i__carry_1 [3]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [3]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [3]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_6__23
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I2(\_inferred__1/i__carry [2]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [2]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_6__24
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I2(\_inferred__1/i__carry_1 [2]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [2]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [2]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_7__23
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I2(\_inferred__1/i__carry [1]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [1]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_7__24
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I2(\_inferred__1/i__carry_1 [1]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [1]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_8__23
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I2(\_inferred__1/i__carry [0]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [0]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_8__24
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I2(\_inferred__1/i__carry_1 [0]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [0]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_col_046_0_reg_262[12]_i_1__2 
       (.I0(ram_reg_3[0]),
        .I1(icmp_ln878_reg_873),
        .I2(ram_reg_4),
        .I3(imgHelper4_data_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[0]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[0]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[0]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[1]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[2]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[2]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[2]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[3]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[4]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[4]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[4]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[5]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[6]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[6]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[6]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[7]_i_2__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_1_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],buf_V_1_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__4
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[3]),
        .O(buf_V_1_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__3
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[2]),
        .O(buf_V_1_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__3
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[1]),
        .O(buf_V_1_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__3
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[0]),
        .O(buf_V_1_address1[0]));
  LUT4 #(
    .INIT(16'hFF20)) 
    ram_reg_i_1__8
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_2),
        .I3(E),
        .O(buf_V_1_we1));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    ram_reg_i_22__3
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_2),
        .I3(internal_empty_n_reg),
        .I4(ram_reg_4),
        .O(buf_V_1_ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    ram_reg_i_23__4
       (.I0(p_55_in),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_1[0]),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ram_reg_3[1]),
        .I5(buf_V_1_address11__0),
        .O(ram_reg_i_23__4_n_3));
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_reg_i_24__3
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(ram_reg_9),
        .O(buf_V_1_address11__0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    ram_reg_i_25__3
       (.I0(imgHelper4_data_empty_n),
        .I1(ram_reg_4),
        .I2(icmp_ln878_reg_873),
        .I3(ram_reg_3[0]),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__8
       (.I0(ram_reg_5[11]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[11]),
        .O(buf_V_1_address1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__5
       (.I0(ram_reg_5[10]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[10]),
        .O(buf_V_1_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__5
       (.I0(ram_reg_5[9]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[9]),
        .O(buf_V_1_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__5
       (.I0(ram_reg_5[8]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[8]),
        .O(buf_V_1_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__5
       (.I0(ram_reg_5[7]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[7]),
        .O(buf_V_1_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__5
       (.I0(ram_reg_5[6]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[6]),
        .O(buf_V_1_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__5
       (.I0(ram_reg_5[5]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[5]),
        .O(buf_V_1_address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__5
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_i_23__4_n_3),
        .I2(ram_reg_6[4]),
        .O(buf_V_1_address1[4]));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[0]_i_1__2 
       (.I0(\src_buf_V_0_1_reg_963[0]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[0]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[0]_i_2__0 
       (.I0(buf_V_1_q0[0]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [0]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[0]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[1]_i_1__2 
       (.I0(\src_buf_V_0_1_reg_963[1]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[1]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[1]_i_2__0 
       (.I0(buf_V_1_q0[1]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [1]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[1]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[2]_i_1__2 
       (.I0(\src_buf_V_0_1_reg_963[2]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[2]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[2]_i_2__0 
       (.I0(buf_V_1_q0[2]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [2]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[2]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[3]_i_1__2 
       (.I0(\src_buf_V_0_1_reg_963[3]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[3]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[3]_i_2__0 
       (.I0(buf_V_1_q0[3]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [3]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[4]_i_1__2 
       (.I0(\src_buf_V_0_1_reg_963[4]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[4]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[4]_i_2__0 
       (.I0(buf_V_1_q0[4]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [4]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[5]_i_1__2 
       (.I0(\src_buf_V_0_1_reg_963[5]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[5]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[5]_i_2__0 
       (.I0(buf_V_1_q0[5]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [5]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[5]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[6]_i_1__2 
       (.I0(\src_buf_V_0_1_reg_963[6]_i_2__0_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[6]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[6]_i_2__0 
       (.I0(buf_V_1_q0[6]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [6]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[6]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[7]_i_2__2 
       (.I0(\src_buf_V_0_1_reg_963[7]_i_3__2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[7]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[7]_i_3__2 
       (.I0(buf_V_1_q0[7]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [7]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[7]_i_3__2_n_3 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_31
   (DOBDO,
    \icmp_ln878_4_reg_926_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp3_iter1_reg,
    buf_V_0_address1139_out__0,
    p_55_in,
    DI,
    S,
    ap_clk,
    buf_V_0_ce0,
    Q,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    CO,
    ram_reg_2,
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ,
    ram_reg_3,
    out,
    ap_enable_reg_pp3_iter1,
    ram_reg_4,
    icmp_ln878_1_fu_552_p2_carry__0,
    ap_block_pp3_stage0_11001__0);
  output [7:0]DOBDO;
  output \icmp_ln878_4_reg_926_reg[0] ;
  output \ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp3_iter1_reg;
  output buf_V_0_address1139_out__0;
  output p_55_in;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]DIADI;
  input [1:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [0:0]CO;
  input ram_reg_2;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ;
  input [11:0]ram_reg_3;
  input [12:0]out;
  input ap_enable_reg_pp3_iter1;
  input ram_reg_4;
  input [7:0]icmp_ln878_1_fu_552_p2_carry__0;
  input ap_block_pp3_stage0_11001__0;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ;
  wire [11:0]buf_V_0_address1;
  wire buf_V_0_address1139_out__0;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire buf_V_0_we1;
  wire [7:0]icmp_ln878_1_fu_552_p2_carry__0;
  wire \icmp_ln878_4_reg_926_reg[0] ;
  wire [12:0]out;
  wire p_55_in;
  wire [1:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire [11:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_26__3_n_3;
  wire ram_reg_i_29_n_3;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366[7]_i_4 
       (.I0(ram_reg_4),
        .I1(ram_reg_2),
        .I2(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ),
        .O(p_55_in));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_1__0
       (.I0(icmp_ln878_1_fu_552_p2_carry__0[6]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[7]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_2__0
       (.I0(out[12]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[4]),
        .I2(icmp_ln878_1_fu_552_p2_carry__0[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_3__0
       (.I0(icmp_ln878_1_fu_552_p2_carry__0[3]),
        .I1(out[11]),
        .I2(icmp_ln878_1_fu_552_p2_carry__0[2]),
        .I3(out[10]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_4__0
       (.I0(icmp_ln878_1_fu_552_p2_carry__0[1]),
        .I1(out[9]),
        .I2(icmp_ln878_1_fu_552_p2_carry__0[0]),
        .I3(out[8]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_5__0
       (.I0(icmp_ln878_1_fu_552_p2_carry__0[7]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[6]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_6__0
       (.I0(out[12]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[4]),
        .I2(icmp_ln878_1_fu_552_p2_carry__0[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_7__0
       (.I0(out[11]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[3]),
        .I2(out[10]),
        .I3(icmp_ln878_1_fu_552_p2_carry__0[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_8__0
       (.I0(out[9]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[1]),
        .I2(out[8]),
        .I3(icmp_ln878_1_fu_552_p2_carry__0[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_4_fu_636_p2_carry_i_10__0
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .O(ap_enable_reg_pp3_iter1_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_0_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__5
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[4]),
        .O(buf_V_0_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__4
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[3]),
        .O(buf_V_0_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__4
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[2]),
        .O(buf_V_0_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__4
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[1]),
        .O(buf_V_0_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__4
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[0]),
        .O(buf_V_0_address1[0]));
  LUT5 #(
    .INIT(32'hFF101010)) 
    ram_reg_i_1__9
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(\icmp_ln878_4_reg_926_reg[0] ),
        .I3(ram_reg_1[0]),
        .I4(CO),
        .O(buf_V_0_we1));
  LUT4 #(
    .INIT(16'hFF10)) 
    ram_reg_i_23__3
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(\icmp_ln878_4_reg_926_reg[0] ),
        .I3(ram_reg_1[0]),
        .O(buf_V_0_ce1));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_24__4
       (.I0(ram_reg_4),
        .I1(ram_reg_2),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ram_reg_1[1]),
        .O(\icmp_ln878_4_reg_926_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ram_reg_i_26__3
       (.I0(buf_V_0_address1139_out__0),
        .I1(ap_enable_reg_pp3_iter1_reg),
        .I2(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ),
        .I3(ram_reg_2),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(ram_reg_i_26__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    ram_reg_i_27__1
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_1[1]),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(p_55_in),
        .O(buf_V_0_address1139_out__0));
  LUT6 #(
    .INIT(64'h00000000AAAAAABA)) 
    ram_reg_i_28__1
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_i_29_n_3),
        .I2(ram_reg_2),
        .I3(\ap_phi_reg_pp3_iter2_arrayidx486_i181254_load_0_2_reg_366_reg[7] ),
        .I4(ap_enable_reg_pp3_iter1_reg),
        .I5(buf_V_0_address1139_out__0),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_29
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .O(ram_reg_i_29_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__6
       (.I0(ram_reg_3[11]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[11]),
        .O(buf_V_0_address1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__6
       (.I0(ram_reg_3[10]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[10]),
        .O(buf_V_0_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__6
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[9]),
        .O(buf_V_0_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__6
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[8]),
        .O(buf_V_0_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__6
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[7]),
        .O(buf_V_0_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__6
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[6]),
        .O(buf_V_0_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__6
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_i_26__3_n_3),
        .I2(out[5]),
        .O(buf_V_0_address1[5]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_36
   (DOBDO,
    buf_V_0_ce0,
    ap_clk,
    Q,
    ram_reg_0,
    DIADI,
    ap_enable_reg_pp3_iter2,
    ap_block_pp3_stage0_11001__0,
    ram_reg_1,
    icmp_ln878_5_reg_930,
    icmp_ln878_4_reg_926,
    ap_enable_reg_pp3_iter1,
    ram_reg_2);
  output [7:0]DOBDO;
  output buf_V_0_ce0;
  input ap_clk;
  input [11:0]Q;
  input [11:0]ram_reg_0;
  input [0:0]DIADI;
  input ap_enable_reg_pp3_iter2;
  input ap_block_pp3_stage0_11001__0;
  input [0:0]ram_reg_1;
  input icmp_ln878_5_reg_930;
  input icmp_ln878_4_reg_926;
  input ap_enable_reg_pp3_iter1;
  input [0:0]ram_reg_2;

  wire [0:0]DIADI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_ce0;
  wire buf_V_2_ce1;
  wire icmp_ln878_4_reg_926;
  wire icmp_ln878_5_reg_930;
  wire [11:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_2_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI,DIADI,DIADI,DIADI,DIADI,DIADI,DIADI,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_2_ce1,buf_V_2_ce1,buf_V_2_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram_reg_i_1__1
       (.I0(ram_reg_1),
        .I1(icmp_ln878_5_reg_930),
        .I2(icmp_ln878_4_reg_926),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ram_reg_2),
        .I5(ap_block_pp3_stage0_11001__0),
        .O(buf_V_2_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(buf_V_0_ce0));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_37
   (E,
    internal_empty_n_reg,
    D,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ,
    S,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ,
    DI,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ,
    \src_buf_V_0_0_reg_342_reg[6] ,
    \src_buf_V_0_1_reg_963_reg[6] ,
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 ,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_block_pp3_stage0_11001__0,
    icmp_ln878_reg_873,
    ram_reg_3,
    imgHelper1_data_empty_n,
    ram_reg_4,
    imgHelper1_data_dout,
    ram_reg_5,
    ram_reg_6,
    ap_phi_mux_p_Val2_s_phi_fu_358_p4,
    ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4,
    CO,
    \max_V_3_reg_968_reg[7] ,
    \max_V_3_reg_968_reg[7]_0 ,
    \_inferred__1/i__carry ,
    \_inferred__1/i__carry_0 ,
    \_inferred__1/i__carry_1 ,
    \_inferred__2/i__carry ,
    ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448,
    icmp_ln878_4_reg_926_pp3_iter2_reg,
    icmp_ln878_5_reg_930_pp3_iter2_reg,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ,
    DOBDO,
    \src_buf_V_0_1_reg_963_reg[7] ,
    \src_buf_V_0_1_reg_963_reg[0] ,
    ram_reg_7,
    ram_reg_8);
  output [0:0]E;
  output internal_empty_n_reg;
  output [7:0]D;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ;
  output [3:0]S;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ;
  output [3:0]DI;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ;
  output \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ;
  output [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  output [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  output [7:0]\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 ;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input [1:0]ram_reg_2;
  input ap_block_pp3_stage0_11001__0;
  input icmp_ln878_reg_873;
  input ram_reg_3;
  input imgHelper1_data_empty_n;
  input ram_reg_4;
  input [0:0]imgHelper1_data_dout;
  input ram_reg_5;
  input ram_reg_6;
  input [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  input [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  input [0:0]CO;
  input [0:0]\max_V_3_reg_968_reg[7] ;
  input [0:0]\max_V_3_reg_968_reg[7]_0 ;
  input [3:0]\_inferred__1/i__carry ;
  input \_inferred__1/i__carry_0 ;
  input [3:0]\_inferred__1/i__carry_1 ;
  input [3:0]\_inferred__2/i__carry ;
  input [0:0]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  input icmp_ln878_4_reg_926_pp3_iter2_reg;
  input icmp_ln878_5_reg_930_pp3_iter2_reg;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  input [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  input [11:0]ram_reg_7;
  input [11:0]ram_reg_8;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]\_inferred__1/i__carry ;
  wire \_inferred__1/i__carry_0 ;
  wire [3:0]\_inferred__1/i__carry_1 ;
  wire [3:0]\_inferred__2/i__carry ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ;
  wire [7:0]\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 ;
  wire [0:0]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_3_n_3 ;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  wire buf_V_0_ce0;
  wire [11:0]buf_V_1_address1;
  wire buf_V_1_ce1;
  wire [7:7]buf_V_1_d1;
  wire [7:0]buf_V_1_q0;
  wire buf_V_1_we1;
  wire icmp_ln878_4_reg_926_pp3_iter2_reg;
  wire icmp_ln878_5_reg_930_pp3_iter2_reg;
  wire icmp_ln878_reg_873;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire internal_empty_n_reg;
  wire [0:0]\max_V_3_reg_968_reg[7] ;
  wire [0:0]\max_V_3_reg_968_reg[7]_0 ;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [11:0]ram_reg_7;
  wire [11:0]ram_reg_8;
  wire [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  wire \src_buf_V_0_1_reg_963[0]_i_2_n_3 ;
  wire \src_buf_V_0_1_reg_963[1]_i_2_n_3 ;
  wire \src_buf_V_0_1_reg_963[2]_i_2_n_3 ;
  wire \src_buf_V_0_1_reg_963[3]_i_2_n_3 ;
  wire \src_buf_V_0_1_reg_963[4]_i_2_n_3 ;
  wire \src_buf_V_0_1_reg_963[5]_i_2_n_3 ;
  wire \src_buf_V_0_1_reg_963[6]_i_2_n_3 ;
  wire \src_buf_V_0_1_reg_963[7]_i_3_n_3 ;
  wire [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  wire [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  wire [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[0]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [0]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_2 
       (.I0(buf_V_1_q0[0]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [0]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[1]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [1]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_2 
       (.I0(buf_V_1_q0[1]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [1]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[2]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [2]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_2 
       (.I0(buf_V_1_q0[2]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [2]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[3]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [3]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_2 
       (.I0(buf_V_1_q0[3]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [3]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[4]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [4]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_2 
       (.I0(buf_V_1_q0[4]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [4]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[5]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [5]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_2 
       (.I0(buf_V_1_q0[5]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [5]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[6]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [6]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_2 
       (.I0(buf_V_1_q0[6]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [6]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_2 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_3_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(DOBDO[7]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_7 [7]));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_3 
       (.I0(buf_V_1_q0[7]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [7]),
        .I2(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_1
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I2(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I3(\_inferred__1/i__carry_1 [3]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [3]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_1__0
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I3(\_inferred__2/i__carry [3]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [3]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [3]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_2
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I2(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I3(\_inferred__1/i__carry_1 [2]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [2]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_2__0
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I3(\_inferred__2/i__carry [2]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [2]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [2]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_3
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I2(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I3(\_inferred__1/i__carry_1 [1]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_3__0
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I3(\_inferred__2/i__carry [1]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [1]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [1]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_4
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I2(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I3(\_inferred__1/i__carry_1 [0]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h7171713030307130)) 
    i__carry_i_4__0
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I3(\_inferred__2/i__carry [0]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [0]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [0]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_5
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I2(\_inferred__1/i__carry [3]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [3]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_5__0
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I2(\_inferred__1/i__carry_1 [3]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [3]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [3]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_6
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I2(\_inferred__1/i__carry [2]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [2]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_6__0
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I2(\_inferred__1/i__carry_1 [2]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [2]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [2]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_7
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I2(\_inferred__1/i__carry [1]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [1]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_7__0
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I2(\_inferred__1/i__carry_1 [1]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [1]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_8
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I2(\_inferred__1/i__carry [0]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [0]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_8__0
       (.I0(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I2(\_inferred__1/i__carry_1 [0]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [0]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_col_046_0_reg_262[12]_i_1 
       (.I0(ram_reg_2[0]),
        .I1(icmp_ln878_reg_873),
        .I2(ram_reg_3),
        .I3(imgHelper1_data_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[0]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[0]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[0]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[1]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[2]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[2]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[2]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[3]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[4]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[4]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[4]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[5]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[6]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[6]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[6]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_3_reg_968[7]_i_2 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I2(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ),
        .I3(CO),
        .I4(\max_V_3_reg_968_reg[7] ),
        .I5(\max_V_3_reg_968_reg[7]_0 ),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_1_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_1_d1,buf_V_1_d1,buf_V_1_d1,buf_V_1_d1,buf_V_1_d1,buf_V_1_d1,buf_V_1_d1,buf_V_1_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],buf_V_1_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    ram_reg_i_1
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_0[1]),
        .I2(ram_reg_1),
        .I3(ram_reg_2[1]),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(E),
        .O(buf_V_1_we1));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_10__6
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[3]),
        .I3(ram_reg_8[3]),
        .O(buf_V_1_address1[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_11__5
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[2]),
        .I3(ram_reg_8[2]),
        .O(buf_V_1_address1[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_12__5
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[1]),
        .I3(ram_reg_8[1]),
        .O(buf_V_1_address1[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_13__5
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[0]),
        .I3(ram_reg_8[0]),
        .O(buf_V_1_address1[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    ram_reg_i_14
       (.I0(imgHelper1_data_dout),
        .I1(ram_reg_5),
        .I2(ram_reg_0[0]),
        .I3(ram_reg_6),
        .O(buf_V_1_d1));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    ram_reg_i_15
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_0[1]),
        .I2(ram_reg_1),
        .I3(ram_reg_4),
        .I4(internal_empty_n_reg),
        .I5(ram_reg_3),
        .O(buf_V_1_ce1));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    ram_reg_i_16
       (.I0(imgHelper1_data_empty_n),
        .I1(ram_reg_3),
        .I2(icmp_ln878_reg_873),
        .I3(ram_reg_2[0]),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_2__10
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[11]),
        .I3(ram_reg_8[11]),
        .O(buf_V_1_address1[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_3__8
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[10]),
        .I3(ram_reg_8[10]),
        .O(buf_V_1_address1[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_4__8
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[9]),
        .I3(ram_reg_8[9]),
        .O(buf_V_1_address1[9]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_5__8
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[8]),
        .I3(ram_reg_8[8]),
        .O(buf_V_1_address1[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_6__8
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[7]),
        .I3(ram_reg_8[7]),
        .O(buf_V_1_address1[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_7__8
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_8[6]),
        .O(buf_V_1_address1[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_8__8
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[5]),
        .I3(ram_reg_8[5]),
        .O(buf_V_1_address1[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    ram_reg_i_9__8
       (.I0(ram_reg_5),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7[4]),
        .I3(ram_reg_8[4]),
        .O(buf_V_1_address1[4]));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[0]_i_1 
       (.I0(\src_buf_V_0_1_reg_963[0]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[0]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7] ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[0]_i_2 
       (.I0(buf_V_1_q0[0]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [0]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[1]_i_1 
       (.I0(\src_buf_V_0_1_reg_963[1]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[1]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[1]_i_2 
       (.I0(buf_V_1_q0[1]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [1]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[2]_i_1 
       (.I0(\src_buf_V_0_1_reg_963[2]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[2]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[2]_i_2 
       (.I0(buf_V_1_q0[2]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [2]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[3]_i_1 
       (.I0(\src_buf_V_0_1_reg_963[3]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[3]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[3]_i_2 
       (.I0(buf_V_1_q0[3]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [3]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[4]_i_1 
       (.I0(\src_buf_V_0_1_reg_963[4]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[4]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[4]_i_2 
       (.I0(buf_V_1_q0[4]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [4]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[5]_i_1 
       (.I0(\src_buf_V_0_1_reg_963[5]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[5]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_4 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[5]_i_2 
       (.I0(buf_V_1_q0[5]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [5]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[6]_i_1 
       (.I0(\src_buf_V_0_1_reg_963[6]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[6]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_5 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[6]_i_2 
       (.I0(buf_V_1_q0[6]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [6]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \src_buf_V_0_1_reg_963[7]_i_2 
       (.I0(\src_buf_V_0_1_reg_963[7]_i_3_n_3 ),
        .I1(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_448),
        .I2(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I5(DOBDO[7]),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_378_reg[7]_6 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \src_buf_V_0_1_reg_963[7]_i_3 
       (.I0(buf_V_1_q0[7]),
        .I1(\src_buf_V_0_1_reg_963_reg[7] [7]),
        .I2(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .I3(icmp_ln878_5_reg_930_pp3_iter2_reg),
        .I4(icmp_ln878_4_reg_926_pp3_iter2_reg),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .O(\src_buf_V_0_1_reg_963[7]_i_3_n_3 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_38
   (DOBDO,
    \icmp_ln878_5_reg_930_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    ap_block_pp3_stage0_11001__0,
    \trunc_ln124_reg_907_reg[1] ,
    DI,
    S,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    CO,
    ram_reg_2,
    imgHelper1_data_empty_n,
    imgHelper2_data_full_n,
    ram_reg_3,
    icmp_ln882_reg_954_pp3_iter4_reg,
    imgHelper1_data_dout,
    icmp_ln878_5_reg_930,
    icmp_ln878_4_reg_926,
    ap_enable_reg_pp3_iter1,
    icmp_ln878_1_fu_552_p2_carry__0,
    out,
    ram_reg_4);
  output [7:0]DOBDO;
  output \icmp_ln878_5_reg_930_reg[0] ;
  output \ap_CS_fsm_reg[8] ;
  output ap_block_pp3_stage0_11001__0;
  output \trunc_ln124_reg_907_reg[1] ;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [1:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [0:0]CO;
  input ram_reg_2;
  input imgHelper1_data_empty_n;
  input imgHelper2_data_full_n;
  input ram_reg_3;
  input icmp_ln882_reg_954_pp3_iter4_reg;
  input [0:0]imgHelper1_data_dout;
  input icmp_ln878_5_reg_930;
  input icmp_ln878_4_reg_926;
  input ap_enable_reg_pp3_iter1;
  input [7:0]icmp_ln878_1_fu_552_p2_carry__0;
  input [12:0]out;
  input [11:0]ram_reg_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire [11:0]buf_V_0_address1;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire [7:7]buf_V_0_d1;
  wire buf_V_0_we1;
  wire [7:0]icmp_ln878_1_fu_552_p2_carry__0;
  wire icmp_ln878_4_reg_926;
  wire icmp_ln878_5_reg_930;
  wire \icmp_ln878_5_reg_930_reg[0] ;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire [0:0]imgHelper1_data_dout;
  wire imgHelper1_data_empty_n;
  wire imgHelper2_data_full_n;
  wire [12:0]out;
  wire [1:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [11:0]ram_reg_4;
  wire \trunc_ln124_reg_907_reg[1] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_1
       (.I0(icmp_ln878_1_fu_552_p2_carry__0[6]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[7]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_2
       (.I0(out[12]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[4]),
        .I2(icmp_ln878_1_fu_552_p2_carry__0[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_3
       (.I0(icmp_ln878_1_fu_552_p2_carry__0[3]),
        .I1(out[11]),
        .I2(icmp_ln878_1_fu_552_p2_carry__0[2]),
        .I3(out[10]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_4
       (.I0(icmp_ln878_1_fu_552_p2_carry__0[1]),
        .I1(out[9]),
        .I2(icmp_ln878_1_fu_552_p2_carry__0[0]),
        .I3(out[8]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_5
       (.I0(icmp_ln878_1_fu_552_p2_carry__0[7]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[6]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_6
       (.I0(out[12]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[4]),
        .I2(icmp_ln878_1_fu_552_p2_carry__0[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_7
       (.I0(out[11]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[3]),
        .I2(out[10]),
        .I3(icmp_ln878_1_fu_552_p2_carry__0[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_552_p2_carry__0_i_8
       (.I0(out[9]),
        .I1(icmp_ln878_1_fu_552_p2_carry__0[1]),
        .I2(out[8]),
        .I3(icmp_ln878_1_fu_552_p2_carry__0[0]),
        .O(S[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_0_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_0_d1,buf_V_0_d1,buf_V_0_d1,buf_V_0_d1,buf_V_0_d1,buf_V_0_d1,buf_V_0_d1,buf_V_0_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_10__7
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[4]),
        .I3(out[4]),
        .O(buf_V_0_address1[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_11__6
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[3]),
        .I3(out[3]),
        .O(buf_V_0_address1[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_12__6
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[2]),
        .I3(out[2]),
        .O(buf_V_0_address1[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_13__6
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[1]),
        .I3(out[1]),
        .O(buf_V_0_address1[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_14__6
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[0]),
        .I3(out[0]),
        .O(buf_V_0_address1[0]));
  LUT5 #(
    .INIT(32'hBBAA8BAA)) 
    ram_reg_i_15__0
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_2),
        .I3(\trunc_ln124_reg_907_reg[1] ),
        .I4(imgHelper1_data_dout),
        .O(buf_V_0_d1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    ram_reg_i_16__0
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_0[1]),
        .I2(\icmp_ln878_5_reg_930_reg[0] ),
        .I3(ram_reg_1[1]),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ram_reg_1[0]),
        .O(buf_V_0_ce1));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_17
       (.I0(icmp_ln878_5_reg_930),
        .I1(icmp_ln878_4_reg_926),
        .I2(ap_enable_reg_pp3_iter1),
        .O(\icmp_ln878_5_reg_930_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_18
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ram_reg_1[1]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    ram_reg_i_19
       (.I0(\icmp_ln878_5_reg_930_reg[0] ),
        .I1(ram_reg_2),
        .I2(imgHelper1_data_empty_n),
        .I3(imgHelper2_data_full_n),
        .I4(ram_reg_3),
        .I5(icmp_ln882_reg_954_pp3_iter4_reg),
        .O(ap_block_pp3_stage0_11001__0));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    ram_reg_i_1__0
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_0[1]),
        .I2(\icmp_ln878_5_reg_930_reg[0] ),
        .I3(\ap_CS_fsm_reg[8] ),
        .I4(ram_reg_1[0]),
        .I5(CO),
        .O(buf_V_0_we1));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_i_20
       (.I0(ram_reg_0[1]),
        .I1(icmp_ln878_5_reg_930),
        .I2(icmp_ln878_4_reg_926),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ram_reg_1[1]),
        .O(\trunc_ln124_reg_907_reg[1] ));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_3__9
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[11]),
        .I3(out[11]),
        .O(buf_V_0_address1[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_4__9
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[10]),
        .I3(out[10]),
        .O(buf_V_0_address1[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_5__9
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[9]),
        .I3(out[9]),
        .O(buf_V_0_address1[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_6__9
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[8]),
        .I3(out[8]),
        .O(buf_V_0_address1[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_7__9
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[7]),
        .I3(out[7]),
        .O(buf_V_0_address1[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_8__9
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[6]),
        .I3(out[6]),
        .O(buf_V_0_address1[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    ram_reg_i_9__9
       (.I0(\trunc_ln124_reg_907_reg[1] ),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_4[5]),
        .I3(out[5]),
        .O(buf_V_0_address1[5]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_42
   (ram_reg_0,
    buf_V_0_ce0,
    ap_block_pp3_stage0_11001__0,
    ap_clk,
    Q,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_18_reg_930,
    ram_reg_3,
    icmp_ln878_17_reg_926,
    ram_reg_4,
    ap_enable_reg_pp3_iter1,
    p_56_in,
    imgHelper3_data_empty_n,
    imgHelper4_data_full_n,
    ram_reg_5,
    icmp_ln882_reg_954_pp3_iter4_reg);
  output [7:0]ram_reg_0;
  output buf_V_0_ce0;
  output ap_block_pp3_stage0_11001__0;
  input ap_clk;
  input [11:0]Q;
  input [11:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_18_reg_930;
  input [0:0]ram_reg_3;
  input icmp_ln878_17_reg_926;
  input [0:0]ram_reg_4;
  input ap_enable_reg_pp3_iter1;
  input p_56_in;
  input imgHelper3_data_empty_n;
  input imgHelper4_data_full_n;
  input ram_reg_5;
  input icmp_ln882_reg_954_pp3_iter4_reg;

  wire [11:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_ce0;
  wire buf_V_2_ce1;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire imgHelper3_data_empty_n;
  wire imgHelper4_data_full_n;
  wire p_56_in;
  wire [7:0]ram_reg_0;
  wire [11:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_2_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_2_ce1,buf_V_2_ce1,buf_V_2_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_i_1__7
       (.I0(icmp_ln878_18_reg_930),
        .I1(ram_reg_3),
        .I2(icmp_ln878_17_reg_926),
        .I3(ram_reg_4),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_enable_reg_pp3_iter1),
        .O(buf_V_2_ce1));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    ram_reg_i_25__1
       (.I0(p_56_in),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(imgHelper3_data_empty_n),
        .I3(imgHelper4_data_full_n),
        .I4(ram_reg_5),
        .I5(icmp_ln882_reg_954_pp3_iter4_reg),
        .O(ap_block_pp3_stage0_11001__0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__4
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(buf_V_0_ce0));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_43
   (DOBDO,
    \ap_CS_fsm_reg[8] ,
    buf_V_1_address11__0,
    ap_enable_reg_pp3_iter1_reg,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg_0,
    imgHelper3_data_empty_n,
    ram_reg_1,
    icmp_ln878_reg_873,
    ram_reg_2,
    ap_block_pp3_stage0_11001__0,
    ap_enable_reg_pp3_iter1,
    ram_reg_3,
    ram_reg_4,
    p_56_in,
    ram_reg_5,
    icmp_ln878_18_reg_930,
    ram_reg_6,
    icmp_ln878_17_reg_926);
  output [7:0]DOBDO;
  output \ap_CS_fsm_reg[8] ;
  output buf_V_1_address11__0;
  output ap_enable_reg_pp3_iter1_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]ram_reg_0;
  input imgHelper3_data_empty_n;
  input ram_reg_1;
  input icmp_ln878_reg_873;
  input [1:0]ram_reg_2;
  input ap_block_pp3_stage0_11001__0;
  input ap_enable_reg_pp3_iter1;
  input [11:0]ram_reg_3;
  input [11:0]ram_reg_4;
  input p_56_in;
  input [1:0]ram_reg_5;
  input icmp_ln878_18_reg_930;
  input ram_reg_6;
  input icmp_ln878_17_reg_926;

  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire buf_V_0_ce0;
  wire [11:0]buf_V_1_address1;
  wire buf_V_1_address11__0;
  wire buf_V_1_ce1;
  wire buf_V_1_we1;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire icmp_ln878_reg_873;
  wire imgHelper3_data_empty_n;
  wire p_56_in;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_2;
  wire [11:0]ram_reg_3;
  wire [11:0]ram_reg_4;
  wire [1:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_23__2_n_3;
  wire ram_reg_i_24__1_n_3;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_17_fu_636_p2_carry_i_10__0
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ram_reg_2[1]),
        .I2(icmp_ln878_17_reg_926),
        .O(ap_enable_reg_pp3_iter1_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_1_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__1
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[3]),
        .O(buf_V_1_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__1
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[2]),
        .O(buf_V_1_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__1
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[1]),
        .O(buf_V_1_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__1
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[0]),
        .O(buf_V_1_address1[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_i_1__5
       (.I0(ram_reg_i_23__2_n_3),
        .I1(imgHelper3_data_empty_n),
        .I2(ram_reg_1),
        .I3(icmp_ln878_reg_873),
        .I4(ram_reg_2[0]),
        .O(buf_V_1_we1));
  LUT5 #(
    .INIT(32'hEAFAAAAA)) 
    ram_reg_i_22__1
       (.I0(ram_reg_i_23__2_n_3),
        .I1(imgHelper3_data_empty_n),
        .I2(ram_reg_1),
        .I3(icmp_ln878_reg_873),
        .I4(ram_reg_2[0]),
        .O(buf_V_1_ce1));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_i_23__2
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(icmp_ln878_18_reg_930),
        .I2(icmp_ln878_17_reg_926),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .O(ram_reg_i_23__2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    ram_reg_i_24__1
       (.I0(p_56_in),
        .I1(ram_reg_5[1]),
        .I2(ram_reg_5[0]),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ram_reg_2[1]),
        .I5(buf_V_1_address11__0),
        .O(ram_reg_i_24__1_n_3));
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_reg_i_25__2
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_5[1]),
        .I2(icmp_ln878_18_reg_930),
        .I3(ram_reg_6),
        .I4(ap_enable_reg_pp3_iter1_reg),
        .O(buf_V_1_address11__0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_26__1
       (.I0(ram_reg_2[1]),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(\ap_CS_fsm_reg[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__5
       (.I0(ram_reg_3[11]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[11]),
        .O(buf_V_1_address1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__2
       (.I0(ram_reg_3[10]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[10]),
        .O(buf_V_1_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__2
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[9]),
        .O(buf_V_1_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__2
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[8]),
        .O(buf_V_1_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__2
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[7]),
        .O(buf_V_1_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__2
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[6]),
        .O(buf_V_1_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__2
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[5]),
        .O(buf_V_1_address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__2
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_i_24__1_n_3),
        .I2(ram_reg_4[4]),
        .O(buf_V_1_address1[4]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_44
   (buf_V_0_address1140_out__0,
    p_56_in,
    D,
    \trunc_ln136_reg_911_reg[0] ,
    S,
    \trunc_ln136_reg_911_reg[0]_0 ,
    DI,
    \trunc_ln136_reg_911_reg[0]_1 ,
    \trunc_ln136_reg_911_reg[0]_2 ,
    \trunc_ln136_reg_911_reg[0]_3 ,
    \trunc_ln136_reg_911_reg[0]_4 ,
    \trunc_ln136_reg_911_reg[0]_5 ,
    \trunc_ln136_reg_911_reg[0]_6 ,
    \src_buf_V_0_0_reg_342_reg[6] ,
    \src_buf_V_0_1_reg_963_reg[6] ,
    \trunc_ln341_reg_67_reg[14] ,
    \trunc_ln341_reg_67_reg[15] ,
    \trunc_ln136_1_reg_916_reg[0] ,
    ap_clk,
    buf_V_0_ce0,
    Q,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    CO,
    ram_reg_2,
    out,
    ram_reg_3,
    ram_reg_4,
    icmp_ln878_18_reg_930,
    ap_enable_reg_pp3_iter1,
    icmp_ln878_17_reg_926,
    ap_phi_mux_p_Val2_s_phi_fu_358_p4,
    ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4,
    \max_V_11_reg_968_reg[7] ,
    \max_V_11_reg_968_reg[7]_0 ,
    \max_V_11_reg_968_reg[7]_1 ,
    \_inferred__1/i__carry ,
    \_inferred__1/i__carry_0 ,
    \_inferred__1/i__carry_1 ,
    \_inferred__2/i__carry ,
    icmp_ln878_14_fu_552_p2_carry__0,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ,
    DOBDO,
    \src_buf_V_0_1_reg_963_reg[7] ,
    ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0,
    \src_buf_V_0_1_reg_963_reg[0] ,
    ap_block_pp3_stage0_11001__0);
  output buf_V_0_address1140_out__0;
  output p_56_in;
  output [7:0]D;
  output \trunc_ln136_reg_911_reg[0] ;
  output [3:0]S;
  output \trunc_ln136_reg_911_reg[0]_0 ;
  output [3:0]DI;
  output \trunc_ln136_reg_911_reg[0]_1 ;
  output \trunc_ln136_reg_911_reg[0]_2 ;
  output \trunc_ln136_reg_911_reg[0]_3 ;
  output \trunc_ln136_reg_911_reg[0]_4 ;
  output \trunc_ln136_reg_911_reg[0]_5 ;
  output \trunc_ln136_reg_911_reg[0]_6 ;
  output [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  output [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  output [3:0]\trunc_ln341_reg_67_reg[14] ;
  output [3:0]\trunc_ln341_reg_67_reg[15] ;
  output [7:0]\trunc_ln136_1_reg_916_reg[0] ;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]DIADI;
  input [1:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [0:0]CO;
  input [11:0]ram_reg_2;
  input [12:0]out;
  input ram_reg_3;
  input ram_reg_4;
  input icmp_ln878_18_reg_930;
  input ap_enable_reg_pp3_iter1;
  input icmp_ln878_17_reg_926;
  input [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  input [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  input [0:0]\max_V_11_reg_968_reg[7] ;
  input [0:0]\max_V_11_reg_968_reg[7]_0 ;
  input [0:0]\max_V_11_reg_968_reg[7]_1 ;
  input [3:0]\_inferred__1/i__carry ;
  input \_inferred__1/i__carry_0 ;
  input [3:0]\_inferred__1/i__carry_1 ;
  input [3:0]\_inferred__2/i__carry ;
  input [7:0]icmp_ln878_14_fu_552_p2_carry__0;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  input ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  input [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  input ap_block_pp3_stage0_11001__0;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]\_inferred__1/i__carry ;
  wire \_inferred__1/i__carry_0 ;
  wire [3:0]\_inferred__1/i__carry_1 ;
  wire [3:0]\_inferred__2/i__carry ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  wire [11:0]buf_V_0_address1;
  wire buf_V_0_address1140_out__0;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire [7:0]buf_V_0_q0;
  wire buf_V_0_we1;
  wire [7:0]icmp_ln878_14_fu_552_p2_carry__0;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire [0:0]\max_V_11_reg_968_reg[7] ;
  wire [0:0]\max_V_11_reg_968_reg[7]_0 ;
  wire [0:0]\max_V_11_reg_968_reg[7]_1 ;
  wire [12:0]out;
  wire p_56_in;
  wire [1:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [11:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_24__2_n_3;
  wire ram_reg_i_26__2_n_3;
  wire [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  wire [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  wire [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  wire [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  wire [7:0]\trunc_ln136_1_reg_916_reg[0] ;
  wire \trunc_ln136_reg_911_reg[0] ;
  wire \trunc_ln136_reg_911_reg[0]_0 ;
  wire \trunc_ln136_reg_911_reg[0]_1 ;
  wire \trunc_ln136_reg_911_reg[0]_2 ;
  wire \trunc_ln136_reg_911_reg[0]_3 ;
  wire \trunc_ln136_reg_911_reg[0]_4 ;
  wire \trunc_ln136_reg_911_reg[0]_5 ;
  wire \trunc_ln136_reg_911_reg[0]_6 ;
  wire [3:0]\trunc_ln341_reg_67_reg[14] ;
  wire [3:0]\trunc_ln341_reg_67_reg[15] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_1__1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[0]),
        .I2(DOBDO[0]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_1__1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[1]),
        .I2(DOBDO[1]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [1]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_1__1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[2]),
        .I2(DOBDO[2]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [2]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_1__1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[3]),
        .I2(DOBDO[3]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [3]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_1__1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[4]),
        .I2(DOBDO[4]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [4]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_1__1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[5]),
        .I2(DOBDO[5]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [5]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [5]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_1__1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[6]),
        .I2(DOBDO[6]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [6]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [6]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_2__1 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[7]),
        .I2(DOBDO[7]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [7]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [7]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_1__15
       (.I0(\trunc_ln136_reg_911_reg[0]_5 ),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I2(\trunc_ln136_reg_911_reg[0]_6 ),
        .I3(\_inferred__1/i__carry_1 [3]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [3]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_1__16
       (.I0(\trunc_ln136_reg_911_reg[0]_5 ),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I2(\trunc_ln136_reg_911_reg[0]_6 ),
        .I3(\_inferred__2/i__carry [3]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [3]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [3]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_2__15
       (.I0(\trunc_ln136_reg_911_reg[0]_3 ),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I2(\trunc_ln136_reg_911_reg[0]_4 ),
        .I3(\_inferred__1/i__carry_1 [2]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [2]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_2__16
       (.I0(\trunc_ln136_reg_911_reg[0]_3 ),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I2(\trunc_ln136_reg_911_reg[0]_4 ),
        .I3(\_inferred__2/i__carry [2]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [2]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [2]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_3__15
       (.I0(\trunc_ln136_reg_911_reg[0]_1 ),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I2(\trunc_ln136_reg_911_reg[0]_2 ),
        .I3(\_inferred__1/i__carry_1 [1]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_3__16
       (.I0(\trunc_ln136_reg_911_reg[0]_1 ),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I2(\trunc_ln136_reg_911_reg[0]_2 ),
        .I3(\_inferred__2/i__carry [1]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [1]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [1]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_4__15
       (.I0(\trunc_ln136_reg_911_reg[0] ),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I2(\trunc_ln136_reg_911_reg[0]_0 ),
        .I3(\_inferred__1/i__carry_1 [0]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_4__16
       (.I0(\trunc_ln136_reg_911_reg[0] ),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I2(\trunc_ln136_reg_911_reg[0]_0 ),
        .I3(\_inferred__2/i__carry [0]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [0]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [0]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_5__15
       (.I0(\trunc_ln136_reg_911_reg[0]_6 ),
        .I1(\trunc_ln136_reg_911_reg[0]_5 ),
        .I2(\_inferred__1/i__carry [3]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [3]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_5__16
       (.I0(\trunc_ln136_reg_911_reg[0]_6 ),
        .I1(\trunc_ln136_reg_911_reg[0]_5 ),
        .I2(\_inferred__1/i__carry_1 [3]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [3]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [3]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_6__15
       (.I0(\trunc_ln136_reg_911_reg[0]_4 ),
        .I1(\trunc_ln136_reg_911_reg[0]_3 ),
        .I2(\_inferred__1/i__carry [2]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [2]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_6__16
       (.I0(\trunc_ln136_reg_911_reg[0]_4 ),
        .I1(\trunc_ln136_reg_911_reg[0]_3 ),
        .I2(\_inferred__1/i__carry_1 [2]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [2]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [2]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_7__15
       (.I0(\trunc_ln136_reg_911_reg[0]_2 ),
        .I1(\trunc_ln136_reg_911_reg[0]_1 ),
        .I2(\_inferred__1/i__carry [1]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [1]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_7__16
       (.I0(\trunc_ln136_reg_911_reg[0]_2 ),
        .I1(\trunc_ln136_reg_911_reg[0]_1 ),
        .I2(\_inferred__1/i__carry_1 [1]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [1]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_8__15
       (.I0(\trunc_ln136_reg_911_reg[0]_0 ),
        .I1(\trunc_ln136_reg_911_reg[0] ),
        .I2(\_inferred__1/i__carry [0]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [0]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_8__16
       (.I0(\trunc_ln136_reg_911_reg[0]_0 ),
        .I1(\trunc_ln136_reg_911_reg[0] ),
        .I2(\_inferred__1/i__carry_1 [0]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [0]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_1__0
       (.I0(icmp_ln878_14_fu_552_p2_carry__0[6]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[7]),
        .O(\trunc_ln341_reg_67_reg[14] [3]));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_2__0
       (.I0(out[12]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[4]),
        .I2(icmp_ln878_14_fu_552_p2_carry__0[5]),
        .O(\trunc_ln341_reg_67_reg[14] [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_3__0
       (.I0(icmp_ln878_14_fu_552_p2_carry__0[3]),
        .I1(out[11]),
        .I2(icmp_ln878_14_fu_552_p2_carry__0[2]),
        .I3(out[10]),
        .O(\trunc_ln341_reg_67_reg[14] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_4__0
       (.I0(icmp_ln878_14_fu_552_p2_carry__0[1]),
        .I1(out[9]),
        .I2(icmp_ln878_14_fu_552_p2_carry__0[0]),
        .I3(out[8]),
        .O(\trunc_ln341_reg_67_reg[14] [0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_5__0
       (.I0(icmp_ln878_14_fu_552_p2_carry__0[7]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[6]),
        .O(\trunc_ln341_reg_67_reg[15] [3]));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_6__0
       (.I0(out[12]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[4]),
        .I2(icmp_ln878_14_fu_552_p2_carry__0[5]),
        .O(\trunc_ln341_reg_67_reg[15] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_7__0
       (.I0(out[11]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[3]),
        .I2(out[10]),
        .I3(icmp_ln878_14_fu_552_p2_carry__0[2]),
        .O(\trunc_ln341_reg_67_reg[15] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_8__0
       (.I0(out[9]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[1]),
        .I2(out[8]),
        .I3(icmp_ln878_14_fu_552_p2_carry__0[0]),
        .O(\trunc_ln341_reg_67_reg[15] [0]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[0]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[0]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[0]),
        .I2(\trunc_ln136_reg_911_reg[0] ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[1]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I2(\trunc_ln136_reg_911_reg[0]_0 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[2]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[2]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[2]),
        .I2(\trunc_ln136_reg_911_reg[0]_1 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[3]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I2(\trunc_ln136_reg_911_reg[0]_2 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[4]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[4]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[4]),
        .I2(\trunc_ln136_reg_911_reg[0]_3 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[5]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I2(\trunc_ln136_reg_911_reg[0]_4 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[6]_i_1__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[6]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[6]),
        .I2(\trunc_ln136_reg_911_reg[0]_5 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[7]_i_2__0 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I2(\trunc_ln136_reg_911_reg[0]_6 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_0_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],buf_V_0_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__2
       (.I0(ram_reg_2[4]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[4]),
        .O(buf_V_0_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__2
       (.I0(ram_reg_2[3]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[3]),
        .O(buf_V_0_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__2
       (.I0(ram_reg_2[2]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[2]),
        .O(buf_V_0_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__2
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[1]),
        .O(buf_V_0_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__2
       (.I0(ram_reg_2[0]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[0]),
        .O(buf_V_0_address1[0]));
  LUT5 #(
    .INIT(32'hFF101010)) 
    ram_reg_i_1__6
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_i_24__2_n_3),
        .I3(ram_reg_1[0]),
        .I4(CO),
        .O(buf_V_0_we1));
  LUT4 #(
    .INIT(16'hFF10)) 
    ram_reg_i_23__1
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_i_24__2_n_3),
        .I3(ram_reg_1[0]),
        .O(buf_V_0_ce1));
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_24__2
       (.I0(icmp_ln878_17_reg_926),
        .I1(icmp_ln878_18_reg_930),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ram_reg_1[1]),
        .O(ram_reg_i_24__2_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ram_reg_i_26__2
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(icmp_ln878_18_reg_930),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(ram_reg_i_26__2_n_3));
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_reg_i_27__0
       (.I0(ram_reg_1[1]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_0[0]),
        .I4(p_56_in),
        .O(buf_V_0_address1140_out__0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_28__0
       (.I0(icmp_ln878_17_reg_926),
        .I1(ram_reg_4),
        .I2(icmp_ln878_18_reg_930),
        .O(p_56_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__3
       (.I0(ram_reg_2[11]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[11]),
        .O(buf_V_0_address1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__3
       (.I0(ram_reg_2[10]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[10]),
        .O(buf_V_0_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__3
       (.I0(ram_reg_2[9]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[9]),
        .O(buf_V_0_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__3
       (.I0(ram_reg_2[8]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[8]),
        .O(buf_V_0_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__3
       (.I0(ram_reg_2[7]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[7]),
        .O(buf_V_0_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__3
       (.I0(ram_reg_2[6]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[6]),
        .O(buf_V_0_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__3
       (.I0(ram_reg_2[5]),
        .I1(ram_reg_i_26__2_n_3),
        .I2(out[5]),
        .O(buf_V_0_address1[5]));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[0]_i_1__1 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[0]),
        .I2(DOBDO[0]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [0]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0] ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[1]_i_1__1 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[1]),
        .I2(DOBDO[1]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [1]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[2]_i_1__1 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[2]),
        .I2(DOBDO[2]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [2]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[3]_i_1__1 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[3]),
        .I2(DOBDO[3]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [3]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[4]_i_1__1 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[4]),
        .I2(DOBDO[4]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [4]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[5]_i_1__1 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[5]),
        .I2(DOBDO[5]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [5]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[6]_i_1__1 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[6]),
        .I2(DOBDO[6]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [6]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[7]_i_2__1 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[7]),
        .I2(DOBDO[7]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [7]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_6 ));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_49
   (ram_reg_0,
    buf_V_0_ce0,
    ap_block_pp3_stage0_11001__0,
    ap_clk,
    Q,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_18_reg_930,
    ram_reg_3,
    icmp_ln878_17_reg_926,
    ram_reg_4,
    ap_enable_reg_pp3_iter1,
    p_56_in,
    imgHelper2_data_empty_n,
    imgHelper3_data_full_n,
    ram_reg_5,
    icmp_ln882_reg_954_pp3_iter4_reg);
  output [7:0]ram_reg_0;
  output buf_V_0_ce0;
  output ap_block_pp3_stage0_11001__0;
  input ap_clk;
  input [11:0]Q;
  input [11:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_18_reg_930;
  input [0:0]ram_reg_3;
  input icmp_ln878_17_reg_926;
  input [0:0]ram_reg_4;
  input ap_enable_reg_pp3_iter1;
  input p_56_in;
  input imgHelper2_data_empty_n;
  input imgHelper3_data_full_n;
  input ram_reg_5;
  input icmp_ln882_reg_954_pp3_iter4_reg;

  wire [11:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_ce0;
  wire buf_V_2_ce1;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire icmp_ln882_reg_954_pp3_iter4_reg;
  wire imgHelper2_data_empty_n;
  wire imgHelper3_data_full_n;
  wire p_56_in;
  wire [7:0]ram_reg_0;
  wire [11:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_2_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_2_ce1,buf_V_2_ce1,buf_V_2_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_i_1__4
       (.I0(icmp_ln878_18_reg_930),
        .I1(ram_reg_3),
        .I2(icmp_ln878_17_reg_926),
        .I3(ram_reg_4),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_enable_reg_pp3_iter1),
        .O(buf_V_2_ce1));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    ram_reg_i_25
       (.I0(p_56_in),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(imgHelper2_data_empty_n),
        .I3(imgHelper3_data_full_n),
        .I4(ram_reg_5),
        .I5(icmp_ln882_reg_954_pp3_iter4_reg),
        .O(ap_block_pp3_stage0_11001__0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__1
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(buf_V_0_ce0));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_50
   (DOBDO,
    \ap_CS_fsm_reg[8] ,
    buf_V_1_address11__0,
    ap_enable_reg_pp3_iter1_reg,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg_0,
    imgHelper2_data_empty_n,
    ram_reg_1,
    icmp_ln878_reg_873,
    ram_reg_2,
    ap_block_pp3_stage0_11001__0,
    ap_enable_reg_pp3_iter1,
    ram_reg_3,
    ram_reg_4,
    p_56_in,
    ram_reg_5,
    icmp_ln878_18_reg_930,
    ram_reg_6,
    icmp_ln878_17_reg_926);
  output [7:0]DOBDO;
  output \ap_CS_fsm_reg[8] ;
  output buf_V_1_address11__0;
  output ap_enable_reg_pp3_iter1_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]ram_reg_0;
  input imgHelper2_data_empty_n;
  input ram_reg_1;
  input icmp_ln878_reg_873;
  input [1:0]ram_reg_2;
  input ap_block_pp3_stage0_11001__0;
  input ap_enable_reg_pp3_iter1;
  input [11:0]ram_reg_3;
  input [11:0]ram_reg_4;
  input p_56_in;
  input [1:0]ram_reg_5;
  input icmp_ln878_18_reg_930;
  input ram_reg_6;
  input icmp_ln878_17_reg_926;

  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire buf_V_0_ce0;
  wire [11:0]buf_V_1_address1;
  wire buf_V_1_address11__0;
  wire buf_V_1_ce1;
  wire buf_V_1_we1;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire icmp_ln878_reg_873;
  wire imgHelper2_data_empty_n;
  wire p_56_in;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_2;
  wire [11:0]ram_reg_3;
  wire [11:0]ram_reg_4;
  wire [1:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_23__0_n_3;
  wire ram_reg_i_24_n_3;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_17_fu_636_p2_carry_i_10
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ram_reg_2[1]),
        .I2(icmp_ln878_17_reg_926),
        .O(ap_enable_reg_pp3_iter1_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_1_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_1_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[3]),
        .O(buf_V_1_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[2]),
        .O(buf_V_1_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[1]),
        .O(buf_V_1_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[0]),
        .O(buf_V_1_address1[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_i_1__2
       (.I0(ram_reg_i_23__0_n_3),
        .I1(imgHelper2_data_empty_n),
        .I2(ram_reg_1),
        .I3(icmp_ln878_reg_873),
        .I4(ram_reg_2[0]),
        .O(buf_V_1_we1));
  LUT5 #(
    .INIT(32'hEAFAAAAA)) 
    ram_reg_i_22
       (.I0(ram_reg_i_23__0_n_3),
        .I1(imgHelper2_data_empty_n),
        .I2(ram_reg_1),
        .I3(icmp_ln878_reg_873),
        .I4(ram_reg_2[0]),
        .O(buf_V_1_ce1));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_i_23__0
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(icmp_ln878_18_reg_930),
        .I2(icmp_ln878_17_reg_926),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .O(ram_reg_i_23__0_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    ram_reg_i_24
       (.I0(p_56_in),
        .I1(ram_reg_5[1]),
        .I2(ram_reg_5[0]),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ram_reg_2[1]),
        .I5(buf_V_1_address11__0),
        .O(ram_reg_i_24_n_3));
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_reg_i_25__0
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_5[1]),
        .I2(icmp_ln878_18_reg_930),
        .I3(ram_reg_6),
        .I4(ap_enable_reg_pp3_iter1_reg),
        .O(buf_V_1_address11__0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_26
       (.I0(ram_reg_2[1]),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(\ap_CS_fsm_reg[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__2
       (.I0(ram_reg_3[11]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[11]),
        .O(buf_V_1_address1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3
       (.I0(ram_reg_3[10]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[10]),
        .O(buf_V_1_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[9]),
        .O(buf_V_1_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[8]),
        .O(buf_V_1_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[7]),
        .O(buf_V_1_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[6]),
        .O(buf_V_1_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[5]),
        .O(buf_V_1_address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_i_24_n_3),
        .I2(ram_reg_4[4]),
        .O(buf_V_1_address1[4]));
endmodule

(* ORIG_REF_NAME = "colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram" *) 
module colordetect_colordetect_accel_0_0_colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_51
   (buf_V_0_address1140_out__0,
    p_56_in,
    D,
    \trunc_ln136_reg_911_reg[0] ,
    S,
    \trunc_ln136_reg_911_reg[0]_0 ,
    DI,
    \trunc_ln136_reg_911_reg[0]_1 ,
    \trunc_ln136_reg_911_reg[0]_2 ,
    \trunc_ln136_reg_911_reg[0]_3 ,
    \trunc_ln136_reg_911_reg[0]_4 ,
    \trunc_ln136_reg_911_reg[0]_5 ,
    \trunc_ln136_reg_911_reg[0]_6 ,
    \src_buf_V_0_0_reg_342_reg[6] ,
    \src_buf_V_0_1_reg_963_reg[6] ,
    \trunc_ln341_reg_67_reg[14] ,
    \trunc_ln341_reg_67_reg[15] ,
    \trunc_ln136_1_reg_916_reg[0] ,
    ap_clk,
    buf_V_0_ce0,
    Q,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    CO,
    ram_reg_2,
    out,
    ram_reg_3,
    ram_reg_4,
    icmp_ln878_18_reg_930,
    ap_enable_reg_pp3_iter1,
    icmp_ln878_17_reg_926,
    ap_phi_mux_p_Val2_s_phi_fu_358_p4,
    ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4,
    \max_V_11_reg_968_reg[7] ,
    \max_V_11_reg_968_reg[7]_0 ,
    \max_V_11_reg_968_reg[7]_1 ,
    \_inferred__1/i__carry ,
    \_inferred__1/i__carry_0 ,
    \_inferred__1/i__carry_1 ,
    \_inferred__2/i__carry ,
    icmp_ln878_14_fu_552_p2_carry__0,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ,
    DOBDO,
    \src_buf_V_0_1_reg_963_reg[7] ,
    ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0,
    \src_buf_V_0_1_reg_963_reg[0] ,
    ap_block_pp3_stage0_11001__0);
  output buf_V_0_address1140_out__0;
  output p_56_in;
  output [7:0]D;
  output \trunc_ln136_reg_911_reg[0] ;
  output [3:0]S;
  output \trunc_ln136_reg_911_reg[0]_0 ;
  output [3:0]DI;
  output \trunc_ln136_reg_911_reg[0]_1 ;
  output \trunc_ln136_reg_911_reg[0]_2 ;
  output \trunc_ln136_reg_911_reg[0]_3 ;
  output \trunc_ln136_reg_911_reg[0]_4 ;
  output \trunc_ln136_reg_911_reg[0]_5 ;
  output \trunc_ln136_reg_911_reg[0]_6 ;
  output [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  output [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  output [3:0]\trunc_ln341_reg_67_reg[14] ;
  output [3:0]\trunc_ln341_reg_67_reg[15] ;
  output [7:0]\trunc_ln136_1_reg_916_reg[0] ;
  input ap_clk;
  input buf_V_0_ce0;
  input [11:0]Q;
  input [7:0]DIADI;
  input [1:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [0:0]CO;
  input [11:0]ram_reg_2;
  input [12:0]out;
  input ram_reg_3;
  input ram_reg_4;
  input icmp_ln878_18_reg_930;
  input ap_enable_reg_pp3_iter1;
  input icmp_ln878_17_reg_926;
  input [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  input [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  input [0:0]\max_V_11_reg_968_reg[7] ;
  input [0:0]\max_V_11_reg_968_reg[7]_0 ;
  input [0:0]\max_V_11_reg_968_reg[7]_1 ;
  input [3:0]\_inferred__1/i__carry ;
  input \_inferred__1/i__carry_0 ;
  input [3:0]\_inferred__1/i__carry_1 ;
  input [3:0]\_inferred__2/i__carry ;
  input [7:0]icmp_ln878_14_fu_552_p2_carry__0;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  input ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  input [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  input ap_block_pp3_stage0_11001__0;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:0]\_inferred__1/i__carry ;
  wire \_inferred__1/i__carry_0 ;
  wire [3:0]\_inferred__1/i__carry_1 ;
  wire [3:0]\_inferred__2/i__carry ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire [7:0]ap_phi_mux_p_Val2_s_phi_fu_358_p4;
  wire [7:0]ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] ;
  wire [11:0]buf_V_0_address1;
  wire buf_V_0_address1140_out__0;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire [7:0]buf_V_0_q0;
  wire buf_V_0_we1;
  wire [7:0]icmp_ln878_14_fu_552_p2_carry__0;
  wire icmp_ln878_17_reg_926;
  wire icmp_ln878_18_reg_930;
  wire [0:0]\max_V_11_reg_968_reg[7] ;
  wire [0:0]\max_V_11_reg_968_reg[7]_0 ;
  wire [0:0]\max_V_11_reg_968_reg[7]_1 ;
  wire [12:0]out;
  wire p_56_in;
  wire [1:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [11:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_24__0_n_3;
  wire ram_reg_i_26__0_n_3;
  wire [3:0]\src_buf_V_0_0_reg_342_reg[6] ;
  wire [1:0]\src_buf_V_0_1_reg_963_reg[0] ;
  wire [3:0]\src_buf_V_0_1_reg_963_reg[6] ;
  wire [7:0]\src_buf_V_0_1_reg_963_reg[7] ;
  wire [7:0]\trunc_ln136_1_reg_916_reg[0] ;
  wire \trunc_ln136_reg_911_reg[0] ;
  wire \trunc_ln136_reg_911_reg[0]_0 ;
  wire \trunc_ln136_reg_911_reg[0]_1 ;
  wire \trunc_ln136_reg_911_reg[0]_2 ;
  wire \trunc_ln136_reg_911_reg[0]_3 ;
  wire \trunc_ln136_reg_911_reg[0]_4 ;
  wire \trunc_ln136_reg_911_reg[0]_5 ;
  wire \trunc_ln136_reg_911_reg[0]_6 ;
  wire [3:0]\trunc_ln341_reg_67_reg[14] ;
  wire [3:0]\trunc_ln341_reg_67_reg[15] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[0]_i_1__0 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[0]),
        .I2(DOBDO[0]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[1]_i_1__0 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[1]),
        .I2(DOBDO[1]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [1]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[2]_i_1__0 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[2]),
        .I2(DOBDO[2]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [2]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[3]_i_1__0 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[3]),
        .I2(DOBDO[3]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [3]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[4]_i_1__0 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[4]),
        .I2(DOBDO[4]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [4]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[5]_i_1__0 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[5]),
        .I2(DOBDO[5]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [5]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [5]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[6]_i_1__0 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[6]),
        .I2(DOBDO[6]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [6]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [6]));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437[7]_i_2__0 
       (.I0(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [0]),
        .I1(buf_V_0_q0[7]),
        .I2(DOBDO[7]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [7]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_437_reg[7] [1]),
        .I5(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .O(\trunc_ln136_1_reg_916_reg[0] [7]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_1__7
       (.I0(\trunc_ln136_reg_911_reg[0]_5 ),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I2(\trunc_ln136_reg_911_reg[0]_6 ),
        .I3(\_inferred__1/i__carry_1 [3]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [3]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_1__8
       (.I0(\trunc_ln136_reg_911_reg[0]_5 ),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I2(\trunc_ln136_reg_911_reg[0]_6 ),
        .I3(\_inferred__2/i__carry [3]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [3]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [3]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_2__7
       (.I0(\trunc_ln136_reg_911_reg[0]_3 ),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I2(\trunc_ln136_reg_911_reg[0]_4 ),
        .I3(\_inferred__1/i__carry_1 [2]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [2]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_2__8
       (.I0(\trunc_ln136_reg_911_reg[0]_3 ),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I2(\trunc_ln136_reg_911_reg[0]_4 ),
        .I3(\_inferred__2/i__carry [2]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [2]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [2]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_3__7
       (.I0(\trunc_ln136_reg_911_reg[0]_1 ),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I2(\trunc_ln136_reg_911_reg[0]_2 ),
        .I3(\_inferred__1/i__carry_1 [1]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_3__8
       (.I0(\trunc_ln136_reg_911_reg[0]_1 ),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I2(\trunc_ln136_reg_911_reg[0]_2 ),
        .I3(\_inferred__2/i__carry [1]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [1]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [1]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_4__7
       (.I0(\trunc_ln136_reg_911_reg[0] ),
        .I1(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I2(\trunc_ln136_reg_911_reg[0]_0 ),
        .I3(\_inferred__1/i__carry_1 [0]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h303030B2B2B230B2)) 
    i__carry_i_4__8
       (.I0(\trunc_ln136_reg_911_reg[0] ),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I2(\trunc_ln136_reg_911_reg[0]_0 ),
        .I3(\_inferred__2/i__carry [0]),
        .I4(\_inferred__1/i__carry_0 ),
        .I5(\_inferred__1/i__carry_1 [0]),
        .O(\src_buf_V_0_1_reg_963_reg[6] [0]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_5__7
       (.I0(\trunc_ln136_reg_911_reg[0]_6 ),
        .I1(\trunc_ln136_reg_911_reg[0]_5 ),
        .I2(\_inferred__1/i__carry [3]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [3]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_5__8
       (.I0(\trunc_ln136_reg_911_reg[0]_6 ),
        .I1(\trunc_ln136_reg_911_reg[0]_5 ),
        .I2(\_inferred__1/i__carry_1 [3]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [3]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [3]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_6__7
       (.I0(\trunc_ln136_reg_911_reg[0]_4 ),
        .I1(\trunc_ln136_reg_911_reg[0]_3 ),
        .I2(\_inferred__1/i__carry [2]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [2]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_6__8
       (.I0(\trunc_ln136_reg_911_reg[0]_4 ),
        .I1(\trunc_ln136_reg_911_reg[0]_3 ),
        .I2(\_inferred__1/i__carry_1 [2]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [2]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [2]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_7__7
       (.I0(\trunc_ln136_reg_911_reg[0]_2 ),
        .I1(\trunc_ln136_reg_911_reg[0]_1 ),
        .I2(\_inferred__1/i__carry [1]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [1]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_7__8
       (.I0(\trunc_ln136_reg_911_reg[0]_2 ),
        .I1(\trunc_ln136_reg_911_reg[0]_1 ),
        .I2(\_inferred__1/i__carry_1 [1]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [1]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_8__7
       (.I0(\trunc_ln136_reg_911_reg[0]_0 ),
        .I1(\trunc_ln136_reg_911_reg[0] ),
        .I2(\_inferred__1/i__carry [0]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__1/i__carry_1 [0]),
        .I5(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    i__carry_i_8__8
       (.I0(\trunc_ln136_reg_911_reg[0]_0 ),
        .I1(\trunc_ln136_reg_911_reg[0] ),
        .I2(\_inferred__1/i__carry_1 [0]),
        .I3(\_inferred__1/i__carry_0 ),
        .I4(\_inferred__2/i__carry [0]),
        .I5(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .O(\src_buf_V_0_0_reg_342_reg[6] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_1
       (.I0(icmp_ln878_14_fu_552_p2_carry__0[6]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[7]),
        .O(\trunc_ln341_reg_67_reg[14] [3]));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_2
       (.I0(out[12]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[4]),
        .I2(icmp_ln878_14_fu_552_p2_carry__0[5]),
        .O(\trunc_ln341_reg_67_reg[14] [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_3
       (.I0(icmp_ln878_14_fu_552_p2_carry__0[3]),
        .I1(out[11]),
        .I2(icmp_ln878_14_fu_552_p2_carry__0[2]),
        .I3(out[10]),
        .O(\trunc_ln341_reg_67_reg[14] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_4
       (.I0(icmp_ln878_14_fu_552_p2_carry__0[1]),
        .I1(out[9]),
        .I2(icmp_ln878_14_fu_552_p2_carry__0[0]),
        .I3(out[8]),
        .O(\trunc_ln341_reg_67_reg[14] [0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_5
       (.I0(icmp_ln878_14_fu_552_p2_carry__0[7]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[6]),
        .O(\trunc_ln341_reg_67_reg[15] [3]));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_6
       (.I0(out[12]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[4]),
        .I2(icmp_ln878_14_fu_552_p2_carry__0[5]),
        .O(\trunc_ln341_reg_67_reg[15] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_7
       (.I0(out[11]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[3]),
        .I2(out[10]),
        .I3(icmp_ln878_14_fu_552_p2_carry__0[2]),
        .O(\trunc_ln341_reg_67_reg[15] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_14_fu_552_p2_carry__0_i_8
       (.I0(out[9]),
        .I1(icmp_ln878_14_fu_552_p2_carry__0[1]),
        .I2(out[8]),
        .I3(icmp_ln878_14_fu_552_p2_carry__0[0]),
        .O(\trunc_ln341_reg_67_reg[15] [0]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[0]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[0]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[0]),
        .I2(\trunc_ln136_reg_911_reg[0] ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[1]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[1]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[1]),
        .I2(\trunc_ln136_reg_911_reg[0]_0 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[2]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[2]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[2]),
        .I2(\trunc_ln136_reg_911_reg[0]_1 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[3]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[3]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[3]),
        .I2(\trunc_ln136_reg_911_reg[0]_2 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[4]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[4]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[4]),
        .I2(\trunc_ln136_reg_911_reg[0]_3 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[5]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[5]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[5]),
        .I2(\trunc_ln136_reg_911_reg[0]_4 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[6]_i_1 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[6]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[6]),
        .I2(\trunc_ln136_reg_911_reg[0]_5 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \max_V_11_reg_968[7]_i_2 
       (.I0(ap_phi_mux_p_Val2_s_phi_fu_358_p4[7]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_346_p4[7]),
        .I2(\trunc_ln136_reg_911_reg[0]_6 ),
        .I3(\max_V_11_reg_968_reg[7] ),
        .I4(\max_V_11_reg_968_reg[7]_0 ),
        .I5(\max_V_11_reg_968_reg[7]_1 ),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_42/buf_V_0_U/colordetect_accel_xferode_2160_3840_1_0_1_0_3841_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_0_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],buf_V_0_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(ram_reg_2[4]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[4]),
        .O(buf_V_0_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__0
       (.I0(ram_reg_2[3]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[3]),
        .O(buf_V_0_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__0
       (.I0(ram_reg_2[2]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[2]),
        .O(buf_V_0_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__0
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[1]),
        .O(buf_V_0_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__0
       (.I0(ram_reg_2[0]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[0]),
        .O(buf_V_0_address1[0]));
  LUT5 #(
    .INIT(32'hFF101010)) 
    ram_reg_i_1__3
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_i_24__0_n_3),
        .I3(ram_reg_1[0]),
        .I4(CO),
        .O(buf_V_0_we1));
  LUT4 #(
    .INIT(16'hFF10)) 
    ram_reg_i_23
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_i_24__0_n_3),
        .I3(ram_reg_1[0]),
        .O(buf_V_0_ce1));
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_24__0
       (.I0(icmp_ln878_17_reg_926),
        .I1(icmp_ln878_18_reg_930),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ram_reg_1[1]),
        .O(ram_reg_i_24__0_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ram_reg_i_26__0
       (.I0(buf_V_0_address1140_out__0),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(icmp_ln878_18_reg_930),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(ram_reg_i_26__0_n_3));
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_reg_i_27
       (.I0(ram_reg_1[1]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_0[0]),
        .I4(p_56_in),
        .O(buf_V_0_address1140_out__0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_28
       (.I0(icmp_ln878_17_reg_926),
        .I1(ram_reg_4),
        .I2(icmp_ln878_18_reg_930),
        .O(p_56_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_2[11]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[11]),
        .O(buf_V_0_address1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(ram_reg_2[10]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[10]),
        .O(buf_V_0_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(ram_reg_2[9]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[9]),
        .O(buf_V_0_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(ram_reg_2[8]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[8]),
        .O(buf_V_0_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(ram_reg_2[7]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[7]),
        .O(buf_V_0_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(ram_reg_2[6]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[6]),
        .O(buf_V_0_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(ram_reg_2[5]),
        .I1(ram_reg_i_26__0_n_3),
        .I2(out[5]),
        .O(buf_V_0_address1[5]));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[0]_i_1__0 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[0]),
        .I2(DOBDO[0]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [0]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0] ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[1]_i_1__0 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[1]),
        .I2(DOBDO[1]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [1]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[2]_i_1__0 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[2]),
        .I2(DOBDO[2]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [2]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[3]_i_1__0 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[3]),
        .I2(DOBDO[3]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [3]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[4]_i_1__0 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[4]),
        .I2(DOBDO[4]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [4]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[5]_i_1__0 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[5]),
        .I2(DOBDO[5]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [5]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[6]_i_1__0 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[6]),
        .I2(DOBDO[6]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [6]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFF000000E4E40000)) 
    \src_buf_V_0_1_reg_963[7]_i_2__0 
       (.I0(\src_buf_V_0_1_reg_963_reg[0] [0]),
        .I1(buf_V_0_q0[7]),
        .I2(DOBDO[7]),
        .I3(\src_buf_V_0_1_reg_963_reg[7] [7]),
        .I4(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_4371__0),
        .I5(\src_buf_V_0_1_reg_963_reg[0] [1]),
        .O(\trunc_ln136_reg_911_reg[0]_6 ));
endmodule

(* CHECK_LICENSE_TYPE = "colordetect_colordetect_accel_0_0,colordetect_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "colordetect_accel,Vivado 2020.2.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module colordetect_colordetect_accel_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    src_TVALID,
    src_TREADY,
    src_TDATA,
    src_TKEEP,
    src_TSTRB,
    src_TUSER,
    src_TLAST,
    src_TID,
    src_TDEST,
    dst_TVALID,
    dst_TREADY,
    dst_TDATA,
    dst_TKEEP,
    dst_TSTRB,
    dst_TUSER,
    dst_TLAST,
    dst_TID,
    dst_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:src:dst, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TVALID" *) input src_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TREADY" *) output src_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TDATA" *) input [23:0]src_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TKEEP" *) input [2:0]src_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TSTRB" *) input [2:0]src_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TUSER" *) input [0:0]src_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TLAST" *) input [0:0]src_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TID" *) input [0:0]src_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME src, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]src_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TVALID" *) output dst_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TREADY" *) input dst_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TDATA" *) output [23:0]dst_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TKEEP" *) output [2:0]dst_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TSTRB" *) output [2:0]dst_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TUSER" *) output [0:0]dst_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TLAST" *) output [0:0]dst_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TID" *) output [0:0]dst_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dst, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]dst_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]\^dst_TDATA ;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire dst_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [23:0]src_TDATA;
  wire src_TREADY;
  wire src_TVALID;
  wire [23:8]NLW_inst_dst_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_dst_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_dst_TID_UNCONNECTED;
  wire [2:0]NLW_inst_dst_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_dst_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_dst_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign dst_TDATA[23] = \<const0> ;
  assign dst_TDATA[22] = \<const0> ;
  assign dst_TDATA[21] = \<const0> ;
  assign dst_TDATA[20] = \<const0> ;
  assign dst_TDATA[19] = \<const0> ;
  assign dst_TDATA[18] = \<const0> ;
  assign dst_TDATA[17] = \<const0> ;
  assign dst_TDATA[16] = \<const0> ;
  assign dst_TDATA[15] = \<const0> ;
  assign dst_TDATA[14] = \<const0> ;
  assign dst_TDATA[13] = \<const0> ;
  assign dst_TDATA[12] = \<const0> ;
  assign dst_TDATA[11] = \<const0> ;
  assign dst_TDATA[10] = \<const0> ;
  assign dst_TDATA[9] = \<const0> ;
  assign dst_TDATA[8] = \<const0> ;
  assign dst_TDATA[7:0] = \^dst_TDATA [7:0];
  assign dst_TDEST[0] = \<const0> ;
  assign dst_TID[0] = \<const0> ;
  assign dst_TKEEP[2] = \<const1> ;
  assign dst_TKEEP[1] = \<const1> ;
  assign dst_TKEEP[0] = \<const1> ;
  assign dst_TSTRB[2] = \<const0> ;
  assign dst_TSTRB[1] = \<const0> ;
  assign dst_TSTRB[0] = \<const0> ;
  assign dst_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  colordetect_colordetect_accel_0_0_colordetect_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_TDATA({NLW_inst_dst_TDATA_UNCONNECTED[23:8],\^dst_TDATA }),
        .dst_TDEST(NLW_inst_dst_TDEST_UNCONNECTED[0]),
        .dst_TID(NLW_inst_dst_TID_UNCONNECTED[0]),
        .dst_TKEEP(NLW_inst_dst_TKEEP_UNCONNECTED[2:0]),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .dst_TSTRB(NLW_inst_dst_TSTRB_UNCONNECTED[2:0]),
        .dst_TUSER(NLW_inst_dst_TUSER_UNCONNECTED[0]),
        .dst_TVALID(dst_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .src_TDATA(src_TDATA),
        .src_TDEST(1'b0),
        .src_TID(1'b0),
        .src_TKEEP({1'b0,1'b0,1'b0}),
        .src_TLAST(1'b0),
        .src_TREADY(src_TREADY),
        .src_TSTRB({1'b0,1'b0,1'b0}),
        .src_TUSER(1'b0),
        .src_TVALID(src_TVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
