[{"DBLP title": "Write-energy-saving ReRAM-based nonvolatile SRAM with redundant bit-write-aware controller for last-level caches.", "DBLP authors": ["Tsai-Kan Chien", "Lih-Yih Chiou", "Yi-Sung Tsou", "Shyh-Shyuan Sheu", "Pei-Hua Wang", "Ming-Jinn Tsai", "Chih-I Wu"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009153", "OA papers": [{"PaperId": "https://openalex.org/W2743154526", "PaperTitle": "Write-energy-saving ReRAM-based nonvolatile SRAM with redundant bit-write-aware controller for last-level caches", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Cheng Kung University": 3.0, "Electronic and Optoelectronic System Research Laboratories (EOSL), ITRI, Taiwan": 4.0}, "Authors": ["Tsai-Kan Chien", "Lih-Yih Chiou", "Yi-Sung Tsou", "Shyh-Shyuan Sheu", "Peihua Wang", "Ming-Jinn Tsai", "Chih-I Wu"]}]}, {"DBLP title": "Charge recycled low power SRAM with integrated write and read assist, for wearable electronics, designed in 7nm FinFET.", "DBLP authors": ["Vivek Nautiyal", "Gaurav Singla", "Satinderjit Singh", "Fakhruddin Ali Bohra", "Jitendra Dasani", "Lalit Gupta", "Sagar Dwivedi"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009154", "OA papers": [{"PaperId": "https://openalex.org/W2744771023", "PaperTitle": "Charge recycled low power SRAM with integrated write and read assist, for wearable electronics, designed in 7nm FinFET", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ARM Inc. San Jose, CA, USA": 7.0}, "Authors": ["Vivek Kumar Nautiyal", "Gaurav Singla", "Satinderjit Singh", "Fakhruddin ali Bohra", "Jitendra Dasani", "Lalit Gupta", "Sagar Dwivedi"]}]}, {"DBLP title": "Spin-torque sensors with differential signaling for fast and energy efficient global interconnects.", "DBLP authors": ["Zubair Azim", "Kaushik Roy"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009155", "OA papers": [{"PaperId": "https://openalex.org/W2743384078", "PaperTitle": "Spin-torque sensors with differential signaling for fast and energy efficient global interconnects", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 2.0}, "Authors": ["Zubair Al Azim", "Kaushik Roy"]}]}, {"DBLP title": "A carbon nanotube transistor based RISC-V processor using pass transistor logic.", "DBLP authors": ["Aporva Amarnath", "Siying Feng", "Subhankar Pal", "Tutu Ajayi", "Austin Rovinski", "Ronald G. Dreslinski"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009156", "OA papers": [{"PaperId": "https://openalex.org/W2744954501", "PaperTitle": "A carbon nanotube transistor based RISC-V processor using pass transistor logic", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0}, "Authors": ["Aporva Amarnath", "Siying Feng", "Subhankar Pal", "Tutu Ajayi", "Austin Rovinski", "Ronald G. Dreslinski"]}]}, {"DBLP title": "Architecting large-scale SRAM arrays with monolithic 3D integration.", "DBLP authors": ["Joonho Kong", "Young-Ho Gong", "Sung Woo Chung"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009157", "OA papers": [{"PaperId": "https://openalex.org/W2745308777", "PaperTitle": "Architecting large-scale SRAM arrays with monolithic 3D integration", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Kyungpook National University": 1.0, "Korea University": 2.0}, "Authors": ["Joonho Kong", "Young-Ho Gong", "Sung Phil Chung"]}]}, {"DBLP title": "Temporal codes in on-chip interconnects.", "DBLP authors": ["Michael Mishkin", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009158", "OA papers": [{"PaperId": "https://openalex.org/W2745191868", "PaperTitle": "Temporal codes in on-chip interconnects", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Michael Mishkin", "Nam Kim", "Mikko H. Lipasti"]}]}, {"DBLP title": "A 0.13pJ/bit, referenceless transceiver with clock edge modulation for a wired intra-BAN communication.", "DBLP authors": ["Jihwan Park", "Gi-Moon Hong", "Mino Kim", "Joo-Hyung Chae", "Suhwan Kim"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009159", "OA papers": [{"PaperId": "https://openalex.org/W2743730598", "PaperTitle": "A 0.13pJ/bit, referenceless transceiver with clock edge modulation for a wired intra-BAN communication", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Jihwan Park", "Gi-Moon Hong", "Mino Kim", "Joo-Hyung Chae", "Suhwan Kim"]}]}, {"DBLP title": "A 32nm, 0.65-10GHz, 0.9/0.3 ps/\u03c3 TX/RX jitter single inductor digital fractional-n clock generator for reconfigurable serial I/O.", "DBLP authors": ["William Y. Li", "Hyung Seok Kim", "Kailash Chandrashekar", "Khoa Minh Nguyen", "Ashoke Ravi"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009160", "OA papers": [{"PaperId": "https://openalex.org/W2742539906", "PaperTitle": "A 32nm, 0.65\u201310GHz, 0.9/0.3 ps/\u03c3 TX/RX jitter single inductor digital fractional-n clock generator for reconfigurable serial I/O", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["William Ho Cheung Li", "Hyung Sik Kim", "Kailash Chandrashekar", "Khoa D. Nguyen", "Ashoke Ravi"]}]}, {"DBLP title": "A tunable Ultra Low Power inductorless Low Noise Amplifier exploiting body biasing of 28 nm FDSOI technology.", "DBLP authors": ["Jennifer Zaini", "Fr\u00e9d\u00e9ric Hameau", "Thierry Taris", "Dominique Morche", "Patrick Audebert", "Eric Mercier"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009161", "OA papers": [{"PaperId": "https://openalex.org/W2745237044", "PaperTitle": "A tunable Ultra Low Power inductorless Low Noise Amplifier exploiting body biasing of 28 nm FDSOI technology", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Bordeaux": 2.0, "CEA LETI": 4.0}, "Authors": ["Jennifer Zaini", "Frederic Hameau", "Thierry Taris", "Dominique Morche", "Patrick Audebert", "Eric Mercier"]}]}, {"DBLP title": "CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks.", "DBLP authors": ["Zhe Yuan", "Yongpan Liu", "Jinshan Yue", "Jinyang Li", "Huazhong Yang"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009162", "OA papers": [{"PaperId": "https://openalex.org/W2744900147", "PaperTitle": "CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Zhe Yuan", "Yongpan Liu", "Jinshan Yue", "Jinyang Li", "Huazhong Yang"]}]}, {"DBLP title": "XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs.", "DBLP authors": ["Lei Jiang", "Minje Kim", "Wujie Wen", "Danghui Wang"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009163", "OA papers": [{"PaperId": "https://openalex.org/W2742566056", "PaperTitle": "XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs", "Year": 2017, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Indiana University Bloomington": 2.0, "Florida International University": 1.0, "Northwestern Polytechnical University": 1.0}, "Authors": ["Lei Jiang", "Minje Kim", "Wujie Wen", "Danghui Wang"]}]}, {"DBLP title": "Bit-width reduction and customized register for low cost convolutional neural network accelerator.", "DBLP authors": ["Kyungrak Choi", "Woong Choi", "Kyungho Shin", "Jongsun Park"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009164", "OA papers": [{"PaperId": "https://openalex.org/W2743559954", "PaperTitle": "Bit-width reduction and customized register for low cost convolutional neural network accelerator", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea University": 3.0}, "Authors": ["Kyungrak Choi", "Woong Choi", "Kyung-Ho Shin"]}]}, {"DBLP title": "Battery assignment and scheduling for drone delivery businesses.", "DBLP authors": ["Sangyoung Park", "Licong Zhang", "Samarjit Chakraborty"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009165", "OA papers": [{"PaperId": "https://openalex.org/W2743347828", "PaperTitle": "Battery assignment and scheduling for drone delivery businesses", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Sang Young Park", "Licong Zhang", "Samarjit Chakraborty"]}]}, {"DBLP title": "Reconfigurable thermoelectric generators for vehicle radiators energy harvesting.", "DBLP authors": ["Donkyu Baek", "Caiwen Ding", "Sheng Lin", "Donghwa Shin", "Jaemin Kim", "Xue Lin", "Yanzhi Wang", "Naehyuck Chang"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009166", "OA papers": [{"PaperId": "https://openalex.org/W2743951410", "PaperTitle": "Reconfigurable thermoelectric generators for vehicle radiators energy harvesting", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Syracuse University": 3.0, "Yeungnam University": 1.0, ", Seoul National University, , , , Korea": 1.0, "Northeastern University": 1.0}, "Authors": ["Donkyu Baek", "Caiwen Ding", "Sheng Hsien Lin", "Donghwa Shin", "Jae-Min Kim", "Xue Lin", "Yanzhi Wang", "Naehyuck Chang"]}]}, {"DBLP title": "Power optimizations in MTJ-based Neural Networks through Stochastic Computing.", "DBLP authors": ["Ankit Mondal", "Ankur Srivastava"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009167", "OA papers": [{"PaperId": "https://openalex.org/W2963592983", "PaperTitle": "Power optimizations in MTJ-based Neural Networks through Stochastic Computing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Ankit Mondal", "Ankur Srivastava"]}]}, {"DBLP title": "A learning bridge from architectural synthesis to physical design for exploring power efficient high-performance adders.", "DBLP authors": ["Subhendu Roy", "Yuzhe Ma", "Jin Miao", "Bei Yu"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009168", "OA papers": [{"PaperId": "https://openalex.org/W2744606792", "PaperTitle": "A learning bridge from architectural synthesis to physical design for exploring power efficient high-performance adders", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Cadence Design Systems (United States)": 2.0, "Chinese University of Hong Kong": 2.0}, "Authors": ["Subhendu Roy", "Yuzhe Ma", "Jin Miao", "Bei Yu"]}]}, {"DBLP title": "Comparative study and optimization of synchronous and asynchronous comparators at near-threshold voltages.", "DBLP authors": ["Sung Justin Kim", "Doyun Kim", "Mingoo Seok"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009169", "OA papers": [{"PaperId": "https://openalex.org/W2743243049", "PaperTitle": "Comparative study and optimization of synchronous and asynchronous comparators at near-threshold voltages", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Columbia University": 3.0}, "Authors": ["Sung Wan Kim", "Do-Yun Kim", "Mingoo Seok"]}]}, {"DBLP title": "Full chip power benefits with negative capacitance FETs.", "DBLP authors": ["Sandeep Kumar Samal", "Sourabh Khandelwal", "Asif Islam Khan", "Sayeef S. Salahuddin", "Chenming Hu", "Sung Kyu Lim"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009170", "OA papers": [{"PaperId": "https://openalex.org/W2742994319", "PaperTitle": "Full chip power benefits with negative capacitance FETs", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Georgia Institute of Technology": 3.0, "Macquarie University": 1.0, "University of California, Berkeley": 2.0}, "Authors": ["Sandeep Kumar Samal", "Sourabh Khandelwal", "Asif Khan", "Sayeef Salahuddin", "Chenming Hu", "Sung Kyu Lim"]}]}, {"DBLP title": "Design high bandwidth-density, low latency and energy efficient on-chip interconnect.", "DBLP authors": ["Yong Wang", "Hui Wu"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009171", "OA papers": [{"PaperId": "https://openalex.org/W2743867045", "PaperTitle": "Design high bandwidth-density, low latency and energy efficient on-chip interconnect", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Yong Wang", "Hui Wu"]}]}, {"DBLP title": "AXSERBUS: A quality-configurable approximate serial bus for energy-efficient sensing.", "DBLP authors": ["Younghyun Kim", "Setareh Behroozi", "Vijay Raghunathan", "Anand Raghunathan"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009172", "OA papers": [{"PaperId": "https://openalex.org/W2745171167", "PaperTitle": "AXSERBUS: A quality-configurable approximate serial bus for energy-efficient sensing", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Department of Electrical and Computer Engineering, University of Wisconsin, Maison, 53706, United States of America": 2.0, "Purdue University West Lafayette": 2.0}, "Authors": ["Younghyun Kim", "Setareh Behroozi", "Vijay Raghunathan", "Anand Raghunathan"]}]}, {"DBLP title": "Approximate memory compression for energy-efficiency.", "DBLP authors": ["Ashish Ranjan", "Arnab Raha", "Vijay Raghunathan", "Anand Raghunathan"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009173", "OA papers": [{"PaperId": "https://openalex.org/W2743069335", "PaperTitle": "Approximate memory compression for energy-efficiency", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, United States of America": 4.0}, "Authors": ["Ashish Ranjan", "Arnab Raha", "Vijay Raghunathan", "Anand Raghunathan"]}]}, {"DBLP title": "SENIN: An energy-efficient sparse neuromorphic system with on-chip learning.", "DBLP authors": ["Myung-Hoon Choi", "Seungkyu Choi", "Jaehyeong Sim", "Lee-Sup Kim"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009174", "OA papers": [{"PaperId": "https://openalex.org/W2744382155", "PaperTitle": "SENIN: An energy-efficient sparse neuromorphic system with on-chip learning", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Myung-Hoon Choi", "Seungkyu Choi", "Jaehyeong Sim", "Lee-Sup Kim"]}]}, {"DBLP title": "Monolithic 3D IC designs for low-power deep neural networks targeting speech recognition.", "DBLP authors": ["Kyungwook Chang", "Deepak Kadetotad", "Yu Cao", "Jae-sun Seo", "Sung Kyu Lim"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009175", "OA papers": [{"PaperId": "https://openalex.org/W2745299472", "PaperTitle": "Monolithic 3D IC designs for low-power deep neural networks targeting speech recognition", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 2.0, "Arizona State University": 3.0}, "Authors": ["Kyungwook Chang", "Deepak Kadetotad", "Yu Cao", "Jae-sun Seo", "Sung Kyu Lim"]}]}, {"DBLP title": "A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks.", "DBLP authors": ["Arnab Roy", "Swagath Venkataramani", "Neel Gala", "Sanchari Sen", "Kamakoti Veezhinathan", "Anand Raghunathan"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009176", "OA papers": [{"PaperId": "https://openalex.org/W2745005623", "PaperTitle": "A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Indian Institute of Technology Madras": 3.0, "IBM (United States)": 0.5, "School of Electrical and Computer Engineering, Purdue University": 0.5, "School of Electrical and Computer Engineering, Purdue University, United States of America": 2.0}, "Authors": ["Arnab Roy", "Swagath Venkataramani", "Neel Gala", "Sanchari Sen", "Kamakoti Veezhinathan", "Anand Raghunathan"]}]}, {"DBLP title": "An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar.", "DBLP authors": ["Leibin Ni", "Zichuan Liu", "Wenhao Song", "J. Joshua Yang", "Hao Yu", "Kanwen Wang", "Yuangang Wang"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009177", "OA papers": [{"PaperId": "https://openalex.org/W2743654210", "PaperTitle": "An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Nanyang Technological University": 3.0, "University of Massachusetts Amherst": 2.0, "Huawei Technologies (China)": 2.0}, "Authors": ["Leibin Ni", "Zichuan Liu", "Wenhao Song", "Jun Yang", "Hao Yu", "Kanwen Wang", "Yuanjie Lv"]}]}, {"DBLP title": "Placement mitigation techniques for power grid electromigration.", "DBLP authors": ["Wei Ye", "Yibo Lin", "Xiaoqing Xu", "Wuxi Li", "Yiwei Fu", "Yongsheng Sun", "Canhui Zhan", "David Z. Pan"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009178", "OA papers": [{"PaperId": "https://openalex.org/W2744044393", "PaperTitle": "Placement mitigation techniques for power grid electromigration", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 5.0, "Hisilicon Technologies Co., Ltd., Shenzhen, China": 3.0}, "Authors": ["Wei Ye", "Yibo Lin", "Xiaoqing Xu", "Wuxi Li", "Yiwei Fu", "Sun Yongsheng", "Canhui Zhan", "David Z. Pan"]}]}, {"DBLP title": "Spatial and temporal scheduling of clock arrival times for IR hot-spot mitigation, reformulation of peak current reduction.", "DBLP authors": ["Bhoopal Gunna", "Lakshmi Bhamidipati", "Houman Homayoun", "Avesta Sasan"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009179", "OA papers": [{"PaperId": "https://openalex.org/W2744818718", "PaperTitle": "Spatial and temporal scheduling of clock arrival times for IR hot-spot mitigation, reformulation of peak current reduction", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"George Mason University": 4.0}, "Authors": ["Bhoopal Gunna", "Lakshmi Bhamidipati", "Houman Homayoun", "Avesta Sasan"]}]}, {"DBLP title": "Frequency and time domain analysis of power delivery network for monolithic 3D ICs.", "DBLP authors": ["Kyungwook Chang", "Shidhartha Das", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009180", "OA papers": [{"PaperId": "https://openalex.org/W2743768464", "PaperTitle": "Frequency and time domain analysis of power delivery network for monolithic 3D ICs", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Georgia Institute of Technology": 2.0, "ARM (United Kingdom)": 1.0, "American Rock Mechanics Association": 3.0}, "Authors": ["Kyungwook Chang", "Shidhartha Das", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"]}]}, {"DBLP title": "ShiftMask: Dynamic OLED power shifting based on visual acuity for interactive mobile applications.", "DBLP authors": ["Han-Yi Lin", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009181", "OA papers": [{"PaperId": "https://openalex.org/W2742492197", "PaperTitle": "ShiftMask: Dynamic OLED power shifting based on visual acuity for interactive mobile applications", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 2.0, "Research Center for Information Technology Innovation, Academia Sinica": 1.0}, "Authors": ["Han-Yi Lin", "Pi-Cheng Hsiu", "Tei-Wei Kuo"]}]}, {"DBLP title": "Signal strength-aware adaptive offloading for energy efficient mobile devices.", "DBLP authors": ["Young Geun Kim", "Sung Woo Chung"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009182", "OA papers": [{"PaperId": "https://openalex.org/W2744314576", "PaperTitle": "Signal strength-aware adaptive offloading for energy efficient mobile devices", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea University": 2.0}, "Authors": ["Young-Geun Kim", "Sung Phil Chung"]}]}, {"DBLP title": "Frequency governors for cloud database OLTP workloads.", "DBLP authors": ["Rathijit Sen", "Alan Halverson"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009183", "OA papers": [{"PaperId": "https://openalex.org/W2744077489", "PaperTitle": "Frequency governors for cloud database OLTP workloads", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Microsoft (United States)": 2.0}, "Authors": ["Rathijit Sen", "Alan Halverson"]}]}, {"DBLP title": "Tiguan: Energy-aware collision-free control for large-scale connected vehicles.", "DBLP authors": ["Minghua Shen", "Guojie Luo"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009184", "OA papers": [{"PaperId": "https://openalex.org/W2743558251", "PaperTitle": "Tiguan: Energy-aware collision-free control for large-scale connected vehicles", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 2.0}, "Authors": ["Minghua Shen", "Guojie Luo"]}]}, {"DBLP title": "Invited paper: Ultra-low energy security circuit primitives for IoT platforms.", "DBLP authors": ["Sanu Mathew", "Sudhir Satpathy", "Vikram B. Suresh", "Ram Krishnamurthy"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009185", "OA papers": [{"PaperId": "https://openalex.org/W2743611139", "PaperTitle": "Invited paper: Ultra-low energy security circuit primitives for IoT platforms", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Sanu Mathew", "Sudhir K. Satpathy", "Vikram B. Suresh", "Ram Krishnamurthy"]}]}, {"DBLP title": "Invited paper: Resilient and energy-secure power management.", "DBLP authors": ["Pradip Bose", "Alper Buyuktosunoglu"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009187", "OA papers": [{"PaperId": "https://openalex.org/W2743211401", "PaperTitle": "Invited paper: Resilient and energy-secure power management", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Pradip Bose", "Alper Buyuktosunoglu"]}]}, {"DBLP title": "Invited paper: Secure swarm intelligence: A new approach to many-core power management.", "DBLP authors": ["Augusto Vega", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009188", "OA papers": [{"PaperId": "https://openalex.org/W2743620682", "PaperTitle": "Invited paper: Secure swarm intelligence: A new approach to many-core power management", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Augusto Vega", "Alper Buyuktosunoglu", "Pradip Bose"]}]}, {"DBLP title": "Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity.", "DBLP authors": ["Bon Woong Ku", "Taigon Song", "Arthur Nieuwoudt", "Sung Kyu Lim"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009189", "OA papers": [{"PaperId": "https://openalex.org/W2745285691", "PaperTitle": "Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 2.0, "Synopsys (United States)": 2.0}, "Authors": ["Bon Jeong Ku", "Taigon Song", "Arthur Nieuwoudt", "Sung Kyu Lim"]}]}, {"DBLP title": "Secure Human-Internet using dynamic Human Body Communication.", "DBLP authors": ["Shovan Maity", "Debayan Das", "Xinyi Jiang", "Shreyas Sen"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009190", "OA papers": [{"PaperId": "https://openalex.org/W2744970336", "PaperTitle": "Secure Human-Internet using dynamic Human Body Communication", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, United States of America": 4.0}, "Authors": ["Shovan Maity", "Debayan Das", "Xinyi Jiang", "Shreyas Sen"]}]}, {"DBLP title": "Hotspot monitoring and Temperature Estimation with miniature on-chip temperature sensors.", "DBLP authors": ["Pavan Kumar Chundi", "Yini Zhou", "Martha A. Kim", "Eren Kursun", "Mingoo Seok"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009191", "OA papers": [{"PaperId": "https://openalex.org/W2744537801", "PaperTitle": "Hotspot monitoring and Temperature Estimation with miniature on-chip temperature sensors", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Columbia University": 5.0}, "Authors": ["Pavan Kumar Chundi", "YiNi Zhou", "Martha Kim", "Eren Kursun", "Mingoo Seok"]}]}, {"DBLP title": "A data remanence based approach to generate 100% stable keys from an SRAM physical unclonable function.", "DBLP authors": ["Muqing Liu", "Chen Zhou", "Qianying Tang", "Keshab K. Parhi", "Chris H. Kim"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009192", "OA papers": [{"PaperId": "https://openalex.org/W2743953760", "PaperTitle": "A data remanence based approach to generate 100% stable keys from an SRAM physical unclonable function", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Minnesota": 5.0}, "Authors": ["Muqing Liu", "Chen Zhou", "Qianying Tang", "Keshab K. Parhi", "Chris H. Kim"]}]}, {"DBLP title": "An improved clocking methodology for energy efficient low area AES architectures using register renaming.", "DBLP authors": ["Siva Nishok Dhanuskodi", "Daniel E. Holcomb"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009193", "OA papers": [{"PaperId": "https://openalex.org/W2745081364", "PaperTitle": "An improved clocking methodology for energy efficient low area AES architectures using register renaming", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Siva Nishok Dhanuskodi", "Daniel Holcomb"]}]}, {"DBLP title": "A low-power APUF-based environmental abnormality detection framework.", "DBLP authors": ["Hongxiang Gu", "Teng Xu", "Miodrag Potkonjak"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009194", "OA papers": [{"PaperId": "https://openalex.org/W2744928728", "PaperTitle": "A low-power APUF-based environmental abnormality detection framework", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Hongxiang Gu", "Teng Xu", "Miodrag Potkonjak"]}]}, {"DBLP title": "Online tuning of Dynamic Power Management for efficient execution of interactive workloads.", "DBLP authors": ["James R. B. Bantock", "Vasileios Tenentes", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009195", "OA papers": [{"PaperId": "https://openalex.org/W2621904898", "PaperTitle": "Online tuning of Dynamic Power Management for efficient execution of interactive workloads", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southampton": 4.0}, "Authors": ["James R. B. Bantock", "Vasileios Tenentes", "Bashir M. Al-Hashimi", "Geoff V. Merrett"]}]}, {"DBLP title": "Workload-driven frequency-aware battery sizing.", "DBLP authors": ["Yukai Chen", "Enrico Macii", "Massimo Poncino"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009196", "OA papers": [{"PaperId": "https://openalex.org/W2743602195", "PaperTitle": "Workload-driven frequency-aware battery sizing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Yukai Chen", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Exploring sparsity of firing activities and clock gating for energy-efficient recurrent spiking neural processors.", "DBLP authors": ["Yu Liu", "Yingyezhe Jin", "Peng Li"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009197", "OA papers": [{"PaperId": "https://openalex.org/W2742696816", "PaperTitle": "Exploring sparsity of firing activities and clock gating for energy-efficient recurrent spiking neural processors", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Yu Liu", "Yingyezhe Jin", "Peng Li"]}]}, {"DBLP title": "QuARK: Quality-configurable approximate STT-MRAM cache by fine-grained tuning of reliability-energy knobs.", "DBLP authors": ["Amir Mahdi Hosseini Monazzah", "Majid Shoushtari", "Seyed Ghassem Miremadi", "Amir M. Rahmani", "Nikil D. Dutt"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009198", "OA papers": [{"PaperId": "https://openalex.org/W2742847738", "PaperTitle": "QuARK: Quality-configurable approximate STT-MRAM cache by fine-grained tuning of reliability-energy knobs", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Sharif University of Technology": 2.0, "University of California, Irvine": 2.0, "TU Wien": 1.0}, "Authors": ["Amir Mahdi Hosseini Monazzah", "Majid Shoushtari", "Seyed Ghassem Miremadi", "Amir Masoud Rahmani", "Nikil Dutt"]}]}, {"DBLP title": "Efficient thermoelectric cooling for mobile devices.", "DBLP authors": ["Youngmoon Lee", "Eugene Kim", "Kang G. Shin"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009199", "OA papers": [{"PaperId": "https://openalex.org/W2742644411", "PaperTitle": "Efficient thermoelectric cooling for mobile devices", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Young-Moon Lee", "Eugene S. Kim", "Kang G. Shin"]}]}, {"DBLP title": "Low power in-memory computing based on dual-mode SOT-MRAM.", "DBLP authors": ["Farhana Parveen", "Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009200", "OA papers": [{"PaperId": "https://openalex.org/W2742841780", "PaperTitle": "Low power in-memory computing based on dual-mode SOT-MRAM", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Central Florida": 4.0}, "Authors": ["Farhana Parveen", "Shaahin Angizi", "Zhezhi He", "Deliang Fan"]}]}, {"DBLP title": "Enabling efficient fine-grained DRAM activations with interleaved I/O.", "DBLP authors": ["Chao Zhang", "Xiaochen Guo"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009201", "OA papers": [{"PaperId": "https://openalex.org/W2742900615", "PaperTitle": "Enabling efficient fine-grained DRAM activations with interleaved I/O", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Lehigh University": 2.0}, "Authors": ["Chao Zhang", "Xiaochen Guo"]}]}, {"DBLP title": "Gabor filter assisted energy efficient fast learning Convolutional Neural Networks.", "DBLP authors": ["Syed Shakib Sarwar", "Priyadarshini Panda", "Kaushik Roy"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009202", "OA papers": [{"PaperId": "https://openalex.org/W3101446407", "PaperTitle": "Gabor filter assisted energy efficient fast learning Convolutional Neural Networks", "Year": 2017, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Syed Shakib Sarwar", "Priyadarshini Panda", "Kaushik Roy"]}]}, {"DBLP title": "Low design overhead timing error correction scheme for elastic clock methodology.", "DBLP authors": ["Sungju Ryu", "Jongeun Koo", "Jae-Joon Kim"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009203", "OA papers": [{"PaperId": "https://openalex.org/W2744677276", "PaperTitle": "Low design overhead timing error correction scheme for elastic clock methodology", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pohang University of Science and Technology": 3.0}, "Authors": ["Sungju Ryu", "Jongeun Koo", "Jae-Joon Kim"]}]}, {"DBLP title": "Efficient query processing in crossbar memory.", "DBLP authors": ["Mohsen Imani", "Saransh Gupta", "Atl Arredondo", "Tajana Rosing"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009204", "OA papers": [{"PaperId": "https://openalex.org/W2744849844", "PaperTitle": "Efficient query processing in crossbar memory", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Mohsen Imani", "Saransh Gupta", "Atl Arredondo", "Tajana Rosing"]}]}, {"DBLP title": "A low power duobinary voltage mode transmitter.", "DBLP authors": ["Ming-Hung Chien", "Yen-Long Lee", "Jih Ren Goh", "Soon-Jyh Chang"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009205", "OA papers": [{"PaperId": "https://openalex.org/W2744196912", "PaperTitle": "A low power duobinary voltage mode transmitter", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 4.0}, "Authors": ["Ming-Hung Chien", "Yen-Long Lee", "Jih-Ren Goh", "Soon-Jyh Chang"]}]}, {"DBLP title": "A simple yet efficient accuracy configurable adder design.", "DBLP authors": ["Wenbin Xu", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009206", "OA papers": [{"PaperId": "https://openalex.org/W2744718274", "PaperTitle": "A simple yet efficient accuracy configurable adder design", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 2.0, "University of Minnesota": 1.0}, "Authors": ["Wenbin Xu", "Sachin S. Sapatnekar", "Jiang Hu"]}]}, {"DBLP title": "E-Spector: Online energy inspection for Android applications.", "DBLP authors": ["Chengke Wang", "Yao Guo", "Peng Shen", "Xiangqun Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009207", "OA papers": [{"PaperId": "https://openalex.org/W2742426568", "PaperTitle": "E-Spector: Online energy inspection for Android applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Peking University": 4.0}, "Authors": ["Chengke Wang", "Yao Guo", "Peng Shen", "Xiangqun Chen"]}]}, {"DBLP title": "A case for efficient accelerator design space exploration via Bayesian optimization.", "DBLP authors": ["Brandon Reagen", "Jos\u00e9 Miguel Hern\u00e1ndez-Lobato", "Robert Adolf", "Michael A. Gelbart", "Paul N. Whatmough", "Gu-Yeon Wei", "David M. Brooks"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009208", "OA papers": [{"PaperId": "https://openalex.org/W2742479298", "PaperTitle": "A case for efficient accelerator design space exploration via Bayesian optimization", "Year": 2017, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Harvard University Press": 4.5, "University of Cambridge": 1.0, "University of British Columbia": 1.0, "American Rock Mechanics Association": 0.5}, "Authors": ["Brandon Reagen", "Jos\u00e9 Miguel Hern\u00e1ndez-Lobato", "Robert Adolf", "Michael A. Gelbart", "Paul N. Whatmough", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "SceneMan: Bridging mobile apps with system energy manager via scenario notification.", "DBLP authors": ["Li Li", "Jun Wang", "Xiaorui Wang", "Handong Ye", "Ziang Hu"], "year": 2017, "doi": "https://doi.org/10.1109/ISLPED.2017.8009209", "OA papers": [{"PaperId": "https://openalex.org/W2744976567", "PaperTitle": "SceneMan: Bridging mobile apps with system energy manager via scenario notification", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The Ohio State University": 2.0, "Huawei Technologies (United States)": 3.0}, "Authors": ["Li Li", "Jun Wang", "Xiaorui Wang", "Han-Dong Ye", "Ziang Hu"]}]}]