{
  "module_name": "dma4_qm_regs.h",
  "hash_id": "b76e4292acf46a994756c759c29cda64a066d5b67177d34163afff60c97390df",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma4_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA4_QM_REGS_H_\n#define ASIC_REG_DMA4_QM_REGS_H_\n\n \n\n#define mmDMA4_QM_GLBL_CFG0                                          0x588000\n\n#define mmDMA4_QM_GLBL_CFG1                                          0x588004\n\n#define mmDMA4_QM_GLBL_PROT                                          0x588008\n\n#define mmDMA4_QM_GLBL_ERR_CFG                                       0x58800C\n\n#define mmDMA4_QM_GLBL_SECURE_PROPS_0                                0x588010\n\n#define mmDMA4_QM_GLBL_SECURE_PROPS_1                                0x588014\n\n#define mmDMA4_QM_GLBL_SECURE_PROPS_2                                0x588018\n\n#define mmDMA4_QM_GLBL_SECURE_PROPS_3                                0x58801C\n\n#define mmDMA4_QM_GLBL_SECURE_PROPS_4                                0x588020\n\n#define mmDMA4_QM_GLBL_NON_SECURE_PROPS_0                            0x588024\n\n#define mmDMA4_QM_GLBL_NON_SECURE_PROPS_1                            0x588028\n\n#define mmDMA4_QM_GLBL_NON_SECURE_PROPS_2                            0x58802C\n\n#define mmDMA4_QM_GLBL_NON_SECURE_PROPS_3                            0x588030\n\n#define mmDMA4_QM_GLBL_NON_SECURE_PROPS_4                            0x588034\n\n#define mmDMA4_QM_GLBL_STS0                                          0x588038\n\n#define mmDMA4_QM_GLBL_STS1_0                                        0x588040\n\n#define mmDMA4_QM_GLBL_STS1_1                                        0x588044\n\n#define mmDMA4_QM_GLBL_STS1_2                                        0x588048\n\n#define mmDMA4_QM_GLBL_STS1_3                                        0x58804C\n\n#define mmDMA4_QM_GLBL_STS1_4                                        0x588050\n\n#define mmDMA4_QM_GLBL_MSG_EN_0                                      0x588054\n\n#define mmDMA4_QM_GLBL_MSG_EN_1                                      0x588058\n\n#define mmDMA4_QM_GLBL_MSG_EN_2                                      0x58805C\n\n#define mmDMA4_QM_GLBL_MSG_EN_3                                      0x588060\n\n#define mmDMA4_QM_GLBL_MSG_EN_4                                      0x588068\n\n#define mmDMA4_QM_PQ_BASE_LO_0                                       0x588070\n\n#define mmDMA4_QM_PQ_BASE_LO_1                                       0x588074\n\n#define mmDMA4_QM_PQ_BASE_LO_2                                       0x588078\n\n#define mmDMA4_QM_PQ_BASE_LO_3                                       0x58807C\n\n#define mmDMA4_QM_PQ_BASE_HI_0                                       0x588080\n\n#define mmDMA4_QM_PQ_BASE_HI_1                                       0x588084\n\n#define mmDMA4_QM_PQ_BASE_HI_2                                       0x588088\n\n#define mmDMA4_QM_PQ_BASE_HI_3                                       0x58808C\n\n#define mmDMA4_QM_PQ_SIZE_0                                          0x588090\n\n#define mmDMA4_QM_PQ_SIZE_1                                          0x588094\n\n#define mmDMA4_QM_PQ_SIZE_2                                          0x588098\n\n#define mmDMA4_QM_PQ_SIZE_3                                          0x58809C\n\n#define mmDMA4_QM_PQ_PI_0                                            0x5880A0\n\n#define mmDMA4_QM_PQ_PI_1                                            0x5880A4\n\n#define mmDMA4_QM_PQ_PI_2                                            0x5880A8\n\n#define mmDMA4_QM_PQ_PI_3                                            0x5880AC\n\n#define mmDMA4_QM_PQ_CI_0                                            0x5880B0\n\n#define mmDMA4_QM_PQ_CI_1                                            0x5880B4\n\n#define mmDMA4_QM_PQ_CI_2                                            0x5880B8\n\n#define mmDMA4_QM_PQ_CI_3                                            0x5880BC\n\n#define mmDMA4_QM_PQ_CFG0_0                                          0x5880C0\n\n#define mmDMA4_QM_PQ_CFG0_1                                          0x5880C4\n\n#define mmDMA4_QM_PQ_CFG0_2                                          0x5880C8\n\n#define mmDMA4_QM_PQ_CFG0_3                                          0x5880CC\n\n#define mmDMA4_QM_PQ_CFG1_0                                          0x5880D0\n\n#define mmDMA4_QM_PQ_CFG1_1                                          0x5880D4\n\n#define mmDMA4_QM_PQ_CFG1_2                                          0x5880D8\n\n#define mmDMA4_QM_PQ_CFG1_3                                          0x5880DC\n\n#define mmDMA4_QM_PQ_ARUSER_31_11_0                                  0x5880E0\n\n#define mmDMA4_QM_PQ_ARUSER_31_11_1                                  0x5880E4\n\n#define mmDMA4_QM_PQ_ARUSER_31_11_2                                  0x5880E8\n\n#define mmDMA4_QM_PQ_ARUSER_31_11_3                                  0x5880EC\n\n#define mmDMA4_QM_PQ_STS0_0                                          0x5880F0\n\n#define mmDMA4_QM_PQ_STS0_1                                          0x5880F4\n\n#define mmDMA4_QM_PQ_STS0_2                                          0x5880F8\n\n#define mmDMA4_QM_PQ_STS0_3                                          0x5880FC\n\n#define mmDMA4_QM_PQ_STS1_0                                          0x588100\n\n#define mmDMA4_QM_PQ_STS1_1                                          0x588104\n\n#define mmDMA4_QM_PQ_STS1_2                                          0x588108\n\n#define mmDMA4_QM_PQ_STS1_3                                          0x58810C\n\n#define mmDMA4_QM_CQ_CFG0_0                                          0x588110\n\n#define mmDMA4_QM_CQ_CFG0_1                                          0x588114\n\n#define mmDMA4_QM_CQ_CFG0_2                                          0x588118\n\n#define mmDMA4_QM_CQ_CFG0_3                                          0x58811C\n\n#define mmDMA4_QM_CQ_CFG0_4                                          0x588120\n\n#define mmDMA4_QM_CQ_CFG1_0                                          0x588124\n\n#define mmDMA4_QM_CQ_CFG1_1                                          0x588128\n\n#define mmDMA4_QM_CQ_CFG1_2                                          0x58812C\n\n#define mmDMA4_QM_CQ_CFG1_3                                          0x588130\n\n#define mmDMA4_QM_CQ_CFG1_4                                          0x588134\n\n#define mmDMA4_QM_CQ_ARUSER_31_11_0                                  0x588138\n\n#define mmDMA4_QM_CQ_ARUSER_31_11_1                                  0x58813C\n\n#define mmDMA4_QM_CQ_ARUSER_31_11_2                                  0x588140\n\n#define mmDMA4_QM_CQ_ARUSER_31_11_3                                  0x588144\n\n#define mmDMA4_QM_CQ_ARUSER_31_11_4                                  0x588148\n\n#define mmDMA4_QM_CQ_STS0_0                                          0x58814C\n\n#define mmDMA4_QM_CQ_STS0_1                                          0x588150\n\n#define mmDMA4_QM_CQ_STS0_2                                          0x588154\n\n#define mmDMA4_QM_CQ_STS0_3                                          0x588158\n\n#define mmDMA4_QM_CQ_STS0_4                                          0x58815C\n\n#define mmDMA4_QM_CQ_STS1_0                                          0x588160\n\n#define mmDMA4_QM_CQ_STS1_1                                          0x588164\n\n#define mmDMA4_QM_CQ_STS1_2                                          0x588168\n\n#define mmDMA4_QM_CQ_STS1_3                                          0x58816C\n\n#define mmDMA4_QM_CQ_STS1_4                                          0x588170\n\n#define mmDMA4_QM_CQ_PTR_LO_0                                        0x588174\n\n#define mmDMA4_QM_CQ_PTR_HI_0                                        0x588178\n\n#define mmDMA4_QM_CQ_TSIZE_0                                         0x58817C\n\n#define mmDMA4_QM_CQ_CTL_0                                           0x588180\n\n#define mmDMA4_QM_CQ_PTR_LO_1                                        0x588184\n\n#define mmDMA4_QM_CQ_PTR_HI_1                                        0x588188\n\n#define mmDMA4_QM_CQ_TSIZE_1                                         0x58818C\n\n#define mmDMA4_QM_CQ_CTL_1                                           0x588190\n\n#define mmDMA4_QM_CQ_PTR_LO_2                                        0x588194\n\n#define mmDMA4_QM_CQ_PTR_HI_2                                        0x588198\n\n#define mmDMA4_QM_CQ_TSIZE_2                                         0x58819C\n\n#define mmDMA4_QM_CQ_CTL_2                                           0x5881A0\n\n#define mmDMA4_QM_CQ_PTR_LO_3                                        0x5881A4\n\n#define mmDMA4_QM_CQ_PTR_HI_3                                        0x5881A8\n\n#define mmDMA4_QM_CQ_TSIZE_3                                         0x5881AC\n\n#define mmDMA4_QM_CQ_CTL_3                                           0x5881B0\n\n#define mmDMA4_QM_CQ_PTR_LO_4                                        0x5881B4\n\n#define mmDMA4_QM_CQ_PTR_HI_4                                        0x5881B8\n\n#define mmDMA4_QM_CQ_TSIZE_4                                         0x5881BC\n\n#define mmDMA4_QM_CQ_CTL_4                                           0x5881C0\n\n#define mmDMA4_QM_CQ_PTR_LO_STS_0                                    0x5881C4\n\n#define mmDMA4_QM_CQ_PTR_LO_STS_1                                    0x5881C8\n\n#define mmDMA4_QM_CQ_PTR_LO_STS_2                                    0x5881CC\n\n#define mmDMA4_QM_CQ_PTR_LO_STS_3                                    0x5881D0\n\n#define mmDMA4_QM_CQ_PTR_LO_STS_4                                    0x5881D4\n\n#define mmDMA4_QM_CQ_PTR_HI_STS_0                                    0x5881D8\n\n#define mmDMA4_QM_CQ_PTR_HI_STS_1                                    0x5881DC\n\n#define mmDMA4_QM_CQ_PTR_HI_STS_2                                    0x5881E0\n\n#define mmDMA4_QM_CQ_PTR_HI_STS_3                                    0x5881E4\n\n#define mmDMA4_QM_CQ_PTR_HI_STS_4                                    0x5881E8\n\n#define mmDMA4_QM_CQ_TSIZE_STS_0                                     0x5881EC\n\n#define mmDMA4_QM_CQ_TSIZE_STS_1                                     0x5881F0\n\n#define mmDMA4_QM_CQ_TSIZE_STS_2                                     0x5881F4\n\n#define mmDMA4_QM_CQ_TSIZE_STS_3                                     0x5881F8\n\n#define mmDMA4_QM_CQ_TSIZE_STS_4                                     0x5881FC\n\n#define mmDMA4_QM_CQ_CTL_STS_0                                       0x588200\n\n#define mmDMA4_QM_CQ_CTL_STS_1                                       0x588204\n\n#define mmDMA4_QM_CQ_CTL_STS_2                                       0x588208\n\n#define mmDMA4_QM_CQ_CTL_STS_3                                       0x58820C\n\n#define mmDMA4_QM_CQ_CTL_STS_4                                       0x588210\n\n#define mmDMA4_QM_CQ_IFIFO_CNT_0                                     0x588214\n\n#define mmDMA4_QM_CQ_IFIFO_CNT_1                                     0x588218\n\n#define mmDMA4_QM_CQ_IFIFO_CNT_2                                     0x58821C\n\n#define mmDMA4_QM_CQ_IFIFO_CNT_3                                     0x588220\n\n#define mmDMA4_QM_CQ_IFIFO_CNT_4                                     0x588224\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_LO_0                             0x588228\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_LO_1                             0x58822C\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_LO_2                             0x588230\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_LO_3                             0x588234\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_LO_4                             0x588238\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_HI_0                             0x58823C\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_HI_1                             0x588240\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_HI_2                             0x588244\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_HI_3                             0x588248\n\n#define mmDMA4_QM_CP_MSG_BASE0_ADDR_HI_4                             0x58824C\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_LO_0                             0x588250\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_LO_1                             0x588254\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_LO_2                             0x588258\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_LO_3                             0x58825C\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_LO_4                             0x588260\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_HI_0                             0x588264\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_HI_1                             0x588268\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_HI_2                             0x58826C\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_HI_3                             0x588270\n\n#define mmDMA4_QM_CP_MSG_BASE1_ADDR_HI_4                             0x588274\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_LO_0                             0x588278\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_LO_1                             0x58827C\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_LO_2                             0x588280\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_LO_3                             0x588284\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_LO_4                             0x588288\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_HI_0                             0x58828C\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_HI_1                             0x588290\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_HI_2                             0x588294\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_HI_3                             0x588298\n\n#define mmDMA4_QM_CP_MSG_BASE2_ADDR_HI_4                             0x58829C\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_LO_0                             0x5882A0\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_LO_1                             0x5882A4\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_LO_2                             0x5882A8\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_LO_3                             0x5882AC\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_LO_4                             0x5882B0\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_HI_0                             0x5882B4\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_HI_1                             0x5882B8\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_HI_2                             0x5882BC\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_HI_3                             0x5882C0\n\n#define mmDMA4_QM_CP_MSG_BASE3_ADDR_HI_4                             0x5882C4\n\n#define mmDMA4_QM_CP_LDMA_TSIZE_OFFSET_0                             0x5882C8\n\n#define mmDMA4_QM_CP_LDMA_TSIZE_OFFSET_1                             0x5882CC\n\n#define mmDMA4_QM_CP_LDMA_TSIZE_OFFSET_2                             0x5882D0\n\n#define mmDMA4_QM_CP_LDMA_TSIZE_OFFSET_3                             0x5882D4\n\n#define mmDMA4_QM_CP_LDMA_TSIZE_OFFSET_4                             0x5882D8\n\n#define mmDMA4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x5882E0\n\n#define mmDMA4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x5882E4\n\n#define mmDMA4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x5882E8\n\n#define mmDMA4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x5882EC\n\n#define mmDMA4_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x5882F0\n\n#define mmDMA4_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x5882F4\n\n#define mmDMA4_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x5882F8\n\n#define mmDMA4_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x5882FC\n\n#define mmDMA4_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x588300\n\n#define mmDMA4_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x588304\n\n#define mmDMA4_QM_CP_FENCE0_RDATA_0                                  0x588308\n\n#define mmDMA4_QM_CP_FENCE0_RDATA_1                                  0x58830C\n\n#define mmDMA4_QM_CP_FENCE0_RDATA_2                                  0x588310\n\n#define mmDMA4_QM_CP_FENCE0_RDATA_3                                  0x588314\n\n#define mmDMA4_QM_CP_FENCE0_RDATA_4                                  0x588318\n\n#define mmDMA4_QM_CP_FENCE1_RDATA_0                                  0x58831C\n\n#define mmDMA4_QM_CP_FENCE1_RDATA_1                                  0x588320\n\n#define mmDMA4_QM_CP_FENCE1_RDATA_2                                  0x588324\n\n#define mmDMA4_QM_CP_FENCE1_RDATA_3                                  0x588328\n\n#define mmDMA4_QM_CP_FENCE1_RDATA_4                                  0x58832C\n\n#define mmDMA4_QM_CP_FENCE2_RDATA_0                                  0x588330\n\n#define mmDMA4_QM_CP_FENCE2_RDATA_1                                  0x588334\n\n#define mmDMA4_QM_CP_FENCE2_RDATA_2                                  0x588338\n\n#define mmDMA4_QM_CP_FENCE2_RDATA_3                                  0x58833C\n\n#define mmDMA4_QM_CP_FENCE2_RDATA_4                                  0x588340\n\n#define mmDMA4_QM_CP_FENCE3_RDATA_0                                  0x588344\n\n#define mmDMA4_QM_CP_FENCE3_RDATA_1                                  0x588348\n\n#define mmDMA4_QM_CP_FENCE3_RDATA_2                                  0x58834C\n\n#define mmDMA4_QM_CP_FENCE3_RDATA_3                                  0x588350\n\n#define mmDMA4_QM_CP_FENCE3_RDATA_4                                  0x588354\n\n#define mmDMA4_QM_CP_FENCE0_CNT_0                                    0x588358\n\n#define mmDMA4_QM_CP_FENCE0_CNT_1                                    0x58835C\n\n#define mmDMA4_QM_CP_FENCE0_CNT_2                                    0x588360\n\n#define mmDMA4_QM_CP_FENCE0_CNT_3                                    0x588364\n\n#define mmDMA4_QM_CP_FENCE0_CNT_4                                    0x588368\n\n#define mmDMA4_QM_CP_FENCE1_CNT_0                                    0x58836C\n\n#define mmDMA4_QM_CP_FENCE1_CNT_1                                    0x588370\n\n#define mmDMA4_QM_CP_FENCE1_CNT_2                                    0x588374\n\n#define mmDMA4_QM_CP_FENCE1_CNT_3                                    0x588378\n\n#define mmDMA4_QM_CP_FENCE1_CNT_4                                    0x58837C\n\n#define mmDMA4_QM_CP_FENCE2_CNT_0                                    0x588380\n\n#define mmDMA4_QM_CP_FENCE2_CNT_1                                    0x588384\n\n#define mmDMA4_QM_CP_FENCE2_CNT_2                                    0x588388\n\n#define mmDMA4_QM_CP_FENCE2_CNT_3                                    0x58838C\n\n#define mmDMA4_QM_CP_FENCE2_CNT_4                                    0x588390\n\n#define mmDMA4_QM_CP_FENCE3_CNT_0                                    0x588394\n\n#define mmDMA4_QM_CP_FENCE3_CNT_1                                    0x588398\n\n#define mmDMA4_QM_CP_FENCE3_CNT_2                                    0x58839C\n\n#define mmDMA4_QM_CP_FENCE3_CNT_3                                    0x5883A0\n\n#define mmDMA4_QM_CP_FENCE3_CNT_4                                    0x5883A4\n\n#define mmDMA4_QM_CP_STS_0                                           0x5883A8\n\n#define mmDMA4_QM_CP_STS_1                                           0x5883AC\n\n#define mmDMA4_QM_CP_STS_2                                           0x5883B0\n\n#define mmDMA4_QM_CP_STS_3                                           0x5883B4\n\n#define mmDMA4_QM_CP_STS_4                                           0x5883B8\n\n#define mmDMA4_QM_CP_CURRENT_INST_LO_0                               0x5883BC\n\n#define mmDMA4_QM_CP_CURRENT_INST_LO_1                               0x5883C0\n\n#define mmDMA4_QM_CP_CURRENT_INST_LO_2                               0x5883C4\n\n#define mmDMA4_QM_CP_CURRENT_INST_LO_3                               0x5883C8\n\n#define mmDMA4_QM_CP_CURRENT_INST_LO_4                               0x5883CC\n\n#define mmDMA4_QM_CP_CURRENT_INST_HI_0                               0x5883D0\n\n#define mmDMA4_QM_CP_CURRENT_INST_HI_1                               0x5883D4\n\n#define mmDMA4_QM_CP_CURRENT_INST_HI_2                               0x5883D8\n\n#define mmDMA4_QM_CP_CURRENT_INST_HI_3                               0x5883DC\n\n#define mmDMA4_QM_CP_CURRENT_INST_HI_4                               0x5883E0\n\n#define mmDMA4_QM_CP_BARRIER_CFG_0                                   0x5883F4\n\n#define mmDMA4_QM_CP_BARRIER_CFG_1                                   0x5883F8\n\n#define mmDMA4_QM_CP_BARRIER_CFG_2                                   0x5883FC\n\n#define mmDMA4_QM_CP_BARRIER_CFG_3                                   0x588400\n\n#define mmDMA4_QM_CP_BARRIER_CFG_4                                   0x588404\n\n#define mmDMA4_QM_CP_DBG_0_0                                         0x588408\n\n#define mmDMA4_QM_CP_DBG_0_1                                         0x58840C\n\n#define mmDMA4_QM_CP_DBG_0_2                                         0x588410\n\n#define mmDMA4_QM_CP_DBG_0_3                                         0x588414\n\n#define mmDMA4_QM_CP_DBG_0_4                                         0x588418\n\n#define mmDMA4_QM_CP_ARUSER_31_11_0                                  0x58841C\n\n#define mmDMA4_QM_CP_ARUSER_31_11_1                                  0x588420\n\n#define mmDMA4_QM_CP_ARUSER_31_11_2                                  0x588424\n\n#define mmDMA4_QM_CP_ARUSER_31_11_3                                  0x588428\n\n#define mmDMA4_QM_CP_ARUSER_31_11_4                                  0x58842C\n\n#define mmDMA4_QM_CP_AWUSER_31_11_0                                  0x588430\n\n#define mmDMA4_QM_CP_AWUSER_31_11_1                                  0x588434\n\n#define mmDMA4_QM_CP_AWUSER_31_11_2                                  0x588438\n\n#define mmDMA4_QM_CP_AWUSER_31_11_3                                  0x58843C\n\n#define mmDMA4_QM_CP_AWUSER_31_11_4                                  0x588440\n\n#define mmDMA4_QM_ARB_CFG_0                                          0x588A00\n\n#define mmDMA4_QM_ARB_CHOISE_Q_PUSH                                  0x588A04\n\n#define mmDMA4_QM_ARB_WRR_WEIGHT_0                                   0x588A08\n\n#define mmDMA4_QM_ARB_WRR_WEIGHT_1                                   0x588A0C\n\n#define mmDMA4_QM_ARB_WRR_WEIGHT_2                                   0x588A10\n\n#define mmDMA4_QM_ARB_WRR_WEIGHT_3                                   0x588A14\n\n#define mmDMA4_QM_ARB_CFG_1                                          0x588A18\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_0                               0x588A20\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_1                               0x588A24\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_2                               0x588A28\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_3                               0x588A2C\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_4                               0x588A30\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_5                               0x588A34\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_6                               0x588A38\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_7                               0x588A3C\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_8                               0x588A40\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_9                               0x588A44\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_10                              0x588A48\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_11                              0x588A4C\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_12                              0x588A50\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_13                              0x588A54\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_14                              0x588A58\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_15                              0x588A5C\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_16                              0x588A60\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_17                              0x588A64\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_18                              0x588A68\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_19                              0x588A6C\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_20                              0x588A70\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_21                              0x588A74\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_22                              0x588A78\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_23                              0x588A7C\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_24                              0x588A80\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_25                              0x588A84\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_26                              0x588A88\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_27                              0x588A8C\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_28                              0x588A90\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_29                              0x588A94\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_30                              0x588A98\n\n#define mmDMA4_QM_ARB_MST_AVAIL_CRED_31                              0x588A9C\n\n#define mmDMA4_QM_ARB_MST_CRED_INC                                   0x588AA0\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x588AA4\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x588AA8\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x588AAC\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x588AB0\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x588AB4\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x588AB8\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x588ABC\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x588AC0\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x588AC4\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x588AC8\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x588ACC\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x588AD0\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x588AD4\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x588AD8\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x588ADC\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x588AE0\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x588AE4\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x588AE8\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x588AEC\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x588AF0\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x588AF4\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x588AF8\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x588AFC\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x588B00\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x588B04\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x588B08\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x588B0C\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x588B10\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x588B14\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x588B18\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x588B1C\n\n#define mmDMA4_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x588B20\n\n#define mmDMA4_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x588B28\n\n#define mmDMA4_QM_ARB_MST_SLAVE_EN                                   0x588B2C\n\n#define mmDMA4_QM_ARB_MST_QUIET_PER                                  0x588B34\n\n#define mmDMA4_QM_ARB_SLV_CHOISE_WDT                                 0x588B38\n\n#define mmDMA4_QM_ARB_SLV_ID                                         0x588B3C\n\n#define mmDMA4_QM_ARB_MSG_MAX_INFLIGHT                               0x588B44\n\n#define mmDMA4_QM_ARB_MSG_AWUSER_31_11                               0x588B48\n\n#define mmDMA4_QM_ARB_MSG_AWUSER_SEC_PROP                            0x588B4C\n\n#define mmDMA4_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x588B50\n\n#define mmDMA4_QM_ARB_BASE_LO                                        0x588B54\n\n#define mmDMA4_QM_ARB_BASE_HI                                        0x588B58\n\n#define mmDMA4_QM_ARB_STATE_STS                                      0x588B80\n\n#define mmDMA4_QM_ARB_CHOISE_FULLNESS_STS                            0x588B84\n\n#define mmDMA4_QM_ARB_MSG_STS                                        0x588B88\n\n#define mmDMA4_QM_ARB_SLV_CHOISE_Q_HEAD                              0x588B8C\n\n#define mmDMA4_QM_ARB_ERR_CAUSE                                      0x588B9C\n\n#define mmDMA4_QM_ARB_ERR_MSG_EN                                     0x588BA0\n\n#define mmDMA4_QM_ARB_ERR_STS_DRP                                    0x588BA8\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_0                                 0x588BB0\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_1                                 0x588BB4\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_2                                 0x588BB8\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_3                                 0x588BBC\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_4                                 0x588BC0\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_5                                 0x588BC4\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_6                                 0x588BC8\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_7                                 0x588BCC\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_8                                 0x588BD0\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_9                                 0x588BD4\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_10                                0x588BD8\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_11                                0x588BDC\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_12                                0x588BE0\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_13                                0x588BE4\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_14                                0x588BE8\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_15                                0x588BEC\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_16                                0x588BF0\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_17                                0x588BF4\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_18                                0x588BF8\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_19                                0x588BFC\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_20                                0x588C00\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_21                                0x588C04\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_22                                0x588C08\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_23                                0x588C0C\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_24                                0x588C10\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_25                                0x588C14\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_26                                0x588C18\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_27                                0x588C1C\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_28                                0x588C20\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_29                                0x588C24\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_30                                0x588C28\n\n#define mmDMA4_QM_ARB_MST_CRED_STS_31                                0x588C2C\n\n#define mmDMA4_QM_CGM_CFG                                            0x588C70\n\n#define mmDMA4_QM_CGM_STS                                            0x588C74\n\n#define mmDMA4_QM_CGM_CFG1                                           0x588C78\n\n#define mmDMA4_QM_LOCAL_RANGE_BASE                                   0x588C80\n\n#define mmDMA4_QM_LOCAL_RANGE_SIZE                                   0x588C84\n\n#define mmDMA4_QM_CSMR_STRICT_PRIO_CFG                               0x588C90\n\n#define mmDMA4_QM_HBW_RD_RATE_LIM_CFG_1                              0x588C94\n\n#define mmDMA4_QM_LBW_WR_RATE_LIM_CFG_0                              0x588C98\n\n#define mmDMA4_QM_LBW_WR_RATE_LIM_CFG_1                              0x588C9C\n\n#define mmDMA4_QM_HBW_RD_RATE_LIM_CFG_0                              0x588CA0\n\n#define mmDMA4_QM_GLBL_AXCACHE                                       0x588CA4\n\n#define mmDMA4_QM_IND_GW_APB_CFG                                     0x588CB0\n\n#define mmDMA4_QM_IND_GW_APB_WDATA                                   0x588CB4\n\n#define mmDMA4_QM_IND_GW_APB_RDATA                                   0x588CB8\n\n#define mmDMA4_QM_IND_GW_APB_STATUS                                  0x588CBC\n\n#define mmDMA4_QM_GLBL_ERR_ADDR_LO                                   0x588CD0\n\n#define mmDMA4_QM_GLBL_ERR_ADDR_HI                                   0x588CD4\n\n#define mmDMA4_QM_GLBL_ERR_WDATA                                     0x588CD8\n\n#define mmDMA4_QM_GLBL_MEM_INIT_BUSY                                 0x588D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}