# Reading pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/mux8x1x32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:08 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/mux8x1x32.v 
# -- Compiling module mux8x1x32
# 
# Top level modules:
# 	mux8x1x32
# End time: 01:09:08 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/mux8x1x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:08 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/mux8x1x1.v 
# -- Compiling module mux8x1x1
# 
# Top level modules:
# 	mux8x1x1
# End time: 01:09:08 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/mod_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:09 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/mod_dp.v 
# -- Compiling module mod_dp
# 
# Top level modules:
# 	mod_dp
# End time: 01:09:09 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/mod_cu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:09 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/mod_cu.v 
# -- Compiling module mod_cu
# 
# Top level modules:
# 	mod_cu
# End time: 01:09:09 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:09 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/mod.v 
# -- Compiling module mod
# 
# Top level modules:
# 	mod
# End time: 01:09:09 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/cla_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:09 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/cla_32.v 
# -- Compiling module cla_32
# 
# Top level modules:
# 	cla_32
# End time: 01:09:09 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:09 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v 
# -- Compiling module cla_16
# 
# Top level modules:
# 	cla_16
# End time: 01:09:09 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:09 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v 
# -- Compiling module cla_4
# 
# Top level modules:
# 	cla_4
# End time: 01:09:09 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:09 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v 
# -- Compiling module alu_1
# 
# Top level modules:
# 	alu_1
# End time: 01:09:10 on Dec 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/mips-alu-master/quartus-mips-alu/verilog {E:/mips-alu-master/quartus-mips-alu/verilog/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:10 on Dec 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/mips-alu-master/quartus-mips-alu/verilog" E:/mips-alu-master/quartus-mips-alu/verilog/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:09:10 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
