<h2 align="center">Hi there! üëã I'm Vijaya Bala V</h2>

---

üôã‚Äç‚ôÇÔ∏è **About Me**

My name is **Vijaya Bala V**, and I'm currently pursuing a **Bachelor of Engineering in Electronics & Communication Engineering** at PSR Engineering College (**CGPA: 8.2%**).  
I‚Äôm passionate about digital design, ASIC verification, embedded programming, and always enthusiastic to explore new tech challenges. My hands-on skills include Python, C/C++, Verilog, SystemVerilog basics, and UVM concepts.

---

üõ†Ô∏è **Tech Stack**

![Verilog](https://img.shields.io/badge/Verilog-009999?style=flat-square)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FF8000?style=flat-square)
![UVM](https://img.shields.io/badge/UVM-3366CC?style=flat-square)
![Python](https://img.shields.io/badge/Python-3670A0?style=flat-square&logo=python&logoColor=yellow)
![C](https://img.shields.io/badge/C-00599C?style=flat-square&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=flat-square&logo=c%2B%2B&logoColor=white)
![Django](https://img.shields.io/badge/Django-092E20?style=flat-square&logo=django&logoColor=white)
![HTML5](https://img.shields.io/badge/HTML5-E34F26?style=flat-square&logo=html5&logoColor=white)
![CSS3](https://img.shields.io/badge/CSS3-1572B6?style=flat-square&logo=css3&logoColor=white)
![JavaScript](https://img.shields.io/badge/JavaScript-F7DF1E?style=flat-square&logo=javascript&logoColor=black)
![ModelSim](https://img.shields.io/badge/ModelSim-4B8BBE?style=flat-square)
![Git](https://img.shields.io/badge/Git-F05032?style=flat-square&logo=git&logoColor=white)
![Linux](https://img.shields.io/badge/Linux-FCC624?style=flat-square&logo=linux&logoColor=black)

---

üíª **Tech Stack Proficiency**

| Skill           | Proficiency             |
| --------------- | ---------------------- |
| Verilog         | ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë (80%)     |
| SystemVerilog   | ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë (60%)     |
| UVM Concepts    | ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë (60%)     |
| Python          | ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë (85%)     |
| C/C++           | ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë (70%)     |
| Django          | ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë (60%)     |
| HTML/CSS/JS     | ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë (75%)     |
| Git/Linux       | ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë (70%)     |
| ModelSim        | ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë (50%)     |

<!-- For a fancy pie/bar chart, create/upload one to your repo and embed like: ![Pie Chart](./skill-chart.png) -->

---

üíº **Projects**

- **Hotstar Clone (Web App)**  
  *Developed a responsive video streaming & content display application.*  
  _Tech Stack:_ HTML, CSS, JavaScript

- **E-Voting System (Django)**  
  *Implemented a secure digital voting platform using Python & Django for reliable online elections.*  
  _Tech Stack:_ Python, Django

- **To-Do List Application**  
  *Built an interactive Python app to easily manage and track daily tasks with a user-friendly interface.*  
  _Tech Stack:_ Python

- **Embedded IoT Controller Prototype**  
  *Designed and tested a microcontroller-based IoT system controlling sensors and devices as part of in-plant training.*  
  _Tech Stack:_ Embedded C, Python

- **Simple UART Module (Verilog)**  
  *Created a functional UART design for serial communication, simulated and verified using ModelSim.*  
  _Tech Stack:_ Verilog, ModelSim

*...and more on my GitHub!*

---

üèÖ **Awards, Certifications & Courses**

- [Practical Vim Editor Commands On Linux (Coursera, 2025)](https://www.coursera.org/account/accomplishments/verify/VR1A0U6D5T27)
- [Python for Data Science (Credly, issued by IBM)](https://www.credly.com/badges/905670f8-2079-48d8-a83c-72c435278ae6/linked_in_profile)
- Certified Python Programmer (Kaggle)
- Certified HTML & CSS Developer (Cisco thingQbator)
- Hardware Description Languages for FPGA Design (Coursera)
- VLSI System On Chip Design ‚Äì Overview (Maven Silicon)
- VLSI Digital Design & Verilog (IndoSys Springboard)
- Embedded Systems and IoT Training (INCRIX Techlutions LLP)
- ICT Academy Learnathon 2023 Participant

---

üéâ **Achievements**

- Selected for intense in-plant training in Embedded Systems & IoT, excelling in hands-on microcontroller projects
- Developed practical verification environments for ASIC projects as university assignments
- Consistently among top academic performers at PSR Engineering College

---

ü§ù **Extracurricular & Volunteering**

- Member, College Electronics Club: organizing tech talks and workshops
- Hackathon Participant: IoT and automation themes
- Volunteer, campus coding bootcamps

---

üåê **Connect with Me**

- [LinkedIn](https://linkedin.com/in/vijayabala)
- [GitHub](https://github.com/vijayabala)
- üì´ Email: Vijayabala842@gmail.com
- üì± +91 98945 13953

---

‚ö°Ô∏è **Interests & Hobbies**

- ASIC Verification techniques (UVM, testbenches, formal verification)
- Coding scripts and automation for daily life
- Learning new programming languages, reading tech journals
- DIY electronics and robotics
- Traveling and outdoor badminton

---

<!-- Optional: GitHub Stats or Profile Views -->
<!--
![Vijaya Bala's github stats](https://github-readme-stats.vercel.app/api?username=vijayabala&show_icons=true)
-->
