--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf PIN.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clkclk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkclk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clkclk/clkin1
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: clkclk/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clkclk/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: clkclk/clkfbout
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkclk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkclk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clkclk/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkclk_clkout1 = PERIOD TIMEGRP "clkclk_clkout1" 
TS_clk_in / 0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 471 paths analyzed, 390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.248ns.
--------------------------------------------------------------------------------

Paths for end point cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y10.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/MReg1/ALUoutM_9 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      11.403ns (Levels of Logic = 0)
  Clock Path Skew:      -0.495ns (1.951 - 2.446)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/MReg1/ALUoutM_9 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y100.AQ     Tcko                  0.430   cpu1/MReg1/ALUoutM<10>
                                                       cpu1/MReg1/ALUoutM_9
    RAMB16_X3Y10.ADDRA10 net (fanout=40)      10.573   cpu1/MReg1/ALUoutM<9>
    RAMB16_X3Y10.CLKA    Trcck_ADDRA           0.400   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.403ns (0.830ns logic, 10.573ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y38.ENA), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/MReg1/ALUoutM_14 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      10.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.488ns (1.952 - 2.440)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/MReg1/ALUoutM_14 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y100.CQ     Tcko                  0.525   cpu1/MReg1/ALUoutM<14>
                                                       cpu1/MReg1/ALUoutM_14
    SLICE_X44Y51.D2      net (fanout=28)       6.194   cpu1/MReg1/ALUoutM<14>
    SLICE_X44Y51.D       Tilo                  0.254   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31
    RAMB16_X4Y38.ENA     net (fanout=4)        3.457   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena
    RAMB16_X4Y38.CLKA    Trcck_ENA             0.220   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.650ns (0.999ns logic, 9.651ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/MReg1/ALUoutM_13 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      8.773ns (Levels of Logic = 1)
  Clock Path Skew:      -0.488ns (1.952 - 2.440)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/MReg1/ALUoutM_13 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y100.AQ     Tcko                  0.525   cpu1/MReg1/ALUoutM<14>
                                                       cpu1/MReg1/ALUoutM_13
    SLICE_X44Y51.D5      net (fanout=29)       4.317   cpu1/MReg1/ALUoutM<13>
    SLICE_X44Y51.D       Tilo                  0.254   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31
    RAMB16_X4Y38.ENA     net (fanout=4)        3.457   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena
    RAMB16_X4Y38.CLKA    Trcck_ENA             0.220   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.773ns (0.999ns logic, 7.774ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y12.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     38.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/MReg1/ALUoutM_9 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      10.386ns (Levels of Logic = 0)
  Clock Path Skew:      -0.497ns (1.949 - 2.446)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/MReg1/ALUoutM_9 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y100.AQ     Tcko                  0.430   cpu1/MReg1/ALUoutM<10>
                                                       cpu1/MReg1/ALUoutM_9
    RAMB16_X3Y12.ADDRA10 net (fanout=40)       9.556   cpu1/MReg1/ALUoutM<9>
    RAMB16_X3Y12.CLKA    Trcck_ADDRA           0.400   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.386ns (0.830ns logic, 9.556ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkclk_clkout1 = PERIOD TIMEGRP "clkclk_clkout1" TS_clk_in / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y60.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/GetNpc/PC_5 (FF)
  Destination:          cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.920 - 0.743)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/GetNpc/PC_5 to cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y121.BQ     Tcko                  0.198   cpu1/GetNpc/PC<7>
                                                       cpu1/GetNpc/PC_5
    RAMB16_X3Y60.ADDRA6  net (fanout=19)       0.434   cpu1/GetNpc/PC<5>
    RAMB16_X3Y60.CLKA    Trckc_ADDRA (-Th)     0.066   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.132ns logic, 0.434ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y60.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/GetNpc/PC_4 (FF)
  Destination:          cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.920 - 0.743)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/GetNpc/PC_4 to cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y121.AQ     Tcko                  0.198   cpu1/GetNpc/PC<7>
                                                       cpu1/GetNpc/PC_4
    RAMB16_X3Y60.ADDRA5  net (fanout=19)       0.437   cpu1/GetNpc/PC<4>
    RAMB16_X3Y60.CLKA    Trckc_ADDRA (-Th)     0.066   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.132ns logic, 0.437ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y62.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/GetNpc/PC_5 (FF)
  Destination:          cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.928 - 0.743)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/GetNpc/PC_5 to cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y121.BQ     Tcko                  0.198   cpu1/GetNpc/PC<7>
                                                       cpu1/GetNpc/PC_5
    RAMB16_X3Y62.ADDRA6  net (fanout=19)       0.455   cpu1/GetNpc/PC<5>
    RAMB16_X3Y62.CLKA    Trckc_ADDRA (-Th)     0.066   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.132ns logic, 0.455ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkclk_clkout1 = PERIOD TIMEGRP "clkclk_clkout1" TS_clk_in / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.430ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 46.430ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y74.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 46.430ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y76.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkclk_clkout0 = PERIOD TIMEGRP "clkclk_clkout0" 
TS_clk_in / 0.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78588469 paths analyzed, 9468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.939ns.
--------------------------------------------------------------------------------

Paths for end point cpu1/DReg1/Instr1_16_14 (SLICE_X16Y82.BX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16_14 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.084ns (Levels of Logic = 2)
  Clock Path Skew:      -0.411ns (2.017 - 2.428)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y60.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X48Y120.A5     net (fanout=1)        1.848   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<0>
    SLICE_X48Y120.A      Tilo                  0.254   cpu1/mux3221/Mmux_C1201
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X46Y124.D4     net (fanout=1)        0.737   cpu1/IM1/out<16>
    SLICE_X46Y124.D      Tilo                  0.235   cpu1/DReg1/Instr1<16>
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X16Y82.BX      net (fanout=14)       4.825   cpu1/Instr<16>
    SLICE_X16Y82.CLK     Tdick                 0.085   cpu1/DReg1/Instr1_16_14
                                                       cpu1/DReg1/Instr1_16_14
    -------------------------------------------------  ---------------------------
    Total                                     10.084ns (2.674ns logic, 7.410ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16_14 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.594ns (Levels of Logic = 2)
  Clock Path Skew:      -0.367ns (2.017 - 2.384)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y62.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X48Y120.A2     net (fanout=1)        1.358   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0>
    SLICE_X48Y120.A      Tilo                  0.254   cpu1/mux3221/Mmux_C1201
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X46Y124.D4     net (fanout=1)        0.737   cpu1/IM1/out<16>
    SLICE_X46Y124.D      Tilo                  0.235   cpu1/DReg1/Instr1<16>
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X16Y82.BX      net (fanout=14)       4.825   cpu1/Instr<16>
    SLICE_X16Y82.CLK     Tdick                 0.085   cpu1/DReg1/Instr1_16_14
                                                       cpu1/DReg1/Instr1_16_14
    -------------------------------------------------  ---------------------------
    Total                                      9.594ns (2.674ns logic, 6.920ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16_14 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.423ns (Levels of Logic = 2)
  Clock Path Skew:      -0.359ns (2.017 - 2.376)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X48Y120.A3     net (fanout=1)        1.187   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<0>
    SLICE_X48Y120.A      Tilo                  0.254   cpu1/mux3221/Mmux_C1201
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X46Y124.D4     net (fanout=1)        0.737   cpu1/IM1/out<16>
    SLICE_X46Y124.D      Tilo                  0.235   cpu1/DReg1/Instr1<16>
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X16Y82.BX      net (fanout=14)       4.825   cpu1/Instr<16>
    SLICE_X16Y82.CLK     Tdick                 0.085   cpu1/DReg1/Instr1_16_14
                                                       cpu1/DReg1/Instr1_16_14
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (2.674ns logic, 6.749ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/DReg1/Instr1_16_13 (SLICE_X16Y82.AX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16_13 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.080ns (Levels of Logic = 2)
  Clock Path Skew:      -0.411ns (2.017 - 2.428)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y60.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X48Y120.A5     net (fanout=1)        1.848   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<0>
    SLICE_X48Y120.A      Tilo                  0.254   cpu1/mux3221/Mmux_C1201
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X46Y124.D4     net (fanout=1)        0.737   cpu1/IM1/out<16>
    SLICE_X46Y124.D      Tilo                  0.235   cpu1/DReg1/Instr1<16>
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X16Y82.AX      net (fanout=14)       4.821   cpu1/Instr<16>
    SLICE_X16Y82.CLK     Tdick                 0.085   cpu1/DReg1/Instr1_16_14
                                                       cpu1/DReg1/Instr1_16_13
    -------------------------------------------------  ---------------------------
    Total                                     10.080ns (2.674ns logic, 7.406ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16_13 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.590ns (Levels of Logic = 2)
  Clock Path Skew:      -0.367ns (2.017 - 2.384)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y62.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X48Y120.A2     net (fanout=1)        1.358   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0>
    SLICE_X48Y120.A      Tilo                  0.254   cpu1/mux3221/Mmux_C1201
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X46Y124.D4     net (fanout=1)        0.737   cpu1/IM1/out<16>
    SLICE_X46Y124.D      Tilo                  0.235   cpu1/DReg1/Instr1<16>
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X16Y82.AX      net (fanout=14)       4.821   cpu1/Instr<16>
    SLICE_X16Y82.CLK     Tdick                 0.085   cpu1/DReg1/Instr1_16_14
                                                       cpu1/DReg1/Instr1_16_13
    -------------------------------------------------  ---------------------------
    Total                                      9.590ns (2.674ns logic, 6.916ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16_13 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.419ns (Levels of Logic = 2)
  Clock Path Skew:      -0.359ns (2.017 - 2.376)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X48Y120.A3     net (fanout=1)        1.187   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<0>
    SLICE_X48Y120.A      Tilo                  0.254   cpu1/mux3221/Mmux_C1201
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X46Y124.D4     net (fanout=1)        0.737   cpu1/IM1/out<16>
    SLICE_X46Y124.D      Tilo                  0.235   cpu1/DReg1/Instr1<16>
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X16Y82.AX      net (fanout=14)       4.821   cpu1/Instr<16>
    SLICE_X16Y82.CLK     Tdick                 0.085   cpu1/DReg1/Instr1_16_14
                                                       cpu1/DReg1/Instr1_16_13
    -------------------------------------------------  ---------------------------
    Total                                      9.419ns (2.674ns logic, 6.745ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/DReg1/Instr1_17_8 (SLICE_X41Y81.DX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_17_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.401ns (2.027 - 2.428)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_17_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y60.DOA1    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y120.A5     net (fanout=1)        1.686   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<1>
    SLICE_X53Y120.A      Tilo                  0.259   cpu1/DReg1/pc4D<1>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X35Y93.C4      net (fanout=1)        2.974   cpu1/IM1/out<17>
    SLICE_X35Y93.C       Tilo                  0.259   cpu1/DReg1/Instr1_17_15
                                                       cpu1/IM1/Mmux_Instr91
    SLICE_X41Y81.DX      net (fanout=15)       2.400   cpu1/Instr<17>
    SLICE_X41Y81.CLK     Tdick                 0.114   cpu1/DReg1/Instr1_17_8
                                                       cpu1/DReg1/Instr1_17_8
    -------------------------------------------------  ---------------------------
    Total                                      9.792ns (2.732ns logic, 7.060ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_17_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.357ns (2.027 - 2.384)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_17_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y62.DOA1    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y120.A2     net (fanout=1)        1.366   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1>
    SLICE_X53Y120.A      Tilo                  0.259   cpu1/DReg1/pc4D<1>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X35Y93.C4      net (fanout=1)        2.974   cpu1/IM1/out<17>
    SLICE_X35Y93.C       Tilo                  0.259   cpu1/DReg1/Instr1_17_15
                                                       cpu1/IM1/Mmux_Instr91
    SLICE_X41Y81.DX      net (fanout=15)       2.400   cpu1/Instr<17>
    SLICE_X41Y81.CLK     Tdick                 0.114   cpu1/DReg1/Instr1_17_8
                                                       cpu1/DReg1/Instr1_17_8
    -------------------------------------------------  ---------------------------
    Total                                      9.472ns (2.732ns logic, 6.740ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_17_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.462ns (Levels of Logic = 2)
  Clock Path Skew:      -0.349ns (2.027 - 2.376)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_17_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOA1    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y120.A1     net (fanout=1)        1.356   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<1>
    SLICE_X53Y120.A      Tilo                  0.259   cpu1/DReg1/pc4D<1>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X35Y93.C4      net (fanout=1)        2.974   cpu1/IM1/out<17>
    SLICE_X35Y93.C       Tilo                  0.259   cpu1/DReg1/Instr1_17_15
                                                       cpu1/IM1/Mmux_Instr91
    SLICE_X41Y81.DX      net (fanout=15)       2.400   cpu1/Instr<17>
    SLICE_X41Y81.CLK     Tdick                 0.114   cpu1/DReg1/Instr1_17_8
                                                       cpu1/DReg1/Instr1_17_8
    -------------------------------------------------  ---------------------------
    Total                                      9.462ns (2.732ns logic, 6.730ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkclk_clkout0 = PERIOD TIMEGRP "clkclk_clkout0" TS_clk_in / 0.4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu1/WReg1/DMoutW_14 (SLICE_X52Y60.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu1/WReg1/DMoutW_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.186ns (0.932 - 0.746)
  Source Clock:         clk2 rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu1/WReg1/DMoutW_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.DQ      Tcko                  0.200   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X52Y60.C6      net (fanout=32)       0.360   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X52Y60.CLK     Tah         (-Th)    -0.197   cpu1/WReg1/DMoutW<15>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux61
                                                       cpu1/WReg1/DMoutW_14
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (0.397ns logic, 0.360ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/WReg1/DMoutW_15 (SLICE_X52Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu1/WReg1/DMoutW_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.186ns (0.932 - 0.746)
  Source Clock:         clk2 rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu1/WReg1/DMoutW_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.DQ      Tcko                  0.200   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X52Y60.D6      net (fanout=32)       0.360   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X52Y60.CLK     Tah         (-Th)    -0.197   cpu1/WReg1/DMoutW<15>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
                                                       cpu1/WReg1/DMoutW_15
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (0.397ns logic, 0.360ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/WReg1/DMoutW_10 (SLICE_X53Y60.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu1/WReg1/DMoutW_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.186ns (0.932 - 0.746)
  Source Clock:         clk2 rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu1/WReg1/DMoutW_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.DQ      Tcko                  0.200   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X53Y60.C6      net (fanout=32)       0.360   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X53Y60.CLK     Tah         (-Th)    -0.215   cpu1/WReg1/DMoutW<11>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21
                                                       cpu1/WReg1/DMoutW_10
    -------------------------------------------------  ---------------------------
    Total                                      0.775ns (0.415ns logic, 0.360ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkclk_clkout0 = PERIOD TIMEGRP "clkclk_clkout0" TS_clk_in / 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.430ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: Wra/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Wra/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.430ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: Wra/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: Wra/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.430ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: Wra/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Wra/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     40.000ns|     10.000ns|      9.798ns|            0|            0|            0|     78588940|
| TS_clkclk_clkout1             |     50.000ns|     12.248ns|          N/A|            0|            0|          471|            0|
| TS_clkclk_clkout0             |    100.000ns|     21.939ns|          N/A|            0|            0|     78588469|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   21.939|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 78588940 paths, 0 nets, and 21315 connections

Design statistics:
   Minimum period:  21.939ns{1}   (Maximum frequency:  45.581MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 22 19:03:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4789 MB



