// Seed: 106277502
module module_0;
  wire id_1;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd96,
    parameter id_11 = 32'd59,
    parameter id_22 = 32'd73,
    parameter id_8  = 32'd13
) (
    output wor id_0,
    output wire id_1,
    output tri0 id_2,
    input wand id_3,
    input wor id_4,
    output supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri0 _id_8,
    input wor id_9,
    input wor _id_10,
    input supply0 _id_11,
    output tri id_12,
    input supply0 id_13,
    input wor id_14,
    output tri0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    input wand id_18,
    output uwire id_19,
    output wire id_20
);
  wire  [  id_10  :  (  id_8  )  ]  _id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  module_0 modCall_1 ();
  assign id_1 = -1'd0 - id_36;
  logic [id_11 : 1 'b0] id_39 = -1;
  assign id_5 = 1;
  logic [id_22 : -1] id_40;
endmodule
