// Seed: 3905209658
module module_0 #(
    parameter id_2 = 32'd12
) (
    id_1
);
  output reg id_1;
  logic _id_2;
  assign id_1 = 1 - -1;
  always_latch id_1 = id_2;
  logic id_3;
  ;
  logic id_4;
  ;
  logic id_5;
  wire [id_2  *  -1 : 1 'b0] id_6;
  parameter id_7 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd92
) (
    input wor _id_0
);
  logic [{ "" {  id_0  }  } : id_0] id_2;
  reg id_3;
  ;
  tri id_4 = 1;
  wire id_5, id_6, \id_7 , id_8, id_9, id_10;
  parameter id_11 = -1;
  module_0 modCall_1 (id_3);
  always begin : LABEL_0
    id_3 <= id_11;
  end
endmodule
