

================================================================
== Vitis HLS Report for 'p_find_left_and_right_boundaries6'
================================================================
* Date:           Wed Jun 26 22:50:32 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ParticleCoverHLS
* Solution:       solutionOpt01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_find_left_and_right_boundaries  |        ?|        ?|        17|          8|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 8, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 20 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 36 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 37 [1/1] (2.10ns)   --->   "%i_2 = read i3 @_ssdm_op_Read.ap_fifo.i3P0A, i3 %i" [ParticleCoverHLS/include/types.h:68]   --->   Operation 37 'read' 'i_2' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%idxprom_i = zext i3 %i_2" [ParticleCoverHLS/include/types.h:68]   --->   Operation 38 'zext' 'idxprom_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%num_points_addr = getelementptr i32 %num_points, i64 0, i64 %idxprom_i" [ParticleCoverHLS/include/types.h:68]   --->   Operation 39 'getelementptr' 'num_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [ParticleCoverHLS/include/types.h:68]   --->   Operation 40 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%get_trapezoid_edgestrapezoid_edges_addr = getelementptr i32 %get_trapezoid_edgestrapezoid_edges, i64 0, i64 %idxprom_i" [ParticleCoverHLS/include/types.h:72]   --->   Operation 41 'getelementptr' 'get_trapezoid_edgestrapezoid_edges_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.73ns)   --->   "%get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr" [ParticleCoverHLS/include/types.h:72]   --->   Operation 42 'load' 'get_trapezoid_edgestrapezoid_edges_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %num_points, void @p_str"   --->   Operation 43 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i128 %points, void @p_str"   --->   Operation 44 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i128 %points, i32 0, void @p_str"   --->   Operation 45 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %num_points, i32 0, void @p_str"   --->   Operation 46 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [ParticleCoverHLS/include/types.h:68]   --->   Operation 52 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = trunc i32 %num_points_load" [ParticleCoverHLS/include/types.h:68]   --->   Operation 53 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%j_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %num_points_load, i32 1, i32 31" [ParticleCoverHLS/include/types.h:68]   --->   Operation 54 'partselect' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%j_2 = zext i31 %j_1" [ParticleCoverHLS/include/types.h:68]   --->   Operation 55 'zext' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (0.73ns)   --->   "%get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr" [ParticleCoverHLS/include/types.h:72]   --->   Operation 56 'load' 'get_trapezoid_edgestrapezoid_edges_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_2, i13 0" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%br_ln45 = br void" [ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 58 'br' 'br_ln45' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %entry, i31 %add_ln45, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 59 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln45 = add i31 %j, i31 1" [ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 60 'add' 'add_ln45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.81ns)   --->   "%icmp_ln45 = icmp_eq  i31 %j, i31 %j_1" [ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 62 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split.i_ifconv, void %._crit_edge.loopexit.i" [ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 63 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %j" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 64 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln46_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln46, i4 0" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 65 'bitconcatenate' 'shl_ln46_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.12ns)   --->   "%add_ln46 = add i16 %shl_ln46_1, i16 %shl_ln" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 66 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln46, i32 13, i32 15" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 67 'partselect' 'lshr_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i31 %j" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 68 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln46_1" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 69 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i12 %tmp_s" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 70 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln46" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 71 'getelementptr' 'points_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 72 'load' 'points_load' <Predicate = (!icmp_ln45)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i31 %j" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 73 'zext' 'zext_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.63>
ST_4 : Operation 75 [1/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 75 'load' 'points_load' <Predicate = (!icmp_ln45)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%z_bits = trunc i128 %points_load"   --->   Operation 76 'trunc' 'z_bits' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.14ns)   --->   "%sub_ln47 = sub i32 %num_points_load, i32 %zext_ln47" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 77 'sub' 'sub_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %sub_ln47" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 78 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i32 %sub_ln47" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 79 'trunc' 'trunc_ln47_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.99ns)   --->   "%add_ln47_2 = add i12 %trunc_ln47, i12 4095" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 80 'add' 'add_ln47_2' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln47_2, i4 0" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 81 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.12ns)   --->   "%add_ln47_1 = add i16 %shl_ln2, i16 %shl_ln" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 82 'add' 'add_ln47_1' <Predicate = (!icmp_ln45)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln47_1, i32 13, i32 15" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 83 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.90ns)   --->   "%add_ln47_3 = add i9 %trunc_ln47_1, i9 511" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 84 'add' 'add_ln47_3' <Predicate = (!icmp_ln45)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln2, i9 %add_ln47_3" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 85 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i12 %tmp_37" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 86 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%points_addr_17 = getelementptr i128 %points, i64 0, i64 %zext_ln47_1" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 87 'getelementptr' 'points_addr_17' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (1.29ns)   --->   "%points_load_17 = load i12 %points_addr_17" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 88 'load' 'points_load_17' <Predicate = (!icmp_ln45)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_4 : Operation 89 [1/1] (0.80ns)   --->   "%icmp_ln935 = icmp_ne  i32 %z_bits, i32 0"   --->   Operation 89 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load, i32 31"   --->   Operation 90 'bitselect' 'p_Result_127' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.14ns)   --->   "%tmp_V = sub i32 0, i32 %z_bits"   --->   Operation 91 'sub' 'tmp_V' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.28ns)   --->   "%m_70 = select i1 %p_Result_127, i32 %tmp_V, i32 %z_bits"   --->   Operation 92 'select' 'm_70' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_128 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_70, i32 31, i32 0"   --->   Operation 93 'partselect' 'p_Result_128' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_128, i1 1"   --->   Operation 94 'cttz' 'l' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.14ns)   --->   "%sub_ln944 = sub i32 32, i32 %l"   --->   Operation 95 'sub' 'sub_ln944' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.14ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 96 'add' 'lsb_index' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 97 'partselect' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.81ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 98 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln45)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 99 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.84ns)   --->   "%sub_ln947 = sub i6 57, i6 %trunc_ln947"   --->   Operation 100 'sub' 'sub_ln947' <Predicate = (!icmp_ln45)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 101 'zext' 'zext_ln947' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947"   --->   Operation 102 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32 1, i32 %lsb_index"   --->   Operation 103 'shl' 'shl_ln949' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_9 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 104 'or' 'or_ln949_9' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %m_70, i32 %or_ln949_9"   --->   Operation 105 'and' 'and_ln949' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0"   --->   Operation 106 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 107 'bitselect' 'tmp_51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_51, i1 1"   --->   Operation 108 'xor' 'xor_ln949' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_70, i32 %lsb_index"   --->   Operation 109 'bitselect' 'p_Result_129' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.80ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 110 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_6 = and i1 %p_Result_129, i1 %xor_ln949"   --->   Operation 111 'and' 'and_ln949_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_129"   --->   Operation 112 'select' 'select_ln946' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_6"   --->   Operation 113 'select' 'select_ln958' <Predicate = (!icmp_ln45)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 114 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.63>
ST_5 : Operation 115 [1/2] (1.29ns)   --->   "%points_load_17 = load i12 %points_addr_17" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 115 'load' 'points_load_17' <Predicate = (!icmp_ln45)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%z_bits_1 = trunc i128 %points_load_17"   --->   Operation 116 'trunc' 'z_bits_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln959 = zext i32 %m_70"   --->   Operation 117 'zext' 'zext_ln959' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.14ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 118 'sub' 'sub_ln959' <Predicate = (!icmp_ln45 & !icmp_ln958 & icmp_ln935)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln959_5 = zext i32 %sub_ln959"   --->   Operation 119 'zext' 'zext_ln959_5' <Predicate = (!icmp_ln45 & !icmp_ln958 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%shl_ln959 = shl i64 %zext_ln959, i64 %zext_ln959_5"   --->   Operation 120 'shl' 'shl_ln959' <Predicate = (!icmp_ln45 & !icmp_ln958 & icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.14ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 121 'add' 'add_ln958' <Predicate = (!icmp_ln45 & icmp_ln958 & icmp_ln935)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 122 'zext' 'zext_ln958' <Predicate = (!icmp_ln45 & icmp_ln958 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%lshr_ln958 = lshr i64 %zext_ln959, i64 %zext_ln958"   --->   Operation 123 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln45 & icmp_ln958 & icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 124 'select' 'm' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 125 'zext' 'zext_ln961' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_25 = add i64 %m, i64 %zext_ln961"   --->   Operation 126 'add' 'm_25' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%m_71 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_25, i32 1, i32 63"   --->   Operation 127 'partselect' 'm_71' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_71"   --->   Operation 128 'zext' 'zext_ln962' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_25, i32 25"   --->   Operation 129 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.40ns)   --->   "%select_ln943 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 130 'select' 'select_ln943' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 12, i8 %trunc_ln943"   --->   Operation 131 'sub' 'sub_ln964' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 132 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 132 'add' 'add_ln964' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_10_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_127, i8 %add_ln964"   --->   Operation 133 'bitconcatenate' 'tmp_10_i' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_130 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_10_i, i32 23, i32 31"   --->   Operation 134 'partset' 'p_Result_130' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_130"   --->   Operation 135 'trunc' 'LD' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln744 = bitcast i32 %LD"   --->   Operation 136 'bitcast' 'bitcast_ln744' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.28ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32 %bitcast_ln744, i32 0"   --->   Operation 137 'select' 'select_ln935' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.80ns)   --->   "%icmp_ln935_7 = icmp_ne  i32 %z_bits_1, i32 0"   --->   Operation 138 'icmp' 'icmp_ln935_7' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load_17, i32 31"   --->   Operation 139 'bitselect' 'p_Result_145' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.14ns)   --->   "%tmp_V_14 = sub i32 0, i32 %z_bits_1"   --->   Operation 140 'sub' 'tmp_V_14' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.28ns)   --->   "%m_76 = select i1 %p_Result_145, i32 %tmp_V_14, i32 %z_bits_1"   --->   Operation 141 'select' 'm_76' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_146 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_76, i32 31, i32 0"   --->   Operation 142 'partselect' 'p_Result_146' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%l_7 = cttz i32 @llvm.cttz.i32, i32 %p_Result_146, i1 1"   --->   Operation 143 'cttz' 'l_7' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (1.14ns)   --->   "%sub_ln944_7 = sub i32 32, i32 %l_7"   --->   Operation 144 'sub' 'sub_ln944_7' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.14ns)   --->   "%lsb_index_5 = add i32 %sub_ln944_7, i32 4294967272"   --->   Operation 145 'add' 'lsb_index_5' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_5, i32 1, i32 31"   --->   Operation 146 'partselect' 'tmp_68' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.81ns)   --->   "%icmp_ln946_5 = icmp_sgt  i31 %tmp_68, i31 0"   --->   Operation 147 'icmp' 'icmp_ln946_5' <Predicate = (!icmp_ln45)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln947_5 = trunc i32 %sub_ln944_7"   --->   Operation 148 'trunc' 'trunc_ln947_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.84ns)   --->   "%sub_ln947_5 = sub i6 57, i6 %trunc_ln947_5"   --->   Operation 149 'sub' 'sub_ln947_5' <Predicate = (!icmp_ln45)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%zext_ln947_5 = zext i6 %sub_ln947_5"   --->   Operation 150 'zext' 'zext_ln947_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%lshr_ln947_5 = lshr i32 4294967295, i32 %zext_ln947_5"   --->   Operation 151 'lshr' 'lshr_ln947_5' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%shl_ln949_7 = shl i32 1, i32 %lsb_index_5"   --->   Operation 152 'shl' 'shl_ln949_7' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%or_ln949_11 = or i32 %lshr_ln947_5, i32 %shl_ln949_7"   --->   Operation 153 'or' 'or_ln949_11' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%and_ln949_11 = and i32 %m_76, i32 %or_ln949_11"   --->   Operation 154 'and' 'and_ln949_11' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_5 = icmp_ne  i32 %and_ln949_11, i32 0"   --->   Operation 155 'icmp' 'icmp_ln949_5' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_5, i32 31"   --->   Operation 156 'bitselect' 'tmp_69' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%xor_ln949_5 = xor i1 %tmp_69, i1 1"   --->   Operation 157 'xor' 'xor_ln949_5' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_76, i32 %lsb_index_5"   --->   Operation 158 'bitselect' 'p_Result_147' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.80ns)   --->   "%icmp_ln958_7 = icmp_sgt  i32 %lsb_index_5, i32 0"   --->   Operation 159 'icmp' 'icmp_ln958_7' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%and_ln949_12 = and i1 %p_Result_147, i1 %xor_ln949_5"   --->   Operation 160 'and' 'and_ln949_12' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%select_ln946_5 = select i1 %icmp_ln946_5, i1 %icmp_ln949_5, i1 %p_Result_147"   --->   Operation 161 'select' 'select_ln946_5' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_11 = select i1 %icmp_ln958_7, i1 %select_ln946_5, i1 %and_ln949_12"   --->   Operation 162 'select' 'select_ln958_11' <Predicate = (!icmp_ln45)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln943_5 = trunc i32 %l_7"   --->   Operation 163 'trunc' 'trunc_ln943_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 164 [3/3] (7.29ns)   --->   "%add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 164 'fadd' 'add_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [3/3] (7.29ns)   --->   "%dc_7 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:53->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 165 'fsub' 'dc_7' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln959_14 = zext i32 %m_76"   --->   Operation 166 'zext' 'zext_ln959_14' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (1.14ns)   --->   "%sub_ln959_7 = sub i32 25, i32 %sub_ln944_7"   --->   Operation 167 'sub' 'sub_ln959_7' <Predicate = (!icmp_ln45 & !icmp_ln958_7 & icmp_ln935_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%zext_ln959_15 = zext i32 %sub_ln959_7"   --->   Operation 168 'zext' 'zext_ln959_15' <Predicate = (!icmp_ln45 & !icmp_ln958_7 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%shl_ln959_7 = shl i64 %zext_ln959_14, i64 %zext_ln959_15"   --->   Operation 169 'shl' 'shl_ln959_7' <Predicate = (!icmp_ln45 & !icmp_ln958_7 & icmp_ln935_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (1.14ns)   --->   "%add_ln958_7 = add i32 %sub_ln944_7, i32 4294967271"   --->   Operation 170 'add' 'add_ln958_7' <Predicate = (!icmp_ln45 & icmp_ln958_7 & icmp_ln935_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%zext_ln958_5 = zext i32 %add_ln958_7"   --->   Operation 171 'zext' 'zext_ln958_5' <Predicate = (!icmp_ln45 & icmp_ln958_7 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%lshr_ln958_7 = lshr i64 %zext_ln959_14, i64 %zext_ln958_5"   --->   Operation 172 'lshr' 'lshr_ln958_7' <Predicate = (!icmp_ln45 & icmp_ln958_7 & icmp_ln935_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%m_37 = select i1 %icmp_ln958_7, i64 %lshr_ln958_7, i64 %shl_ln959_7"   --->   Operation 173 'select' 'm_37' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%zext_ln961_7 = zext i1 %select_ln958_11"   --->   Operation 174 'zext' 'zext_ln961_7' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_38 = add i64 %m_37, i64 %zext_ln961_7"   --->   Operation 175 'add' 'm_38' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%m_77 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_38, i32 1, i32 63"   --->   Operation 176 'partselect' 'm_77' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln962_5 = zext i63 %m_77"   --->   Operation 177 'zext' 'zext_ln962_5' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_38, i32 25"   --->   Operation 178 'bitselect' 'p_Result_54' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.40ns)   --->   "%select_ln943_5 = select i1 %p_Result_54, i8 127, i8 126"   --->   Operation 179 'select' 'select_ln943_5' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_7 = sub i8 12, i8 %trunc_ln943_5"   --->   Operation 180 'sub' 'sub_ln964_7' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 181 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_7 = add i8 %sub_ln964_7, i8 %select_ln943_5"   --->   Operation 181 'add' 'add_ln964_7' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_22_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_145, i8 %add_ln964_7"   --->   Operation 182 'bitconcatenate' 'tmp_22_i' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_148 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_5, i9 %tmp_22_i, i32 23, i32 31"   --->   Operation 183 'partset' 'p_Result_148' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%LD_7 = trunc i64 %p_Result_148"   --->   Operation 184 'trunc' 'LD_7' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln744_6 = bitcast i32 %LD_7"   --->   Operation 185 'bitcast' 'bitcast_ln744_6' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.28ns)   --->   "%select_ln935_4 = select i1 %icmp_ln935_7, i32 %bitcast_ln744_6, i32 0"   --->   Operation 186 'select' 'select_ln935_4' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 187 [2/3] (7.29ns)   --->   "%add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 187 'fadd' 'add_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [2/3] (7.29ns)   --->   "%dc_7 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:53->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 188 'fsub' 'dc_7' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [3/3] (7.29ns)   --->   "%add4_i = fadd i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:57->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 189 'fadd' 'add4_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [3/3] (7.29ns)   --->   "%dc_10 = fsub i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:61->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 190 'fsub' 'dc_10' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 191 [1/3] (7.29ns)   --->   "%add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 191 'fadd' 'add_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/3] (7.29ns)   --->   "%dc_7 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:53->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 192 'fsub' 'dc_7' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_7" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 193 'bitcast' 'data_V_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_138 = trunc i32 %data_V_2" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 194 'trunc' 'p_Result_138' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%p_Val2_72 = load i32 %rbVal_constprop"   --->   Operation 195 'load' 'p_Val2_72' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.80ns)   --->   "%icmp_ln935_5 = icmp_ne  i32 %p_Val2_72, i32 0"   --->   Operation 196 'icmp' 'icmp_ln935_5' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_72, i32 31"   --->   Operation 197 'bitselect' 'p_Result_139' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (1.14ns)   --->   "%tmp_V_11 = sub i32 0, i32 %p_Val2_72"   --->   Operation 198 'sub' 'tmp_V_11' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.28ns)   --->   "%m_74 = select i1 %p_Result_139, i32 %tmp_V_11, i32 %p_Val2_72"   --->   Operation 199 'select' 'm_74' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_140 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_74, i32 31, i32 0"   --->   Operation 200 'partselect' 'p_Result_140' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%l_6 = cttz i32 @llvm.cttz.i32, i32 %p_Result_140, i1 1"   --->   Operation 201 'cttz' 'l_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (1.14ns)   --->   "%sub_ln944_6 = sub i32 32, i32 %l_6"   --->   Operation 202 'sub' 'sub_ln944_6' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (1.14ns)   --->   "%lsb_index_4 = add i32 %sub_ln944_6, i32 4294967272"   --->   Operation 203 'add' 'lsb_index_4' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31"   --->   Operation 204 'partselect' 'tmp_61' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.81ns)   --->   "%icmp_ln946_4 = icmp_sgt  i31 %tmp_61, i31 0"   --->   Operation 205 'icmp' 'icmp_ln946_4' <Predicate = (!icmp_ln45)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln947_4 = trunc i32 %sub_ln944_6"   --->   Operation 206 'trunc' 'trunc_ln947_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.84ns)   --->   "%sub_ln947_4 = sub i6 57, i6 %trunc_ln947_4"   --->   Operation 207 'sub' 'sub_ln947_4' <Predicate = (!icmp_ln45)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%zext_ln947_4 = zext i6 %sub_ln947_4"   --->   Operation 208 'zext' 'zext_ln947_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%lshr_ln947_4 = lshr i32 4294967295, i32 %zext_ln947_4"   --->   Operation 209 'lshr' 'lshr_ln947_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%shl_ln949_6 = shl i32 1, i32 %lsb_index_4"   --->   Operation 210 'shl' 'shl_ln949_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%or_ln949_10 = or i32 %lshr_ln947_4, i32 %shl_ln949_6"   --->   Operation 211 'or' 'or_ln949_10' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%and_ln949_9 = and i32 %m_74, i32 %or_ln949_10"   --->   Operation 212 'and' 'and_ln949_9' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_4 = icmp_ne  i32 %and_ln949_9, i32 0"   --->   Operation 213 'icmp' 'icmp_ln949_4' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31"   --->   Operation 214 'bitselect' 'tmp_62' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%xor_ln949_4 = xor i1 %tmp_62, i1 1"   --->   Operation 215 'xor' 'xor_ln949_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_74, i32 %lsb_index_4"   --->   Operation 216 'bitselect' 'p_Result_141' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.80ns)   --->   "%icmp_ln958_6 = icmp_sgt  i32 %lsb_index_4, i32 0"   --->   Operation 217 'icmp' 'icmp_ln958_6' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%and_ln949_10 = and i1 %p_Result_141, i1 %xor_ln949_4"   --->   Operation 218 'and' 'and_ln949_10' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln959_12 = zext i32 %m_74"   --->   Operation 219 'zext' 'zext_ln959_12' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (1.14ns)   --->   "%sub_ln959_6 = sub i32 25, i32 %sub_ln944_6"   --->   Operation 220 'sub' 'sub_ln959_6' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln959_13 = zext i32 %sub_ln959_6"   --->   Operation 221 'zext' 'zext_ln959_13' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%shl_ln959_6 = shl i64 %zext_ln959_12, i64 %zext_ln959_13"   --->   Operation 222 'shl' 'shl_ln959_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%select_ln946_4 = select i1 %icmp_ln946_4, i1 %icmp_ln949_4, i1 %p_Result_141"   --->   Operation 223 'select' 'select_ln946_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (1.14ns)   --->   "%add_ln958_6 = add i32 %sub_ln944_6, i32 4294967271"   --->   Operation 224 'add' 'add_ln958_6' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln958_4 = zext i32 %add_ln958_6"   --->   Operation 225 'zext' 'zext_ln958_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%lshr_ln958_6 = lshr i64 %zext_ln959_12, i64 %zext_ln958_4"   --->   Operation 226 'lshr' 'lshr_ln958_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_9 = select i1 %icmp_ln958_6, i1 %select_ln946_4, i1 %and_ln949_10"   --->   Operation 227 'select' 'select_ln958_9' <Predicate = (!icmp_ln45)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%m_33 = select i1 %icmp_ln958_6, i64 %lshr_ln958_6, i64 %shl_ln959_6"   --->   Operation 228 'select' 'm_33' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln961_6 = zext i1 %select_ln958_9"   --->   Operation 229 'zext' 'zext_ln961_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_34 = add i64 %m_33, i64 %zext_ln961_6"   --->   Operation 230 'add' 'm_34' <Predicate = (!icmp_ln45)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%m_75 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_34, i32 1, i32 63"   --->   Operation 231 'partselect' 'm_75' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_34, i32 25"   --->   Operation 232 'bitselect' 'p_Result_47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln943_4 = trunc i32 %l_6"   --->   Operation 233 'trunc' 'trunc_ln943_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 234 [2/3] (7.29ns)   --->   "%add4_i = fadd i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:57->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 234 'fadd' 'add4_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [2/3] (7.29ns)   --->   "%dc_10 = fsub i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:61->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 235 'fsub' 'dc_10' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 236 [3/3] (7.29ns)   --->   "%dc = fadd i32 %add_i, i32 0" [ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 236 'fadd' 'dc' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln962_4 = zext i63 %m_75"   --->   Operation 237 'zext' 'zext_ln962_4' <Predicate = (!icmp_ln45 & icmp_ln935_5)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.40ns)   --->   "%select_ln943_4 = select i1 %p_Result_47, i8 127, i8 126"   --->   Operation 238 'select' 'select_ln943_4' <Predicate = (!icmp_ln45 & icmp_ln935_5)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_6 = sub i8 12, i8 %trunc_ln943_4"   --->   Operation 239 'sub' 'sub_ln964_6' <Predicate = (!icmp_ln45 & icmp_ln935_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 240 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_6 = add i8 %sub_ln964_6, i8 %select_ln943_4"   --->   Operation 240 'add' 'add_ln964_6' <Predicate = (!icmp_ln45 & icmp_ln935_5)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_139, i8 %add_ln964_6"   --->   Operation 241 'bitconcatenate' 'tmp_18_i' <Predicate = (!icmp_ln45 & icmp_ln935_5)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_142 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_4, i9 %tmp_18_i, i32 23, i32 31"   --->   Operation 242 'partset' 'p_Result_142' <Predicate = (!icmp_ln45 & icmp_ln935_5)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%LD_5 = trunc i64 %p_Result_142"   --->   Operation 243 'trunc' 'LD_5' <Predicate = (!icmp_ln45 & icmp_ln935_5)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln744_5 = bitcast i32 %LD_5"   --->   Operation 244 'bitcast' 'bitcast_ln744_5' <Predicate = (!icmp_ln45 & icmp_ln935_5)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.28ns)   --->   "%select_ln935_3 = select i1 %icmp_ln935_5, i32 %bitcast_ln744_5, i32 0"   --->   Operation 245 'select' 'select_ln935_3' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 246 [1/3] (7.29ns)   --->   "%add4_i = fadd i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:57->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 246 'fadd' 'add4_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/3] (7.29ns)   --->   "%dc_10 = fsub i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:61->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 247 'fsub' 'dc_10' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i32 %dc_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 248 'bitcast' 'data_V_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_152 = trunc i32 %data_V_4" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 249 'trunc' 'p_Result_152' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 250 [2/3] (7.29ns)   --->   "%dc = fadd i32 %add_i, i32 0" [ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 250 'fadd' 'dc' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln368_2 = zext i31 %p_Result_138" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 251 'zext' 'zext_ln368_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln351_2 = bitcast i32 %zext_ln368_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 252 'bitcast' 'bitcast_ln351_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 253 [3/3] (7.29ns)   --->   "%v_assign_1 = fsub i32 %bitcast_ln351_2, i32 %select_ln935_3" [ParticleCoverHLS/src/system.cpp:54->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 253 'fsub' 'v_assign_1' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [3/3] (7.29ns)   --->   "%dc_9 = fadd i32 %add4_i, i32 0" [ParticleCoverHLS/src/system.cpp:57->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 254 'fadd' 'dc_9' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln368_5 = zext i31 %p_Result_152" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 255 'zext' 'zext_ln368_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln351_4 = bitcast i32 %zext_ln368_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 256 'bitcast' 'bitcast_ln351_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 257 [3/3] (7.29ns)   --->   "%v_assign_3 = fsub i32 %bitcast_ln351_4, i32 %select_ln935_3" [ParticleCoverHLS/src/system.cpp:62->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 257 'fsub' 'v_assign_3' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 258 [1/3] (7.29ns)   --->   "%dc = fadd i32 %add_i, i32 0" [ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 258 'fadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 259 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_131 = trunc i32 %data_V" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 260 'trunc' 'p_Result_131' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32 %lbVal_constprop"   --->   Operation 261 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.80ns)   --->   "%icmp_ln935_3 = icmp_ne  i32 %p_Val2_s, i32 0"   --->   Operation 262 'icmp' 'icmp_ln935_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 263 'bitselect' 'p_Result_132' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (1.14ns)   --->   "%tmp_V_8 = sub i32 0, i32 %p_Val2_s"   --->   Operation 264 'sub' 'tmp_V_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.28ns)   --->   "%m_72 = select i1 %p_Result_132, i32 %tmp_V_8, i32 %p_Val2_s"   --->   Operation 265 'select' 'm_72' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%p_Result_133 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_72, i32 31, i32 0"   --->   Operation 266 'partselect' 'p_Result_133' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%l_4 = cttz i32 @llvm.cttz.i32, i32 %p_Result_133, i1 1"   --->   Operation 267 'cttz' 'l_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (1.14ns)   --->   "%sub_ln944_4 = sub i32 32, i32 %l_4"   --->   Operation 268 'sub' 'sub_ln944_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (1.14ns)   --->   "%lsb_index_3 = add i32 %sub_ln944_4, i32 4294967272"   --->   Operation 269 'add' 'lsb_index_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31"   --->   Operation 270 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.81ns)   --->   "%icmp_ln946_3 = icmp_sgt  i31 %tmp_54, i31 0"   --->   Operation 271 'icmp' 'icmp_ln946_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln947_3 = trunc i32 %sub_ln944_4"   --->   Operation 272 'trunc' 'trunc_ln947_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.84ns)   --->   "%sub_ln947_3 = sub i6 57, i6 %trunc_ln947_3"   --->   Operation 273 'sub' 'sub_ln947_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%zext_ln947_3 = zext i6 %sub_ln947_3"   --->   Operation 274 'zext' 'zext_ln947_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%lshr_ln947_3 = lshr i32 4294967295, i32 %zext_ln947_3"   --->   Operation 275 'lshr' 'lshr_ln947_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%shl_ln949_4 = shl i32 1, i32 %lsb_index_3"   --->   Operation 276 'shl' 'shl_ln949_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%or_ln949 = or i32 %lshr_ln947_3, i32 %shl_ln949_4"   --->   Operation 277 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%and_ln949_8 = and i32 %m_72, i32 %or_ln949"   --->   Operation 278 'and' 'and_ln949_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_3 = icmp_ne  i32 %and_ln949_8, i32 0"   --->   Operation 279 'icmp' 'icmp_ln949_3' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31"   --->   Operation 280 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%xor_ln949_3 = xor i1 %tmp_55, i1 1"   --->   Operation 281 'xor' 'xor_ln949_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_72, i32 %lsb_index_3"   --->   Operation 282 'bitselect' 'p_Result_134' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.80ns)   --->   "%icmp_ln958_4 = icmp_sgt  i32 %lsb_index_3, i32 0"   --->   Operation 283 'icmp' 'icmp_ln958_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%and_ln949_7 = and i1 %p_Result_134, i1 %xor_ln949_3"   --->   Operation 284 'and' 'and_ln949_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln959_8 = zext i32 %m_72"   --->   Operation 285 'zext' 'zext_ln959_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (1.14ns)   --->   "%sub_ln959_4 = sub i32 25, i32 %sub_ln944_4"   --->   Operation 286 'sub' 'sub_ln959_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%zext_ln959_9 = zext i32 %sub_ln959_4"   --->   Operation 287 'zext' 'zext_ln959_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%shl_ln959_4 = shl i64 %zext_ln959_8, i64 %zext_ln959_9"   --->   Operation 288 'shl' 'shl_ln959_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%select_ln946_3 = select i1 %icmp_ln946_3, i1 %icmp_ln949_3, i1 %p_Result_134"   --->   Operation 289 'select' 'select_ln946_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (1.14ns)   --->   "%add_ln958_4 = add i32 %sub_ln944_4, i32 4294967271"   --->   Operation 290 'add' 'add_ln958_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%zext_ln958_3 = zext i32 %add_ln958_4"   --->   Operation 291 'zext' 'zext_ln958_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%lshr_ln958_4 = lshr i64 %zext_ln959_8, i64 %zext_ln958_3"   --->   Operation 292 'lshr' 'lshr_ln958_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_7 = select i1 %icmp_ln958_4, i1 %select_ln946_3, i1 %and_ln949_7"   --->   Operation 293 'select' 'select_ln958_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%m_29 = select i1 %icmp_ln958_4, i64 %lshr_ln958_4, i64 %shl_ln959_4"   --->   Operation 294 'select' 'm_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%zext_ln961_4 = zext i1 %select_ln958_7"   --->   Operation 295 'zext' 'zext_ln961_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_30 = add i64 %m_29, i64 %zext_ln961_4"   --->   Operation 296 'add' 'm_30' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%m_73 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_30, i32 1, i32 63"   --->   Operation 297 'partselect' 'm_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_30, i32 25"   --->   Operation 298 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln943_3 = trunc i32 %l_4"   --->   Operation 299 'trunc' 'trunc_ln943_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [2/3] (7.29ns)   --->   "%v_assign_1 = fsub i32 %bitcast_ln351_2, i32 %select_ln935_3" [ParticleCoverHLS/src/system.cpp:54->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 300 'fsub' 'v_assign_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [2/3] (7.29ns)   --->   "%dc_9 = fadd i32 %add4_i, i32 0" [ParticleCoverHLS/src/system.cpp:57->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 301 'fadd' 'dc_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [2/3] (7.29ns)   --->   "%v_assign_3 = fsub i32 %bitcast_ln351_4, i32 %select_ln935_3" [ParticleCoverHLS/src/system.cpp:62->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 302 'fsub' 'v_assign_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln962_3 = zext i63 %m_73"   --->   Operation 303 'zext' 'zext_ln962_3' <Predicate = (icmp_ln935_3)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.40ns)   --->   "%select_ln943_3 = select i1 %p_Result_39, i8 127, i8 126"   --->   Operation 304 'select' 'select_ln943_3' <Predicate = (icmp_ln935_3)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_4 = sub i8 12, i8 %trunc_ln943_3"   --->   Operation 305 'sub' 'sub_ln964_4' <Predicate = (icmp_ln935_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 306 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_4 = add i8 %sub_ln964_4, i8 %select_ln943_3"   --->   Operation 306 'add' 'add_ln964_4' <Predicate = (icmp_ln935_3)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_12_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_132, i8 %add_ln964_4"   --->   Operation 307 'bitconcatenate' 'tmp_12_i' <Predicate = (icmp_ln935_3)> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_135 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_3, i9 %tmp_12_i, i32 23, i32 31"   --->   Operation 308 'partset' 'p_Result_135' <Predicate = (icmp_ln935_3)> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%LD_3 = trunc i64 %p_Result_135"   --->   Operation 309 'trunc' 'LD_3' <Predicate = (icmp_ln935_3)> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln744_3 = bitcast i32 %LD_3"   --->   Operation 310 'bitcast' 'bitcast_ln744_3' <Predicate = (icmp_ln935_3)> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.28ns)   --->   "%select_ln935_2 = select i1 %icmp_ln935_3, i32 %bitcast_ln744_3, i32 0"   --->   Operation 311 'select' 'select_ln935_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 312 [1/3] (7.29ns)   --->   "%v_assign_1 = fsub i32 %bitcast_ln351_2, i32 %select_ln935_3" [ParticleCoverHLS/src/system.cpp:54->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 312 'fsub' 'v_assign_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/3] (7.29ns)   --->   "%dc_9 = fadd i32 %add4_i, i32 0" [ParticleCoverHLS/src/system.cpp:57->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 313 'fadd' 'dc_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 314 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%p_Result_149 = trunc i32 %data_V_3" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 315 'trunc' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/3] (7.29ns)   --->   "%v_assign_3 = fsub i32 %bitcast_ln351_4, i32 %select_ln935_3" [ParticleCoverHLS/src/system.cpp:62->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 316 'fsub' 'v_assign_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_131" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 317 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln351 = bitcast i32 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 318 'bitcast' 'bitcast_ln351' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [3/3] (7.29ns)   --->   "%v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_2" [ParticleCoverHLS/src/system.cpp:50->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 319 'fsub' 'v_assign' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [2/2] (1.67ns)   --->   "%d_1 = fpext i32 %v_assign_1"   --->   Operation 320 'fpext' 'd_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln368_4 = zext i31 %p_Result_149" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 321 'zext' 'zext_ln368_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln351_3 = bitcast i32 %zext_ln368_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 322 'bitcast' 'bitcast_ln351_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [3/3] (7.29ns)   --->   "%v_assign_2 = fsub i32 %bitcast_ln351_3, i32 %select_ln935_2" [ParticleCoverHLS/src/system.cpp:58->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 323 'fsub' 'v_assign_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [2/2] (1.67ns)   --->   "%d_3 = fpext i32 %v_assign_3"   --->   Operation 324 'fpext' 'd_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 325 [2/3] (7.29ns)   --->   "%v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_2" [ParticleCoverHLS/src/system.cpp:50->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 325 'fsub' 'v_assign' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 326 [1/2] (1.67ns)   --->   "%d_1 = fpext i32 %v_assign_1"   --->   Operation 326 'fpext' 'd_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 327 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln555_1 = trunc i64 %ireg_1"   --->   Operation 328 'trunc' 'trunc_ln555_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 329 'bitselect' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 330 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i11 %exp_tmp_2" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 331 'zext' 'zext_ln455_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_1"   --->   Operation 332 'trunc' 'trunc_ln565_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_144 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_1"   --->   Operation 333 'bitconcatenate' 'p_Result_144' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln569_2 = zext i53 %p_Result_144"   --->   Operation 334 'zext' 'zext_ln569_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (1.31ns)   --->   "%man_V_4 = sub i54 0, i54 %zext_ln569_2" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 335 'sub' 'man_V_4' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.33ns)   --->   "%man_V_5 = select i1 %p_Result_143, i54 %man_V_4, i54 %zext_ln569_2"   --->   Operation 336 'select' 'man_V_5' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 337 [1/1] (1.14ns)   --->   "%icmp_ln571_2 = icmp_eq  i63 %trunc_ln555_1, i63 0"   --->   Operation 337 'icmp' 'icmp_ln571_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.99ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln455_2"   --->   Operation 338 'sub' 'F2_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 339 [1/1] (0.82ns)   --->   "%icmp_ln581_2 = icmp_sgt  i12 %F2_1, i12 20"   --->   Operation 339 'icmp' 'icmp_ln581_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 340 [1/1] (0.99ns)   --->   "%add_ln581_2 = add i12 %F2_1, i12 4076"   --->   Operation 340 'add' 'add_ln581_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 341 [1/1] (0.99ns)   --->   "%sub_ln581_2 = sub i12 20, i12 %F2_1"   --->   Operation 341 'sub' 'sub_ln581_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [1/1] (0.36ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2"   --->   Operation 342 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 343 [1/1] (0.82ns)   --->   "%icmp_ln582_2 = icmp_eq  i12 %F2_1, i12 20"   --->   Operation 343 'icmp' 'icmp_ln582_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5"   --->   Operation 344 'trunc' 'trunc_ln583_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.82ns)   --->   "%icmp_ln585_2 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 345 'icmp' 'icmp_ln585_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11"   --->   Operation 346 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.71ns)   --->   "%icmp_ln603_1 = icmp_eq  i7 %tmp_65, i7 0"   --->   Operation 347 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%trunc_ln586_1 = trunc i12 %sh_amt_1"   --->   Operation 348 'trunc' 'trunc_ln586_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%zext_ln586_2 = zext i6 %trunc_ln586_1"   --->   Operation 349 'zext' 'zext_ln586_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%ashr_ln586_2 = ashr i54 %man_V_5, i54 %zext_ln586_2"   --->   Operation 350 'ashr' 'ashr_ln586_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2"   --->   Operation 351 'trunc' 'trunc_ln586_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.14ns)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_2, i1 1"   --->   Operation 352 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_1 = and i1 %icmp_ln582_2, i1 %xor_ln571_1"   --->   Operation 353 'and' 'and_ln582_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [1/1] (0.14ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_2, i1 %icmp_ln582_2"   --->   Operation 354 'or' 'or_ln582_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, i1 1"   --->   Operation 355 'xor' 'xor_ln582_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 356 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_2, i1 %xor_ln582_1"   --->   Operation 356 'and' 'and_ln581_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 357 [1/1] (0.14ns)   --->   "%and_ln585_2 = and i1 %and_ln581_1, i1 %icmp_ln585_2"   --->   Operation 357 'and' 'and_ln585_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_2, i1 1"   --->   Operation 358 'xor' 'xor_ln585_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, i1 %xor_ln585_1"   --->   Operation 359 'and' 'and_ln585_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581_2"   --->   Operation 360 'or' 'or_ln581_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, i1 1"   --->   Operation 361 'xor' 'xor_ln581_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, i1 %xor_ln581_1"   --->   Operation 362 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 363 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_1, i1 %and_ln585_3"   --->   Operation 363 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585_2, i32 %trunc_ln586_2, i32 %trunc_ln583_1"   --->   Operation 364 'select' 'select_ln603_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_2, i1 %and_ln582_1"   --->   Operation 365 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, i1 %or_ln603_4"   --->   Operation 366 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 367 [2/3] (7.29ns)   --->   "%v_assign_2 = fsub i32 %bitcast_ln351_3, i32 %select_ln935_2" [ParticleCoverHLS/src/system.cpp:58->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 367 'fsub' 'v_assign_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/2] (1.67ns)   --->   "%d_3 = fpext i32 %v_assign_3"   --->   Operation 368 'fpext' 'd_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %d_3" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 369 'bitcast' 'ireg_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln555_3 = trunc i64 %ireg_3"   --->   Operation 370 'trunc' 'trunc_ln555_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 371 'bitselect' 'p_Result_153' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 372 'partselect' 'exp_tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln455_7 = zext i11 %exp_tmp_7" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 373 'zext' 'zext_ln455_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i64 %ireg_3"   --->   Operation 374 'trunc' 'trunc_ln565_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%p_Result_154 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_3"   --->   Operation 375 'bitconcatenate' 'p_Result_154' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln569_7 = zext i53 %p_Result_154"   --->   Operation 376 'zext' 'zext_ln569_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (1.31ns)   --->   "%man_V_10 = sub i54 0, i54 %zext_ln569_7" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 377 'sub' 'man_V_10' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (0.33ns)   --->   "%man_V_11 = select i1 %p_Result_153, i54 %man_V_10, i54 %zext_ln569_7"   --->   Operation 378 'select' 'man_V_11' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 379 [1/1] (1.14ns)   --->   "%icmp_ln571_7 = icmp_eq  i63 %trunc_ln555_3, i63 0"   --->   Operation 379 'icmp' 'icmp_ln571_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 380 [1/1] (0.99ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln455_7"   --->   Operation 380 'sub' 'F2_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/1] (0.82ns)   --->   "%icmp_ln581_7 = icmp_sgt  i12 %F2_3, i12 20"   --->   Operation 381 'icmp' 'icmp_ln581_7' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 382 [1/1] (0.99ns)   --->   "%add_ln581_7 = add i12 %F2_3, i12 4076"   --->   Operation 382 'add' 'add_ln581_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.99ns)   --->   "%sub_ln581_7 = sub i12 20, i12 %F2_3"   --->   Operation 383 'sub' 'sub_ln581_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/1] (0.36ns)   --->   "%sh_amt_3 = select i1 %icmp_ln581_7, i12 %add_ln581_7, i12 %sub_ln581_7"   --->   Operation 384 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.82ns)   --->   "%icmp_ln582_7 = icmp_eq  i12 %F2_3, i12 20"   --->   Operation 385 'icmp' 'icmp_ln582_7' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln583_3 = trunc i54 %man_V_11"   --->   Operation 386 'trunc' 'trunc_ln583_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.82ns)   --->   "%icmp_ln585_7 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 387 'icmp' 'icmp_ln585_7' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11"   --->   Operation 388 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.71ns)   --->   "%icmp_ln603_3 = icmp_eq  i7 %tmp_75, i7 0"   --->   Operation 389 'icmp' 'icmp_ln603_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%trunc_ln586_5 = trunc i12 %sh_amt_3"   --->   Operation 390 'trunc' 'trunc_ln586_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%zext_ln586_7 = zext i6 %trunc_ln586_5"   --->   Operation 391 'zext' 'zext_ln586_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%ashr_ln586_7 = ashr i54 %man_V_11, i54 %zext_ln586_7"   --->   Operation 392 'ashr' 'ashr_ln586_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%trunc_ln586_6 = trunc i54 %ashr_ln586_7"   --->   Operation 393 'trunc' 'trunc_ln586_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.14ns)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_7, i1 1"   --->   Operation 394 'xor' 'xor_ln571_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%and_ln582_3 = and i1 %icmp_ln582_7, i1 %xor_ln571_3"   --->   Operation 395 'and' 'and_ln582_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 396 [1/1] (0.14ns)   --->   "%or_ln582_3 = or i1 %icmp_ln571_7, i1 %icmp_ln582_7"   --->   Operation 396 'or' 'or_ln582_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_3)   --->   "%xor_ln582_3 = xor i1 %or_ln582_3, i1 1"   --->   Operation 397 'xor' 'xor_ln582_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 398 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_3 = and i1 %icmp_ln581_7, i1 %xor_ln582_3"   --->   Operation 398 'and' 'and_ln581_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 399 [1/1] (0.14ns)   --->   "%and_ln585_6 = and i1 %and_ln581_3, i1 %icmp_ln585_7"   --->   Operation 399 'and' 'and_ln585_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_9)   --->   "%xor_ln585_3 = xor i1 %icmp_ln585_7, i1 1"   --->   Operation 400 'xor' 'xor_ln585_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_9)   --->   "%and_ln585_7 = and i1 %and_ln581_3, i1 %xor_ln585_3"   --->   Operation 401 'and' 'and_ln585_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%or_ln581_3 = or i1 %or_ln582_3, i1 %icmp_ln581_7"   --->   Operation 402 'or' 'or_ln581_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%xor_ln581_3 = xor i1 %or_ln581_3, i1 1"   --->   Operation 403 'xor' 'xor_ln581_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 404 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_3 = and i1 %icmp_ln603_3, i1 %xor_ln581_3"   --->   Operation 404 'and' 'and_ln603_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 405 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_9 = or i1 %and_ln603_3, i1 %and_ln585_7"   --->   Operation 405 'or' 'or_ln603_9' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 406 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_7 = select i1 %and_ln585_6, i32 %trunc_ln586_6, i32 %trunc_ln583_3"   --->   Operation 406 'select' 'select_ln603_7' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%or_ln603_10 = or i1 %and_ln585_6, i1 %and_ln582_3"   --->   Operation 407 'or' 'or_ln603_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 408 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_11 = or i1 %or_ln603_9, i1 %or_ln603_10"   --->   Operation 408 'or' 'or_ln603_11' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 409 [1/3] (7.29ns)   --->   "%v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_2" [ParticleCoverHLS/src/system.cpp:50->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 409 'fsub' 'v_assign' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%sext_ln581_2 = sext i12 %sh_amt_1"   --->   Operation 410 'sext' 'sext_ln581_2' <Predicate = (and_ln603_1 & or_ln603_3)> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%bitcast_ln702_4 = bitcast i32 %v_assign_1" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 411 'bitcast' 'bitcast_ln702_4' <Predicate = (!and_ln603_1 & or_ln603_3)> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_4, i32 31"   --->   Operation 412 'bitselect' 'tmp_66' <Predicate = (!and_ln603_1 & or_ln603_3)> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln588 = select i1 %tmp_66, i32 4294967295, i32 0"   --->   Operation 413 'select' 'select_ln588' <Predicate = (!and_ln603_1 & or_ln603_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604_2 = shl i32 %trunc_ln583_1, i32 %sext_ln581_2"   --->   Operation 414 'shl' 'shl_ln604_2' <Predicate = (and_ln603_1 & or_ln603_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603_1, i32 %shl_ln604_2, i32 %select_ln588"   --->   Operation 415 'select' 'select_ln603' <Predicate = (or_ln603_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 416 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603_3, i32 %select_ln603, i32 %select_ln603_1"   --->   Operation 416 'select' 'select_ln603_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 417 [1/3] (7.29ns)   --->   "%v_assign_2 = fsub i32 %bitcast_ln351_3, i32 %select_ln935_2" [ParticleCoverHLS/src/system.cpp:58->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 417 'fsub' 'v_assign_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%sext_ln581_7 = sext i12 %sh_amt_3"   --->   Operation 418 'sext' 'sext_ln581_7' <Predicate = (and_ln603_3 & or_ln603_9)> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%bitcast_ln702_9 = bitcast i32 %v_assign_3" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 419 'bitcast' 'bitcast_ln702_9' <Predicate = (!and_ln603_3 & or_ln603_9)> <Delay = 0.00>
ST_15 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_9, i32 31"   --->   Operation 420 'bitselect' 'tmp_76' <Predicate = (!and_ln603_3 & or_ln603_9)> <Delay = 0.00>
ST_15 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%select_ln588_2 = select i1 %tmp_76, i32 4294967295, i32 0"   --->   Operation 421 'select' 'select_ln588_2' <Predicate = (!and_ln603_3 & or_ln603_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%shl_ln604_7 = shl i32 %trunc_ln583_3, i32 %sext_ln581_7"   --->   Operation 422 'shl' 'shl_ln604_7' <Predicate = (and_ln603_3 & or_ln603_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%select_ln603_6 = select i1 %and_ln603_3, i32 %shl_ln604_7, i32 %select_ln588_2"   --->   Operation 423 'select' 'select_ln603_6' <Predicate = (or_ln603_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 424 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_8 = select i1 %or_ln603_9, i32 %select_ln603_6, i32 %select_ln603_7"   --->   Operation 424 'select' 'select_ln603_8' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_5)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_2, i32 31"   --->   Operation 425 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_5)   --->   "%and_ln1495_4 = and i1 %or_ln603_5, i1 %tmp_104"   --->   Operation 426 'and' 'and_ln1495_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 427 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_5 = and i1 %and_ln1495_4, i1 %xor_ln571_1"   --->   Operation 427 'and' 'and_ln1495_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %and_ln1495_5, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1143.i, void %_ifconv213" [ParticleCoverHLS/src/system.cpp:71->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 428 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 429 [2/2] (1.67ns)   --->   "%d_5 = fpext i32 %bitcast_ln351_2"   --->   Operation 429 'fpext' 'd_5' <Predicate = (and_ln1495_5)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_11)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_8, i32 31"   --->   Operation 430 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_11)   --->   "%and_ln1495_10 = and i1 %or_ln603_11, i1 %tmp_115"   --->   Operation 431 'and' 'and_ln1495_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 432 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_11 = and i1 %and_ln1495_10, i1 %xor_ln571_3"   --->   Operation 432 'and' 'and_ln1495_11' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %and_ln1495_11, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i, void %_ifconv283" [ParticleCoverHLS/src/system.cpp:82->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 433 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 434 [2/2] (1.67ns)   --->   "%d_7 = fpext i32 %bitcast_ln351_4"   --->   Operation 434 'fpext' 'd_7' <Predicate = (and_ln1495_11)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.15>
ST_16 : Operation 435 [2/2] (1.67ns)   --->   "%d = fpext i32 %v_assign"   --->   Operation 435 'fpext' 'd' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 436 [2/2] (1.67ns)   --->   "%d_2 = fpext i32 %v_assign_2"   --->   Operation 436 'fpext' 'd_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 437 [1/2] (1.67ns)   --->   "%d_5 = fpext i32 %bitcast_ln351_2"   --->   Operation 437 'fpext' 'd_5' <Predicate = (and_ln1495_5)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 438 [1/1] (0.00ns)   --->   "%ireg_5 = bitcast i64 %d_5" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 438 'bitcast' 'ireg_5' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln555_8 = trunc i64 %ireg_5"   --->   Operation 439 'trunc' 'trunc_ln555_8' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 440 [1/1] (0.00ns)   --->   "%p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 440 'bitselect' 'p_Result_157' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 441 [1/1] (0.00ns)   --->   "%exp_tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62"   --->   Operation 441 'partselect' 'exp_tmp_9' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln455_9 = zext i11 %exp_tmp_9" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 442 'zext' 'zext_ln455_9' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln565_8 = trunc i64 %ireg_5"   --->   Operation 443 'trunc' 'trunc_ln565_8' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 444 [1/1] (0.00ns)   --->   "%p_Result_158 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_8"   --->   Operation 444 'bitconcatenate' 'p_Result_158' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln569_9 = zext i53 %p_Result_158"   --->   Operation 445 'zext' 'zext_ln569_9' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 446 [1/1] (1.31ns)   --->   "%man_V_25 = sub i54 0, i54 %zext_ln569_9" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 446 'sub' 'man_V_25' <Predicate = (and_ln1495_5)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [1/1] (0.33ns)   --->   "%man_V_26 = select i1 %p_Result_157, i54 %man_V_25, i54 %zext_ln569_9"   --->   Operation 447 'select' 'man_V_26' <Predicate = (and_ln1495_5)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 448 [1/1] (1.14ns)   --->   "%icmp_ln571_9 = icmp_eq  i63 %trunc_ln555_8, i63 0"   --->   Operation 448 'icmp' 'icmp_ln571_9' <Predicate = (and_ln1495_5)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 449 [1/1] (0.99ns)   --->   "%F2_8 = sub i12 1075, i12 %zext_ln455_9"   --->   Operation 449 'sub' 'F2_8' <Predicate = (and_ln1495_5)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [1/1] (0.82ns)   --->   "%icmp_ln581_9 = icmp_sgt  i12 %F2_8, i12 20"   --->   Operation 450 'icmp' 'icmp_ln581_9' <Predicate = (and_ln1495_5)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 451 [1/1] (0.99ns)   --->   "%add_ln581_9 = add i12 %F2_8, i12 4076"   --->   Operation 451 'add' 'add_ln581_9' <Predicate = (and_ln1495_5)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 452 [1/1] (0.99ns)   --->   "%sub_ln581_9 = sub i12 20, i12 %F2_8"   --->   Operation 452 'sub' 'sub_ln581_9' <Predicate = (and_ln1495_5)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 453 [1/1] (0.36ns)   --->   "%sh_amt_8 = select i1 %icmp_ln581_9, i12 %add_ln581_9, i12 %sub_ln581_9"   --->   Operation 453 'select' 'sh_amt_8' <Predicate = (and_ln1495_5)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%sext_ln581_9 = sext i12 %sh_amt_8"   --->   Operation 454 'sext' 'sext_ln581_9' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 455 [1/1] (0.82ns)   --->   "%icmp_ln582_9 = icmp_eq  i12 %F2_8, i12 20"   --->   Operation 455 'icmp' 'icmp_ln582_9' <Predicate = (and_ln1495_5)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln583_8 = trunc i54 %man_V_26"   --->   Operation 456 'trunc' 'trunc_ln583_8' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (0.82ns)   --->   "%icmp_ln585_9 = icmp_ult  i12 %sh_amt_8, i12 54"   --->   Operation 457 'icmp' 'icmp_ln585_9' <Predicate = (and_ln1495_5)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_8, i32 5, i32 11"   --->   Operation 458 'partselect' 'tmp_109' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.71ns)   --->   "%icmp_ln603_8 = icmp_eq  i7 %tmp_109, i7 0"   --->   Operation 459 'icmp' 'icmp_ln603_8' <Predicate = (and_ln1495_5)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%trunc_ln586_14 = trunc i12 %sh_amt_8"   --->   Operation 460 'trunc' 'trunc_ln586_14' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%zext_ln586_9 = zext i6 %trunc_ln586_14"   --->   Operation 461 'zext' 'zext_ln586_9' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%ashr_ln586_9 = ashr i54 %man_V_26, i54 %zext_ln586_9"   --->   Operation 462 'ashr' 'ashr_ln586_9' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%trunc_ln586_15 = trunc i54 %ashr_ln586_9"   --->   Operation 463 'trunc' 'trunc_ln586_15' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%shl_ln604_9 = shl i32 %trunc_ln583_8, i32 %sext_ln581_9"   --->   Operation 464 'shl' 'shl_ln604_9' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_9)   --->   "%xor_ln571_8 = xor i1 %icmp_ln571_9, i1 1"   --->   Operation 465 'xor' 'xor_ln571_8' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_9)   --->   "%and_ln582_8 = and i1 %icmp_ln582_9, i1 %xor_ln571_8"   --->   Operation 466 'and' 'and_ln582_8' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 467 [1/1] (0.14ns)   --->   "%or_ln582_8 = or i1 %icmp_ln571_9, i1 %icmp_ln582_9"   --->   Operation 467 'or' 'or_ln582_8' <Predicate = (and_ln1495_5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_8)   --->   "%xor_ln582_8 = xor i1 %or_ln582_8, i1 1"   --->   Operation 468 'xor' 'xor_ln582_8' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 469 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_8 = and i1 %icmp_ln581_9, i1 %xor_ln582_8"   --->   Operation 469 'and' 'and_ln581_8' <Predicate = (and_ln1495_5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%and_ln585_16 = and i1 %and_ln581_8, i1 %icmp_ln585_9"   --->   Operation 470 'and' 'and_ln585_16' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_8)   --->   "%or_ln581_8 = or i1 %or_ln582_8, i1 %icmp_ln581_9"   --->   Operation 471 'or' 'or_ln581_8' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_8)   --->   "%xor_ln581_8 = xor i1 %or_ln581_8, i1 1"   --->   Operation 472 'xor' 'xor_ln581_8' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 473 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_8 = and i1 %icmp_ln603_8, i1 %xor_ln581_8"   --->   Operation 473 'and' 'and_ln603_8' <Predicate = (and_ln1495_5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_6)   --->   "%xor_ln585_8 = xor i1 %icmp_ln585_9, i1 1"   --->   Operation 474 'xor' 'xor_ln585_8' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_6)   --->   "%and_ln585_17 = and i1 %and_ln581_8, i1 %xor_ln585_8"   --->   Operation 475 'and' 'and_ln585_17' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 476 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_6 = or i1 %and_ln585_17, i1 %icmp_ln571_9"   --->   Operation 476 'or' 'or_ln585_6' <Predicate = (and_ln1495_5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%select_ln585_8 = select i1 %and_ln603_8, i32 %shl_ln604_9, i32 %trunc_ln586_15"   --->   Operation 477 'select' 'select_ln585_8' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%or_ln585_7 = or i1 %and_ln603_8, i1 %and_ln585_16"   --->   Operation 478 'or' 'or_ln585_7' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 479 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_9 = select i1 %and_ln582_8, i32 %trunc_ln583_8, i32 0"   --->   Operation 479 'select' 'select_ln585_9' <Predicate = (and_ln1495_5)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 480 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_10 = select i1 %or_ln585_6, i32 0, i32 %select_ln585_8"   --->   Operation 480 'select' 'select_ln585_10' <Predicate = (and_ln1495_5)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%or_ln585_8 = or i1 %or_ln585_6, i1 %or_ln585_7"   --->   Operation 481 'or' 'or_ln585_8' <Predicate = (and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 482 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_11 = select i1 %or_ln585_8, i32 %select_ln585_10, i32 %select_ln585_9"   --->   Operation 482 'select' 'select_ln585_11' <Predicate = (and_ln1495_5)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 483 [1/1] (0.50ns)   --->   "%store_ln73 = store i32 %select_ln585_11, i32 %rbVal_constprop" [ParticleCoverHLS/src/system.cpp:73->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 483 'store' 'store_ln73' <Predicate = (and_ln1495_5)> <Delay = 0.50>
ST_16 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln75 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1143.i" [ParticleCoverHLS/src/system.cpp:75->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 484 'br' 'br_ln75' <Predicate = (and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 485 [1/2] (1.67ns)   --->   "%d_7 = fpext i32 %bitcast_ln351_4"   --->   Operation 485 'fpext' 'd_7' <Predicate = (and_ln1495_11)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 486 [1/1] (0.00ns)   --->   "%ireg_7 = bitcast i64 %d_7" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 486 'bitcast' 'ireg_7' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln555_11 = trunc i64 %ireg_7"   --->   Operation 487 'trunc' 'trunc_ln555_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63"   --->   Operation 488 'bitselect' 'p_Result_161' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%exp_tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62"   --->   Operation 489 'partselect' 'exp_tmp_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln455_11 = zext i11 %exp_tmp_11" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 490 'zext' 'zext_ln455_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln565_11 = trunc i64 %ireg_7"   --->   Operation 491 'trunc' 'trunc_ln565_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%p_Result_162 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_11"   --->   Operation 492 'bitconcatenate' 'p_Result_162' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln569_11 = zext i53 %p_Result_162"   --->   Operation 493 'zext' 'zext_ln569_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 494 [1/1] (1.31ns)   --->   "%man_V_34 = sub i54 0, i54 %zext_ln569_11" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 494 'sub' 'man_V_34' <Predicate = (and_ln1495_11)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 495 [1/1] (0.33ns)   --->   "%man_V_35 = select i1 %p_Result_161, i54 %man_V_34, i54 %zext_ln569_11"   --->   Operation 495 'select' 'man_V_35' <Predicate = (and_ln1495_11)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 496 [1/1] (1.14ns)   --->   "%icmp_ln571_11 = icmp_eq  i63 %trunc_ln555_11, i63 0"   --->   Operation 496 'icmp' 'icmp_ln571_11' <Predicate = (and_ln1495_11)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 497 [1/1] (0.99ns)   --->   "%F2_11 = sub i12 1075, i12 %zext_ln455_11"   --->   Operation 497 'sub' 'F2_11' <Predicate = (and_ln1495_11)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 498 [1/1] (0.82ns)   --->   "%icmp_ln581_11 = icmp_sgt  i12 %F2_11, i12 20"   --->   Operation 498 'icmp' 'icmp_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 499 [1/1] (0.99ns)   --->   "%add_ln581_11 = add i12 %F2_11, i12 4076"   --->   Operation 499 'add' 'add_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 500 [1/1] (0.99ns)   --->   "%sub_ln581_11 = sub i12 20, i12 %F2_11"   --->   Operation 500 'sub' 'sub_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 501 [1/1] (0.36ns)   --->   "%sh_amt_11 = select i1 %icmp_ln581_11, i12 %add_ln581_11, i12 %sub_ln581_11"   --->   Operation 501 'select' 'sh_amt_11' <Predicate = (and_ln1495_11)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%sext_ln581_11 = sext i12 %sh_amt_11"   --->   Operation 502 'sext' 'sext_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 503 [1/1] (0.82ns)   --->   "%icmp_ln582_11 = icmp_eq  i12 %F2_11, i12 20"   --->   Operation 503 'icmp' 'icmp_ln582_11' <Predicate = (and_ln1495_11)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln583_11 = trunc i54 %man_V_35"   --->   Operation 504 'trunc' 'trunc_ln583_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 505 [1/1] (0.82ns)   --->   "%icmp_ln585_11 = icmp_ult  i12 %sh_amt_11, i12 54"   --->   Operation 505 'icmp' 'icmp_ln585_11' <Predicate = (and_ln1495_11)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_11, i32 5, i32 11"   --->   Operation 506 'partselect' 'tmp_117' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (0.71ns)   --->   "%icmp_ln603_11 = icmp_eq  i7 %tmp_117, i7 0"   --->   Operation 507 'icmp' 'icmp_ln603_11' <Predicate = (and_ln1495_11)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%trunc_ln586_20 = trunc i12 %sh_amt_11"   --->   Operation 508 'trunc' 'trunc_ln586_20' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%zext_ln586_11 = zext i6 %trunc_ln586_20"   --->   Operation 509 'zext' 'zext_ln586_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%ashr_ln586_11 = ashr i54 %man_V_35, i54 %zext_ln586_11"   --->   Operation 510 'ashr' 'ashr_ln586_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%trunc_ln586_21 = trunc i54 %ashr_ln586_11"   --->   Operation 511 'trunc' 'trunc_ln586_21' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_16 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%shl_ln604_11 = shl i32 %trunc_ln583_11, i32 %sext_ln581_11"   --->   Operation 512 'shl' 'shl_ln604_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_21)   --->   "%xor_ln571_11 = xor i1 %icmp_ln571_11, i1 1"   --->   Operation 513 'xor' 'xor_ln571_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_21)   --->   "%and_ln582_11 = and i1 %icmp_ln582_11, i1 %xor_ln571_11"   --->   Operation 514 'and' 'and_ln582_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 515 [1/1] (0.14ns)   --->   "%or_ln582_11 = or i1 %icmp_ln571_11, i1 %icmp_ln582_11"   --->   Operation 515 'or' 'or_ln582_11' <Predicate = (and_ln1495_11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_11)   --->   "%xor_ln582_11 = xor i1 %or_ln582_11, i1 1"   --->   Operation 516 'xor' 'xor_ln582_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 517 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_11 = and i1 %icmp_ln581_11, i1 %xor_ln582_11"   --->   Operation 517 'and' 'and_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_23)   --->   "%and_ln585_22 = and i1 %and_ln581_11, i1 %icmp_ln585_11"   --->   Operation 518 'and' 'and_ln585_22' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%or_ln581_11 = or i1 %or_ln582_11, i1 %icmp_ln581_11"   --->   Operation 519 'or' 'or_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%xor_ln581_11 = xor i1 %or_ln581_11, i1 1"   --->   Operation 520 'xor' 'xor_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 521 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_11 = and i1 %icmp_ln603_11, i1 %xor_ln581_11"   --->   Operation 521 'and' 'and_ln603_11' <Predicate = (and_ln1495_11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_15)   --->   "%xor_ln585_11 = xor i1 %icmp_ln585_11, i1 1"   --->   Operation 522 'xor' 'xor_ln585_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_15)   --->   "%and_ln585_23 = and i1 %and_ln581_11, i1 %xor_ln585_11"   --->   Operation 523 'and' 'and_ln585_23' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 524 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_15 = or i1 %and_ln585_23, i1 %icmp_ln571_11"   --->   Operation 524 'or' 'or_ln585_15' <Predicate = (and_ln1495_11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_22)   --->   "%select_ln585_20 = select i1 %and_ln603_11, i32 %shl_ln604_11, i32 %trunc_ln586_21"   --->   Operation 525 'select' 'select_ln585_20' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_23)   --->   "%or_ln585_16 = or i1 %and_ln603_11, i1 %and_ln585_22"   --->   Operation 526 'or' 'or_ln585_16' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 527 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_21 = select i1 %and_ln582_11, i32 %trunc_ln583_11, i32 0"   --->   Operation 527 'select' 'select_ln585_21' <Predicate = (and_ln1495_11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 528 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_22 = select i1 %or_ln585_15, i32 0, i32 %select_ln585_20"   --->   Operation 528 'select' 'select_ln585_22' <Predicate = (and_ln1495_11)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_23)   --->   "%or_ln585_17 = or i1 %or_ln585_15, i1 %or_ln585_16"   --->   Operation 529 'or' 'or_ln585_17' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 530 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_23 = select i1 %or_ln585_17, i32 %select_ln585_22, i32 %select_ln585_21"   --->   Operation 530 'select' 'select_ln585_23' <Predicate = (and_ln1495_11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 531 [1/1] (0.50ns)   --->   "%store_ln84 = store i32 %select_ln585_23, i32 %rbVal_constprop" [ParticleCoverHLS/src/system.cpp:84->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 531 'store' 'store_ln84' <Predicate = (and_ln1495_11)> <Delay = 0.50>
ST_16 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i" [ParticleCoverHLS/src/system.cpp:86->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 532 'br' 'br_ln86' <Predicate = (and_ln1495_11)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.36>
ST_17 : Operation 533 [1/2] (1.67ns)   --->   "%d = fpext i32 %v_assign"   --->   Operation 533 'fpext' 'd' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 534 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 534 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 535 'trunc' 'trunc_ln555' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 536 [1/1] (0.00ns)   --->   "%p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 536 'bitselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 537 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 537 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 538 'zext' 'zext_ln455' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 539 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%p_Result_137 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 540 'bitconcatenate' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_137"   --->   Operation 541 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 542 [1/1] (1.31ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 542 'sub' 'man_V_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 543 [1/1] (0.33ns)   --->   "%man_V_2 = select i1 %p_Result_136, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 543 'select' 'man_V_2' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 544 [1/1] (1.14ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 544 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 545 [1/1] (0.99ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 545 'sub' 'F2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 546 [1/1] (0.82ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 20"   --->   Operation 546 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 547 [1/1] (0.99ns)   --->   "%add_ln581 = add i12 %F2, i12 4076"   --->   Operation 547 'add' 'add_ln581' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 548 [1/1] (0.99ns)   --->   "%sub_ln581 = sub i12 20, i12 %F2"   --->   Operation 548 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 549 [1/1] (0.36ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 549 'select' 'sh_amt' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 550 [1/1] (0.82ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 20"   --->   Operation 550 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 551 [1/1] (0.82ns)   --->   "%icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 551 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 552 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 553 [1/1] (0.71ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_58, i7 0"   --->   Operation 553 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%trunc_ln586 = trunc i12 %sh_amt"   --->   Operation 554 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%zext_ln586 = zext i6 %trunc_ln586"   --->   Operation 555 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 556 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 557 [1/1] (0.14ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 557 'or' 'or_ln582' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 558 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 559 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 559 'and' 'and_ln581' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 560 [1/1] (0.14ns)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 560 'and' 'and_ln585' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%xor_ln585 = xor i1 %icmp_ln585, i1 1"   --->   Operation 561 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, i1 %xor_ln585"   --->   Operation 562 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 563 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 564 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 565 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 565 'and' 'and_ln603' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 566 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, i1 %and_ln585_1"   --->   Operation 566 'or' 'or_ln603' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 567 [1/2] (1.67ns)   --->   "%d_2 = fpext i32 %v_assign_2"   --->   Operation 567 'fpext' 'd_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 568 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %d_2" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 568 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln555_2 = trunc i64 %ireg_2"   --->   Operation 569 'trunc' 'trunc_ln555_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 570 [1/1] (0.00ns)   --->   "%p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 570 'bitselect' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 571 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 571 'partselect' 'exp_tmp_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln455_5 = zext i11 %exp_tmp_5" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 572 'zext' 'zext_ln455_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_2"   --->   Operation 573 'trunc' 'trunc_ln565_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 574 [1/1] (0.00ns)   --->   "%p_Result_151 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_2"   --->   Operation 574 'bitconcatenate' 'p_Result_151' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln569_5 = zext i53 %p_Result_151"   --->   Operation 575 'zext' 'zext_ln569_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 576 [1/1] (1.31ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln569_5" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 576 'sub' 'man_V_7' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 577 [1/1] (0.33ns)   --->   "%man_V_8 = select i1 %p_Result_150, i54 %man_V_7, i54 %zext_ln569_5"   --->   Operation 577 'select' 'man_V_8' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 578 [1/1] (1.14ns)   --->   "%icmp_ln571_5 = icmp_eq  i63 %trunc_ln555_2, i63 0"   --->   Operation 578 'icmp' 'icmp_ln571_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 579 [1/1] (0.99ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln455_5"   --->   Operation 579 'sub' 'F2_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 580 [1/1] (0.82ns)   --->   "%icmp_ln581_5 = icmp_sgt  i12 %F2_2, i12 20"   --->   Operation 580 'icmp' 'icmp_ln581_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 581 [1/1] (0.99ns)   --->   "%add_ln581_5 = add i12 %F2_2, i12 4076"   --->   Operation 581 'add' 'add_ln581_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 582 [1/1] (0.99ns)   --->   "%sub_ln581_5 = sub i12 20, i12 %F2_2"   --->   Operation 582 'sub' 'sub_ln581_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 583 [1/1] (0.36ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5"   --->   Operation 583 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 584 [1/1] (0.82ns)   --->   "%icmp_ln582_5 = icmp_eq  i12 %F2_2, i12 20"   --->   Operation 584 'icmp' 'icmp_ln582_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %man_V_8"   --->   Operation 585 'trunc' 'trunc_ln583_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 586 [1/1] (0.82ns)   --->   "%icmp_ln585_5 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 586 'icmp' 'icmp_ln585_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_2, i32 5, i32 11"   --->   Operation 587 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 588 [1/1] (0.71ns)   --->   "%icmp_ln603_2 = icmp_eq  i7 %tmp_72, i7 0"   --->   Operation 588 'icmp' 'icmp_ln603_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586_3 = trunc i12 %sh_amt_2"   --->   Operation 589 'trunc' 'trunc_ln586_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%zext_ln586_5 = zext i6 %trunc_ln586_3"   --->   Operation 590 'zext' 'zext_ln586_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%ashr_ln586_5 = ashr i54 %man_V_8, i54 %zext_ln586_5"   --->   Operation 591 'ashr' 'ashr_ln586_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586_4 = trunc i54 %ashr_ln586_5"   --->   Operation 592 'trunc' 'trunc_ln586_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 593 [1/1] (0.14ns)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_5, i1 1"   --->   Operation 593 'xor' 'xor_ln571_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%and_ln582_2 = and i1 %icmp_ln582_5, i1 %xor_ln571_2"   --->   Operation 594 'and' 'and_ln582_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 595 [1/1] (0.14ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_5, i1 %icmp_ln582_5"   --->   Operation 595 'or' 'or_ln582_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, i1 1"   --->   Operation 596 'xor' 'xor_ln582_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_5, i1 %xor_ln582_2"   --->   Operation 597 'and' 'and_ln581_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 598 [1/1] (0.14ns)   --->   "%and_ln585_4 = and i1 %and_ln581_2, i1 %icmp_ln585_5"   --->   Operation 598 'and' 'and_ln585_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%xor_ln585_2 = xor i1 %icmp_ln585_5, i1 1"   --->   Operation 599 'xor' 'xor_ln585_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln585_5 = and i1 %and_ln581_2, i1 %xor_ln585_2"   --->   Operation 600 'and' 'and_ln585_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln581_2 = or i1 %or_ln582_2, i1 %icmp_ln581_5"   --->   Operation 601 'or' 'or_ln581_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, i1 1"   --->   Operation 602 'xor' 'xor_ln581_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 603 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, i1 %xor_ln581_2"   --->   Operation 603 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 604 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %and_ln603_2, i1 %and_ln585_5"   --->   Operation 604 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 605 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln585_4, i32 %trunc_ln586_4, i32 %trunc_ln583_2"   --->   Operation 605 'select' 'select_ln603_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%or_ln603_7 = or i1 %and_ln585_4, i1 %and_ln582_2"   --->   Operation 606 'or' 'or_ln603_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 607 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_8 = or i1 %or_ln603_6, i1 %or_ln603_7"   --->   Operation 607 'or' 'or_ln603_8' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %ashr_ln586, i32 31"   --->   Operation 608 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_2, i32 31"   --->   Operation 609 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 610 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_10 = select i1 %and_ln585, i1 %tmp_78, i1 %tmp_79"   --->   Operation 610 'select' 'select_ln603_10' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.67>
ST_18 : Operation 611 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 611 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 612 [1/1] (1.14ns)   --->   "%add_ln47 = add i32 %sub_ln47, i32 4294967295" [ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 612 'add' 'add_ln47' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 613 'sext' 'sext_ln581' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00>
ST_18 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 614 'trunc' 'trunc_ln583' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00>
ST_18 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%bitcast_ln702 = bitcast i32 %v_assign" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 615 'bitcast' 'bitcast_ln702' <Predicate = (!and_ln603 & or_ln603)> <Delay = 0.00>
ST_18 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31"   --->   Operation 616 'bitselect' 'tmp_59' <Predicate = (!and_ln603 & or_ln603)> <Delay = 0.00>
ST_18 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 617 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 618 [1/1] (0.14ns)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 618 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 619 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%or_ln603_1 = or i1 %and_ln585, i1 %and_ln582"   --->   Operation 620 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%or_ln603_2 = or i1 %or_ln603, i1 %or_ln603_1"   --->   Operation 621 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%sext_ln581_5 = sext i12 %sh_amt_2"   --->   Operation 622 'sext' 'sext_ln581_5' <Predicate = (and_ln603_2 & or_ln603_6)> <Delay = 0.00>
ST_18 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%bitcast_ln702_7 = bitcast i32 %v_assign_2" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 623 'bitcast' 'bitcast_ln702_7' <Predicate = (!and_ln603_2 & or_ln603_6)> <Delay = 0.00>
ST_18 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_7, i32 31"   --->   Operation 624 'bitselect' 'tmp_73' <Predicate = (!and_ln603_2 & or_ln603_6)> <Delay = 0.00>
ST_18 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln588_1 = select i1 %tmp_73, i32 4294967295, i32 0"   --->   Operation 625 'select' 'select_ln588_1' <Predicate = (!and_ln603_2 & or_ln603_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%shl_ln604_5 = shl i32 %trunc_ln583_2, i32 %sext_ln581_5"   --->   Operation 626 'shl' 'shl_ln604_5' <Predicate = (and_ln603_2 & or_ln603_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln603_3 = select i1 %and_ln603_2, i32 %shl_ln604_5, i32 %select_ln588_1"   --->   Operation 627 'select' 'select_ln603_3' <Predicate = (or_ln603_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 628 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %or_ln603_6, i32 %select_ln603_3, i32 %select_ln603_4"   --->   Operation 628 'select' 'select_ln603_5' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln604, i32 31"   --->   Operation 629 'bitselect' 'tmp_77' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00>
ST_18 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%select_ln588_3 = select i1 %tmp_59, i1 1, i1 0"   --->   Operation 630 'select' 'select_ln588_3' <Predicate = (!and_ln603 & or_ln603)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%select_ln603_9 = select i1 %and_ln603, i1 %tmp_77, i1 %select_ln588_3"   --->   Operation 631 'select' 'select_ln603_9' <Predicate = (or_ln603)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 632 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_11 = select i1 %or_ln603, i1 %select_ln603_9, i1 %select_ln603_10"   --->   Operation 632 'select' 'select_ln603_11' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%and_ln1495 = and i1 %or_ln603_2, i1 %select_ln603_11"   --->   Operation 633 'and' 'and_ln1495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 634 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_1 = and i1 %and_ln1495, i1 %xor_ln571"   --->   Operation 634 'and' 'and_ln1495_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %and_ln1495_1, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit981.i, void %_ifconv" [ParticleCoverHLS/src/system.cpp:65->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 635 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 636 [1/1] (0.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %zext_ln47" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 636 'write' 'write_ln66' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 637 [2/2] (1.67ns)   --->   "%d_4 = fpext i32 %bitcast_ln351"   --->   Operation 637 'fpext' 'd_4' <Predicate = (and_ln1495_1)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_9)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_5, i32 31"   --->   Operation 638 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_9)   --->   "%and_ln1495_8 = and i1 %or_ln603_8, i1 %tmp_110"   --->   Operation 639 'and' 'and_ln1495_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 640 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_9 = and i1 %and_ln1495_8, i1 %xor_ln571_2"   --->   Operation 640 'and' 'and_ln1495_9' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln1495_9, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i, void %_ifconv248" [ParticleCoverHLS/src/system.cpp:76->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 641 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 642 [2/2] (1.67ns)   --->   "%d_6 = fpext i32 %bitcast_ln351_3"   --->   Operation 642 'fpext' 'd_6' <Predicate = (and_ln1495_9)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.15>
ST_19 : Operation 643 [1/2] (1.67ns)   --->   "%d_4 = fpext i32 %bitcast_ln351"   --->   Operation 643 'fpext' 'd_4' <Predicate = (and_ln1495_1)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 644 [1/1] (0.00ns)   --->   "%ireg_4 = bitcast i64 %d_4" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 644 'bitcast' 'ireg_4' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln555_6 = trunc i64 %ireg_4"   --->   Operation 645 'trunc' 'trunc_ln555_6' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 646 [1/1] (0.00ns)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 646 'bitselect' 'p_Result_155' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 647 [1/1] (0.00ns)   --->   "%exp_tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62"   --->   Operation 647 'partselect' 'exp_tmp_8' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln455_8 = zext i11 %exp_tmp_8" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 648 'zext' 'zext_ln455_8' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln565_6 = trunc i64 %ireg_4"   --->   Operation 649 'trunc' 'trunc_ln565_6' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 650 [1/1] (0.00ns)   --->   "%p_Result_156 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_6"   --->   Operation 650 'bitconcatenate' 'p_Result_156' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln569_8 = zext i53 %p_Result_156"   --->   Operation 651 'zext' 'zext_ln569_8' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 652 [1/1] (1.31ns)   --->   "%man_V_19 = sub i54 0, i54 %zext_ln569_8" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 652 'sub' 'man_V_19' <Predicate = (and_ln1495_1)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 653 [1/1] (0.33ns)   --->   "%man_V_20 = select i1 %p_Result_155, i54 %man_V_19, i54 %zext_ln569_8"   --->   Operation 653 'select' 'man_V_20' <Predicate = (and_ln1495_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 654 [1/1] (1.14ns)   --->   "%icmp_ln571_8 = icmp_eq  i63 %trunc_ln555_6, i63 0"   --->   Operation 654 'icmp' 'icmp_ln571_8' <Predicate = (and_ln1495_1)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 655 [1/1] (0.99ns)   --->   "%F2_6 = sub i12 1075, i12 %zext_ln455_8"   --->   Operation 655 'sub' 'F2_6' <Predicate = (and_ln1495_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 656 [1/1] (0.82ns)   --->   "%icmp_ln581_8 = icmp_sgt  i12 %F2_6, i12 20"   --->   Operation 656 'icmp' 'icmp_ln581_8' <Predicate = (and_ln1495_1)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 657 [1/1] (0.99ns)   --->   "%add_ln581_8 = add i12 %F2_6, i12 4076"   --->   Operation 657 'add' 'add_ln581_8' <Predicate = (and_ln1495_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 658 [1/1] (0.99ns)   --->   "%sub_ln581_8 = sub i12 20, i12 %F2_6"   --->   Operation 658 'sub' 'sub_ln581_8' <Predicate = (and_ln1495_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 659 [1/1] (0.36ns)   --->   "%sh_amt_6 = select i1 %icmp_ln581_8, i12 %add_ln581_8, i12 %sub_ln581_8"   --->   Operation 659 'select' 'sh_amt_6' <Predicate = (and_ln1495_1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%sext_ln581_8 = sext i12 %sh_amt_6"   --->   Operation 660 'sext' 'sext_ln581_8' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 661 [1/1] (0.82ns)   --->   "%icmp_ln582_8 = icmp_eq  i12 %F2_6, i12 20"   --->   Operation 661 'icmp' 'icmp_ln582_8' <Predicate = (and_ln1495_1)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln583_6 = trunc i54 %man_V_20"   --->   Operation 662 'trunc' 'trunc_ln583_6' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 663 [1/1] (0.82ns)   --->   "%icmp_ln585_8 = icmp_ult  i12 %sh_amt_6, i12 54"   --->   Operation 663 'icmp' 'icmp_ln585_8' <Predicate = (and_ln1495_1)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_6, i32 5, i32 11"   --->   Operation 664 'partselect' 'tmp_103' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 665 [1/1] (0.71ns)   --->   "%icmp_ln603_6 = icmp_eq  i7 %tmp_103, i7 0"   --->   Operation 665 'icmp' 'icmp_ln603_6' <Predicate = (and_ln1495_1)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%trunc_ln586_10 = trunc i12 %sh_amt_6"   --->   Operation 666 'trunc' 'trunc_ln586_10' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%zext_ln586_8 = zext i6 %trunc_ln586_10"   --->   Operation 667 'zext' 'zext_ln586_8' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%ashr_ln586_8 = ashr i54 %man_V_20, i54 %zext_ln586_8"   --->   Operation 668 'ashr' 'ashr_ln586_8' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%trunc_ln586_11 = trunc i54 %ashr_ln586_8"   --->   Operation 669 'trunc' 'trunc_ln586_11' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%shl_ln604_8 = shl i32 %trunc_ln583_6, i32 %sext_ln581_8"   --->   Operation 670 'shl' 'shl_ln604_8' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%xor_ln571_6 = xor i1 %icmp_ln571_8, i1 1"   --->   Operation 671 'xor' 'xor_ln571_6' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln582_6 = and i1 %icmp_ln582_8, i1 %xor_ln571_6"   --->   Operation 672 'and' 'and_ln582_6' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 673 [1/1] (0.14ns)   --->   "%or_ln582_6 = or i1 %icmp_ln571_8, i1 %icmp_ln582_8"   --->   Operation 673 'or' 'or_ln582_6' <Predicate = (and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_6)   --->   "%xor_ln582_6 = xor i1 %or_ln582_6, i1 1"   --->   Operation 674 'xor' 'xor_ln582_6' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 675 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_6 = and i1 %icmp_ln581_8, i1 %xor_ln582_6"   --->   Operation 675 'and' 'and_ln581_6' <Predicate = (and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%and_ln585_12 = and i1 %and_ln581_6, i1 %icmp_ln585_8"   --->   Operation 676 'and' 'and_ln585_12' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%or_ln581_6 = or i1 %or_ln582_6, i1 %icmp_ln581_8"   --->   Operation 677 'or' 'or_ln581_6' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%xor_ln581_6 = xor i1 %or_ln581_6, i1 1"   --->   Operation 678 'xor' 'xor_ln581_6' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 679 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_6 = and i1 %icmp_ln603_6, i1 %xor_ln581_6"   --->   Operation 679 'and' 'and_ln603_6' <Predicate = (and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node or_ln585)   --->   "%xor_ln585_6 = xor i1 %icmp_ln585_8, i1 1"   --->   Operation 680 'xor' 'xor_ln585_6' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node or_ln585)   --->   "%and_ln585_13 = and i1 %and_ln581_6, i1 %xor_ln585_6"   --->   Operation 681 'and' 'and_ln585_13' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 682 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585 = or i1 %and_ln585_13, i1 %icmp_ln571_8"   --->   Operation 682 'or' 'or_ln585' <Predicate = (and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%select_ln585 = select i1 %and_ln603_6, i32 %shl_ln604_8, i32 %trunc_ln586_11"   --->   Operation 683 'select' 'select_ln585' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%or_ln585_1 = or i1 %and_ln603_6, i1 %and_ln585_12"   --->   Operation 684 'or' 'or_ln585_1' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 685 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln582_6, i32 %trunc_ln583_6, i32 0"   --->   Operation 685 'select' 'select_ln585_1' <Predicate = (and_ln1495_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 686 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_2 = select i1 %or_ln585, i32 0, i32 %select_ln585"   --->   Operation 686 'select' 'select_ln585_2' <Predicate = (and_ln1495_1)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%or_ln585_2 = or i1 %or_ln585, i1 %or_ln585_1"   --->   Operation 687 'or' 'or_ln585_2' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 688 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_3 = select i1 %or_ln585_2, i32 %select_ln585_2, i32 %select_ln585_1"   --->   Operation 688 'select' 'select_ln585_3' <Predicate = (and_ln1495_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 689 [1/1] (0.50ns)   --->   "%store_ln67 = store i32 %select_ln585_3, i32 %lbVal_constprop" [ParticleCoverHLS/src/system.cpp:67->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 689 'store' 'store_ln67' <Predicate = (and_ln1495_1)> <Delay = 0.50>
ST_19 : Operation 690 [1/1] (0.00ns)   --->   "%br_ln69 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit981.i" [ParticleCoverHLS/src/system.cpp:69->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 690 'br' 'br_ln69' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_19 : Operation 691 [1/1] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %add_ln47" [ParticleCoverHLS/src/system.cpp:77->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 691 'write' 'write_ln77' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 692 [1/2] (1.67ns)   --->   "%d_6 = fpext i32 %bitcast_ln351_3"   --->   Operation 692 'fpext' 'd_6' <Predicate = (and_ln1495_9)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 693 [1/1] (0.00ns)   --->   "%ireg_6 = bitcast i64 %d_6" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 693 'bitcast' 'ireg_6' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln555_10 = trunc i64 %ireg_6"   --->   Operation 694 'trunc' 'trunc_ln555_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 695 [1/1] (0.00ns)   --->   "%p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 695 'bitselect' 'p_Result_159' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 696 [1/1] (0.00ns)   --->   "%exp_tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62"   --->   Operation 696 'partselect' 'exp_tmp_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln455_10 = zext i11 %exp_tmp_10" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 697 'zext' 'zext_ln455_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln565_10 = trunc i64 %ireg_6"   --->   Operation 698 'trunc' 'trunc_ln565_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 699 [1/1] (0.00ns)   --->   "%p_Result_160 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_10"   --->   Operation 699 'bitconcatenate' 'p_Result_160' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln569_10 = zext i53 %p_Result_160"   --->   Operation 700 'zext' 'zext_ln569_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 701 [1/1] (1.31ns)   --->   "%man_V_31 = sub i54 0, i54 %zext_ln569_10" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 701 'sub' 'man_V_31' <Predicate = (and_ln1495_9)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 702 [1/1] (0.33ns)   --->   "%man_V_32 = select i1 %p_Result_159, i54 %man_V_31, i54 %zext_ln569_10"   --->   Operation 702 'select' 'man_V_32' <Predicate = (and_ln1495_9)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 703 [1/1] (1.14ns)   --->   "%icmp_ln571_10 = icmp_eq  i63 %trunc_ln555_10, i63 0"   --->   Operation 703 'icmp' 'icmp_ln571_10' <Predicate = (and_ln1495_9)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 704 [1/1] (0.99ns)   --->   "%F2_10 = sub i12 1075, i12 %zext_ln455_10"   --->   Operation 704 'sub' 'F2_10' <Predicate = (and_ln1495_9)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 705 [1/1] (0.82ns)   --->   "%icmp_ln581_10 = icmp_sgt  i12 %F2_10, i12 20"   --->   Operation 705 'icmp' 'icmp_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 706 [1/1] (0.99ns)   --->   "%add_ln581_10 = add i12 %F2_10, i12 4076"   --->   Operation 706 'add' 'add_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 707 [1/1] (0.99ns)   --->   "%sub_ln581_10 = sub i12 20, i12 %F2_10"   --->   Operation 707 'sub' 'sub_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 708 [1/1] (0.36ns)   --->   "%sh_amt_10 = select i1 %icmp_ln581_10, i12 %add_ln581_10, i12 %sub_ln581_10"   --->   Operation 708 'select' 'sh_amt_10' <Predicate = (and_ln1495_9)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%sext_ln581_10 = sext i12 %sh_amt_10"   --->   Operation 709 'sext' 'sext_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 710 [1/1] (0.82ns)   --->   "%icmp_ln582_10 = icmp_eq  i12 %F2_10, i12 20"   --->   Operation 710 'icmp' 'icmp_ln582_10' <Predicate = (and_ln1495_9)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln583_10 = trunc i54 %man_V_32"   --->   Operation 711 'trunc' 'trunc_ln583_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 712 [1/1] (0.82ns)   --->   "%icmp_ln585_10 = icmp_ult  i12 %sh_amt_10, i12 54"   --->   Operation 712 'icmp' 'icmp_ln585_10' <Predicate = (and_ln1495_9)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_10, i32 5, i32 11"   --->   Operation 713 'partselect' 'tmp_114' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 714 [1/1] (0.71ns)   --->   "%icmp_ln603_10 = icmp_eq  i7 %tmp_114, i7 0"   --->   Operation 714 'icmp' 'icmp_ln603_10' <Predicate = (and_ln1495_9)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%trunc_ln586_18 = trunc i12 %sh_amt_10"   --->   Operation 715 'trunc' 'trunc_ln586_18' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%zext_ln586_10 = zext i6 %trunc_ln586_18"   --->   Operation 716 'zext' 'zext_ln586_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%ashr_ln586_10 = ashr i54 %man_V_32, i54 %zext_ln586_10"   --->   Operation 717 'ashr' 'ashr_ln586_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%trunc_ln586_19 = trunc i54 %ashr_ln586_10"   --->   Operation 718 'trunc' 'trunc_ln586_19' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_19 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%shl_ln604_10 = shl i32 %trunc_ln583_10, i32 %sext_ln581_10"   --->   Operation 719 'shl' 'shl_ln604_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_17)   --->   "%xor_ln571_10 = xor i1 %icmp_ln571_10, i1 1"   --->   Operation 720 'xor' 'xor_ln571_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_17)   --->   "%and_ln582_10 = and i1 %icmp_ln582_10, i1 %xor_ln571_10"   --->   Operation 721 'and' 'and_ln582_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 722 [1/1] (0.14ns)   --->   "%or_ln582_10 = or i1 %icmp_ln571_10, i1 %icmp_ln582_10"   --->   Operation 722 'or' 'or_ln582_10' <Predicate = (and_ln1495_9)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_10)   --->   "%xor_ln582_10 = xor i1 %or_ln582_10, i1 1"   --->   Operation 723 'xor' 'xor_ln582_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 724 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_10 = and i1 %icmp_ln581_10, i1 %xor_ln582_10"   --->   Operation 724 'and' 'and_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_19)   --->   "%and_ln585_20 = and i1 %and_ln581_10, i1 %icmp_ln585_10"   --->   Operation 725 'and' 'and_ln585_20' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%or_ln581_10 = or i1 %or_ln582_10, i1 %icmp_ln581_10"   --->   Operation 726 'or' 'or_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%xor_ln581_10 = xor i1 %or_ln581_10, i1 1"   --->   Operation 727 'xor' 'xor_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 728 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_10 = and i1 %icmp_ln603_10, i1 %xor_ln581_10"   --->   Operation 728 'and' 'and_ln603_10' <Predicate = (and_ln1495_9)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_12)   --->   "%xor_ln585_10 = xor i1 %icmp_ln585_10, i1 1"   --->   Operation 729 'xor' 'xor_ln585_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_12)   --->   "%and_ln585_21 = and i1 %and_ln581_10, i1 %xor_ln585_10"   --->   Operation 730 'and' 'and_ln585_21' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 731 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_12 = or i1 %and_ln585_21, i1 %icmp_ln571_10"   --->   Operation 731 'or' 'or_ln585_12' <Predicate = (and_ln1495_9)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%select_ln585_16 = select i1 %and_ln603_10, i32 %shl_ln604_10, i32 %trunc_ln586_19"   --->   Operation 732 'select' 'select_ln585_16' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_19)   --->   "%or_ln585_13 = or i1 %and_ln603_10, i1 %and_ln585_20"   --->   Operation 733 'or' 'or_ln585_13' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 734 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_17 = select i1 %and_ln582_10, i32 %trunc_ln583_10, i32 0"   --->   Operation 734 'select' 'select_ln585_17' <Predicate = (and_ln1495_9)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 735 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_18 = select i1 %or_ln585_12, i32 0, i32 %select_ln585_16"   --->   Operation 735 'select' 'select_ln585_18' <Predicate = (and_ln1495_9)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_19)   --->   "%or_ln585_14 = or i1 %or_ln585_12, i1 %or_ln585_13"   --->   Operation 736 'or' 'or_ln585_14' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 737 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_19 = select i1 %or_ln585_14, i32 %select_ln585_18, i32 %select_ln585_17"   --->   Operation 737 'select' 'select_ln585_19' <Predicate = (and_ln1495_9)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 738 [1/1] (0.50ns)   --->   "%store_ln78 = store i32 %select_ln585_19, i32 %lbVal_constprop" [ParticleCoverHLS/src/system.cpp:78->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 738 'store' 'store_ln78' <Predicate = (and_ln1495_9)> <Delay = 0.50>
ST_19 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln80 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i" [ParticleCoverHLS/src/system.cpp:80->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 739 'br' 'br_ln80' <Predicate = (and_ln1495_9)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 2.41>
ST_20 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %empty, void %.exit, void %_ifconv318" [ParticleCoverHLS/src/system.cpp:88->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 740 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %num_points_load, i32 1, i32 12" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 741 'partselect' 'tmp_38' <Predicate = (empty)> <Delay = 0.00>
ST_20 : Operation 742 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %tmp_38, i4 0" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 742 'bitconcatenate' 'shl_ln3' <Predicate = (empty)> <Delay = 0.00>
ST_20 : Operation 743 [1/1] (1.12ns)   --->   "%add_ln91 = add i16 %shl_ln3, i16 %shl_ln" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 743 'add' 'add_ln91' <Predicate = (empty)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 744 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln91, i32 13, i32 15" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 744 'partselect' 'lshr_ln3' <Predicate = (empty)> <Delay = 0.00>
ST_20 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %num_points_load, i32 1, i32 9" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 745 'partselect' 'trunc_ln' <Predicate = (empty)> <Delay = 0.00>
ST_20 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln3, i9 %trunc_ln" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 746 'bitconcatenate' 'tmp_39' <Predicate = (empty)> <Delay = 0.00>
ST_20 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i12 %tmp_39" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 747 'zext' 'zext_ln91' <Predicate = (empty)> <Delay = 0.00>
ST_20 : Operation 748 [1/1] (0.00ns)   --->   "%points_addr_18 = getelementptr i128 %points, i64 0, i64 %zext_ln91" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 748 'getelementptr' 'points_addr_18' <Predicate = (empty)> <Delay = 0.00>
ST_20 : Operation 749 [2/2] (1.29ns)   --->   "%points_load_18 = load i12 %points_addr_18" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 749 'load' 'points_load_18' <Predicate = (empty)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>

State 21 <SV = 4> <Delay = 2.43>
ST_21 : Operation 750 [1/2] (1.29ns)   --->   "%points_load_18 = load i12 %points_addr_18" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 750 'load' 'points_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_21 : Operation 751 [1/1] (0.00ns)   --->   "%z_bits_2 = trunc i128 %points_load_18"   --->   Operation 751 'trunc' 'z_bits_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 752 [1/1] (0.00ns)   --->   "%p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load_18, i32 31"   --->   Operation 752 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 753 [1/1] (1.14ns)   --->   "%tmp_V_16 = sub i32 0, i32 %z_bits_2"   --->   Operation 753 'sub' 'tmp_V_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 5> <Delay = 7.26>
ST_22 : Operation 754 [1/1] (0.80ns)   --->   "%icmp_ln935_2 = icmp_ne  i32 %z_bits_2, i32 0"   --->   Operation 754 'icmp' 'icmp_ln935_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 755 [1/1] (0.28ns)   --->   "%m_78 = select i1 %p_Result_163, i32 %tmp_V_16, i32 %z_bits_2"   --->   Operation 755 'select' 'm_78' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 756 [1/1] (0.00ns)   --->   "%p_Result_164 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_78, i32 31, i32 0"   --->   Operation 756 'partselect' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 757 [1/1] (0.00ns)   --->   "%l_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_164, i1 1"   --->   Operation 757 'cttz' 'l_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 758 [1/1] (1.14ns)   --->   "%sub_ln944_3 = sub i32 32, i32 %l_3"   --->   Operation 758 'sub' 'sub_ln944_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 759 [1/1] (1.14ns)   --->   "%lsb_index_6 = add i32 %sub_ln944_3, i32 4294967272"   --->   Operation 759 'add' 'lsb_index_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_6, i32 1, i32 31"   --->   Operation 760 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 761 [1/1] (0.81ns)   --->   "%icmp_ln946_6 = icmp_sgt  i31 %tmp_82, i31 0"   --->   Operation 761 'icmp' 'icmp_ln946_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln947_6 = trunc i32 %sub_ln944_3"   --->   Operation 762 'trunc' 'trunc_ln947_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 763 [1/1] (0.84ns)   --->   "%sub_ln947_6 = sub i6 57, i6 %trunc_ln947_6"   --->   Operation 763 'sub' 'sub_ln947_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%zext_ln947_6 = zext i6 %sub_ln947_6"   --->   Operation 764 'zext' 'zext_ln947_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%lshr_ln947_6 = lshr i32 4294967295, i32 %zext_ln947_6"   --->   Operation 765 'lshr' 'lshr_ln947_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%shl_ln949_3 = shl i32 1, i32 %lsb_index_6"   --->   Operation 766 'shl' 'shl_ln949_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%or_ln949_12 = or i32 %lshr_ln947_6, i32 %shl_ln949_3"   --->   Operation 767 'or' 'or_ln949_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%and_ln949_16 = and i32 %m_78, i32 %or_ln949_12"   --->   Operation 768 'and' 'and_ln949_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 769 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_6 = icmp_ne  i32 %and_ln949_16, i32 0"   --->   Operation 769 'icmp' 'icmp_ln949_6' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_6, i32 31"   --->   Operation 770 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%xor_ln949_6 = xor i1 %tmp_83, i1 1"   --->   Operation 771 'xor' 'xor_ln949_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 772 [1/1] (0.00ns)   --->   "%p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_78, i32 %lsb_index_6"   --->   Operation 772 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 773 [1/1] (0.80ns)   --->   "%icmp_ln958_3 = icmp_sgt  i32 %lsb_index_6, i32 0"   --->   Operation 773 'icmp' 'icmp_ln958_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%and_ln949_13 = and i1 %p_Result_165, i1 %xor_ln949_6"   --->   Operation 774 'and' 'and_ln949_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln959_6 = zext i32 %m_78"   --->   Operation 775 'zext' 'zext_ln959_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 776 [1/1] (1.14ns)   --->   "%sub_ln959_3 = sub i32 25, i32 %sub_ln944_3"   --->   Operation 776 'sub' 'sub_ln959_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%zext_ln959_7 = zext i32 %sub_ln959_3"   --->   Operation 777 'zext' 'zext_ln959_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%shl_ln959_3 = shl i64 %zext_ln959_6, i64 %zext_ln959_7"   --->   Operation 778 'shl' 'shl_ln959_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%select_ln946_6 = select i1 %icmp_ln946_6, i1 %icmp_ln949_6, i1 %p_Result_165"   --->   Operation 779 'select' 'select_ln946_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 780 [1/1] (1.14ns)   --->   "%add_ln958_3 = add i32 %sub_ln944_3, i32 4294967271"   --->   Operation 780 'add' 'add_ln958_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%zext_ln958_6 = zext i32 %add_ln958_3"   --->   Operation 781 'zext' 'zext_ln958_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%lshr_ln958_3 = lshr i64 %zext_ln959_6, i64 %zext_ln958_6"   --->   Operation 782 'lshr' 'lshr_ln958_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 783 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_13 = select i1 %icmp_ln958_3, i1 %select_ln946_6, i1 %and_ln949_13"   --->   Operation 783 'select' 'select_ln958_13' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%m_41 = select i1 %icmp_ln958_3, i64 %lshr_ln958_3, i64 %shl_ln959_3"   --->   Operation 784 'select' 'm_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%zext_ln961_3 = zext i1 %select_ln958_13"   --->   Operation 785 'zext' 'zext_ln961_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 786 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_42 = add i64 %m_41, i64 %zext_ln961_3"   --->   Operation 786 'add' 'm_42' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 787 [1/1] (0.00ns)   --->   "%m_79 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_42, i32 1, i32 63"   --->   Operation 787 'partselect' 'm_79' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln962_6 = zext i63 %m_79"   --->   Operation 788 'zext' 'zext_ln962_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 789 [1/1] (0.00ns)   --->   "%p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_42, i32 25"   --->   Operation 789 'bitselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 790 [1/1] (0.40ns)   --->   "%select_ln943_6 = select i1 %p_Result_67, i8 127, i8 126"   --->   Operation 790 'select' 'select_ln943_6' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln943_6 = trunc i32 %l_3"   --->   Operation 791 'trunc' 'trunc_ln943_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_3 = sub i8 12, i8 %trunc_ln943_6"   --->   Operation 792 'sub' 'sub_ln964_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 793 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_3 = add i8 %sub_ln964_3, i8 %select_ln943_6"   --->   Operation 793 'add' 'add_ln964_3' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_11_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_163, i8 %add_ln964_3"   --->   Operation 794 'bitconcatenate' 'tmp_11_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 795 [1/1] (0.00ns)   --->   "%p_Result_166 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_6, i9 %tmp_11_i, i32 23, i32 31"   --->   Operation 795 'partset' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 796 [1/1] (0.00ns)   --->   "%LD_10 = trunc i64 %p_Result_166"   --->   Operation 796 'trunc' 'LD_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 797 [1/1] (0.00ns)   --->   "%bitcast_ln744_2 = bitcast i32 %LD_10"   --->   Operation 797 'bitcast' 'bitcast_ln744_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 798 [1/1] (0.28ns)   --->   "%select_ln935_5 = select i1 %icmp_ln935_2, i32 %bitcast_ln744_2, i32 0"   --->   Operation 798 'select' 'select_ln935_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 6> <Delay = 7.29>
ST_23 : Operation 799 [3/3] (7.29ns)   --->   "%add2_i = fadd i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 799 'fadd' 'add2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 800 [3/3] (7.29ns)   --->   "%dc_8 = fsub i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:97->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 800 'fsub' 'dc_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 7> <Delay = 7.29>
ST_24 : Operation 801 [2/3] (7.29ns)   --->   "%add2_i = fadd i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 801 'fadd' 'add2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 802 [2/3] (7.29ns)   --->   "%dc_8 = fsub i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:97->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 802 'fsub' 'dc_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 7.29>
ST_25 : Operation 803 [1/3] (7.29ns)   --->   "%add2_i = fadd i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 803 'fadd' 'add2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 804 [1/3] (7.29ns)   --->   "%dc_8 = fsub i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:97->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 804 'fsub' 'dc_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 805 [1/1] (0.00ns)   --->   "%data_V_6 = bitcast i32 %dc_8" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 805 'bitcast' 'data_V_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 806 [1/1] (0.00ns)   --->   "%p_Result_174 = trunc i32 %data_V_6" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 806 'trunc' 'p_Result_174' <Predicate = true> <Delay = 0.00>

State 26 <SV = 9> <Delay = 7.29>
ST_26 : Operation 807 [3/3] (7.29ns)   --->   "%dc_6 = fadd i32 %add2_i, i32 0" [ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 807 'fadd' 'dc_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 7.29>
ST_27 : Operation 808 [2/3] (7.29ns)   --->   "%dc_6 = fadd i32 %add2_i, i32 0" [ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 808 'fadd' 'dc_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 809 [1/1] (0.00ns)   --->   "%p_Val2_39 = load i32 %lbVal_constprop"   --->   Operation 809 'load' 'p_Val2_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 810 [1/1] (0.00ns)   --->   "%p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_39, i32 31"   --->   Operation 810 'bitselect' 'p_Result_168' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 811 [1/1] (1.14ns)   --->   "%tmp_V_18 = sub i32 0, i32 %p_Val2_39"   --->   Operation 811 'sub' 'tmp_V_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 812 [1/1] (0.00ns)   --->   "%p_Val2_44 = load i32 %rbVal_constprop"   --->   Operation 812 'load' 'p_Val2_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 813 [1/1] (0.00ns)   --->   "%p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_44, i32 31"   --->   Operation 813 'bitselect' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 814 [1/1] (1.14ns)   --->   "%tmp_V_20 = sub i32 0, i32 %p_Val2_44"   --->   Operation 814 'sub' 'tmp_V_20' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 7.29>
ST_28 : Operation 815 [1/3] (7.29ns)   --->   "%dc_6 = fadd i32 %add2_i, i32 0" [ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 815 'fadd' 'dc_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 816 [1/1] (0.00ns)   --->   "%data_V_5 = bitcast i32 %dc_6" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 816 'bitcast' 'data_V_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 817 [1/1] (0.00ns)   --->   "%p_Result_167 = trunc i32 %data_V_5" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 817 'trunc' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 818 [1/1] (0.80ns)   --->   "%icmp_ln935_4 = icmp_eq  i32 %p_Val2_39, i32 0"   --->   Operation 818 'icmp' 'icmp_ln935_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 819 [1/1] (0.28ns)   --->   "%m_80 = select i1 %p_Result_168, i32 %tmp_V_18, i32 %p_Val2_39"   --->   Operation 819 'select' 'm_80' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 820 [1/1] (0.00ns)   --->   "%p_Result_169 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_80, i32 31, i32 0"   --->   Operation 820 'partselect' 'p_Result_169' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 821 [1/1] (0.00ns)   --->   "%l_5 = cttz i32 @llvm.cttz.i32, i32 %p_Result_169, i1 1"   --->   Operation 821 'cttz' 'l_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 822 [1/1] (1.14ns)   --->   "%sub_ln944_5 = sub i32 32, i32 %l_5"   --->   Operation 822 'sub' 'sub_ln944_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 823 [1/1] (1.14ns)   --->   "%lsb_index_7 = add i32 %sub_ln944_5, i32 4294967272"   --->   Operation 823 'add' 'lsb_index_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_7, i32 1, i32 31"   --->   Operation 824 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 825 [1/1] (0.81ns)   --->   "%icmp_ln946_7 = icmp_sgt  i31 %tmp_86, i31 0"   --->   Operation 825 'icmp' 'icmp_ln946_7' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln947_7 = trunc i32 %sub_ln944_5"   --->   Operation 826 'trunc' 'trunc_ln947_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 827 [1/1] (0.84ns)   --->   "%sub_ln947_7 = sub i6 57, i6 %trunc_ln947_7"   --->   Operation 827 'sub' 'sub_ln947_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%zext_ln947_7 = zext i6 %sub_ln947_7"   --->   Operation 828 'zext' 'zext_ln947_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%lshr_ln947_7 = lshr i32 4294967295, i32 %zext_ln947_7"   --->   Operation 829 'lshr' 'lshr_ln947_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%shl_ln949_5 = shl i32 1, i32 %lsb_index_7"   --->   Operation 830 'shl' 'shl_ln949_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%or_ln949_13 = or i32 %lshr_ln947_7, i32 %shl_ln949_5"   --->   Operation 831 'or' 'or_ln949_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%and_ln949_17 = and i32 %m_80, i32 %or_ln949_13"   --->   Operation 832 'and' 'and_ln949_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 833 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_7 = icmp_ne  i32 %and_ln949_17, i32 0"   --->   Operation 833 'icmp' 'icmp_ln949_7' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_7, i32 31"   --->   Operation 834 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%xor_ln949_7 = xor i1 %tmp_87, i1 1"   --->   Operation 835 'xor' 'xor_ln949_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 836 [1/1] (0.00ns)   --->   "%p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_80, i32 %lsb_index_7"   --->   Operation 836 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 837 [1/1] (0.80ns)   --->   "%icmp_ln958_5 = icmp_sgt  i32 %lsb_index_7, i32 0"   --->   Operation 837 'icmp' 'icmp_ln958_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%and_ln949_14 = and i1 %p_Result_170, i1 %xor_ln949_7"   --->   Operation 838 'and' 'and_ln949_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln959_10 = zext i32 %m_80"   --->   Operation 839 'zext' 'zext_ln959_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 840 [1/1] (1.14ns)   --->   "%sub_ln959_5 = sub i32 25, i32 %sub_ln944_5"   --->   Operation 840 'sub' 'sub_ln959_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%zext_ln959_11 = zext i32 %sub_ln959_5"   --->   Operation 841 'zext' 'zext_ln959_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%shl_ln959_5 = shl i64 %zext_ln959_10, i64 %zext_ln959_11"   --->   Operation 842 'shl' 'shl_ln959_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%select_ln946_7 = select i1 %icmp_ln946_7, i1 %icmp_ln949_7, i1 %p_Result_170"   --->   Operation 843 'select' 'select_ln946_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 844 [1/1] (1.14ns)   --->   "%add_ln958_5 = add i32 %sub_ln944_5, i32 4294967271"   --->   Operation 844 'add' 'add_ln958_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%zext_ln958_7 = zext i32 %add_ln958_5"   --->   Operation 845 'zext' 'zext_ln958_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%lshr_ln958_5 = lshr i64 %zext_ln959_10, i64 %zext_ln958_7"   --->   Operation 846 'lshr' 'lshr_ln958_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 847 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_15 = select i1 %icmp_ln958_5, i1 %select_ln946_7, i1 %and_ln949_14"   --->   Operation 847 'select' 'select_ln958_15' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%m_45 = select i1 %icmp_ln958_5, i64 %lshr_ln958_5, i64 %shl_ln959_5"   --->   Operation 848 'select' 'm_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%zext_ln961_5 = zext i1 %select_ln958_15"   --->   Operation 849 'zext' 'zext_ln961_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 850 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_46 = add i64 %m_45, i64 %zext_ln961_5"   --->   Operation 850 'add' 'm_46' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 851 [1/1] (0.00ns)   --->   "%m_81 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_46, i32 1, i32 63"   --->   Operation 851 'partselect' 'm_81' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln962_7 = zext i63 %m_81"   --->   Operation 852 'zext' 'zext_ln962_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 853 [1/1] (0.00ns)   --->   "%p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_46, i32 25"   --->   Operation 853 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 854 [1/1] (0.40ns)   --->   "%select_ln943_7 = select i1 %p_Result_73, i8 127, i8 126"   --->   Operation 854 'select' 'select_ln943_7' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln943_7 = trunc i32 %l_5"   --->   Operation 855 'trunc' 'trunc_ln943_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_5 = sub i8 12, i8 %trunc_ln943_7"   --->   Operation 856 'sub' 'sub_ln964_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_28 : Operation 857 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_5 = add i8 %sub_ln964_5, i8 %select_ln943_7"   --->   Operation 857 'add' 'add_ln964_5' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_28 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_13_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_168, i8 %add_ln964_5"   --->   Operation 858 'bitconcatenate' 'tmp_13_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 859 [1/1] (0.00ns)   --->   "%p_Result_171 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_7, i9 %tmp_13_i, i32 23, i32 31"   --->   Operation 859 'partset' 'p_Result_171' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 860 [1/1] (0.00ns)   --->   "%LD_11 = trunc i64 %p_Result_171"   --->   Operation 860 'trunc' 'LD_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 861 [1/1] (0.00ns)   --->   "%bitcast_ln744_4 = bitcast i32 %LD_11"   --->   Operation 861 'bitcast' 'bitcast_ln744_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 862 [1/1] (0.28ns)   --->   "%select_ln935_6 = select i1 %icmp_ln935_4, i32 0, i32 %bitcast_ln744_4"   --->   Operation 862 'select' 'select_ln935_6' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 863 [1/1] (0.80ns)   --->   "%icmp_ln935_6 = icmp_eq  i32 %p_Val2_44, i32 0"   --->   Operation 863 'icmp' 'icmp_ln935_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 864 [1/1] (0.28ns)   --->   "%m_82 = select i1 %p_Result_175, i32 %tmp_V_20, i32 %p_Val2_44"   --->   Operation 864 'select' 'm_82' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 865 [1/1] (0.00ns)   --->   "%p_Result_176 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_82, i32 31, i32 0"   --->   Operation 865 'partselect' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 866 [1/1] (0.00ns)   --->   "%l_8 = cttz i32 @llvm.cttz.i32, i32 %p_Result_176, i1 1"   --->   Operation 866 'cttz' 'l_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 867 [1/1] (1.14ns)   --->   "%sub_ln944_8 = sub i32 32, i32 %l_8"   --->   Operation 867 'sub' 'sub_ln944_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 868 [1/1] (1.14ns)   --->   "%lsb_index_8 = add i32 %sub_ln944_8, i32 4294967272"   --->   Operation 868 'add' 'lsb_index_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_8, i32 1, i32 31"   --->   Operation 869 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 870 [1/1] (0.81ns)   --->   "%icmp_ln946_8 = icmp_sgt  i31 %tmp_93, i31 0"   --->   Operation 870 'icmp' 'icmp_ln946_8' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln947_8 = trunc i32 %sub_ln944_8"   --->   Operation 871 'trunc' 'trunc_ln947_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 872 [1/1] (0.84ns)   --->   "%sub_ln947_8 = sub i6 57, i6 %trunc_ln947_8"   --->   Operation 872 'sub' 'sub_ln947_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%zext_ln947_8 = zext i6 %sub_ln947_8"   --->   Operation 873 'zext' 'zext_ln947_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%lshr_ln947_8 = lshr i32 4294967295, i32 %zext_ln947_8"   --->   Operation 874 'lshr' 'lshr_ln947_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%shl_ln949_8 = shl i32 1, i32 %lsb_index_8"   --->   Operation 875 'shl' 'shl_ln949_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%or_ln949_14 = or i32 %lshr_ln947_8, i32 %shl_ln949_8"   --->   Operation 876 'or' 'or_ln949_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%and_ln949_18 = and i32 %m_82, i32 %or_ln949_14"   --->   Operation 877 'and' 'and_ln949_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 878 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_8 = icmp_ne  i32 %and_ln949_18, i32 0"   --->   Operation 878 'icmp' 'icmp_ln949_8' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_17)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_8, i32 31"   --->   Operation 879 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_17)   --->   "%xor_ln949_8 = xor i1 %tmp_94, i1 1"   --->   Operation 880 'xor' 'xor_ln949_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 881 [1/1] (0.00ns)   --->   "%p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_82, i32 %lsb_index_8"   --->   Operation 881 'bitselect' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 882 [1/1] (0.80ns)   --->   "%icmp_ln958_8 = icmp_sgt  i32 %lsb_index_8, i32 0"   --->   Operation 882 'icmp' 'icmp_ln958_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_17)   --->   "%and_ln949_15 = and i1 %p_Result_177, i1 %xor_ln949_8"   --->   Operation 883 'and' 'and_ln949_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln959_16 = zext i32 %m_82"   --->   Operation 884 'zext' 'zext_ln959_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 885 [1/1] (1.14ns)   --->   "%sub_ln959_8 = sub i32 25, i32 %sub_ln944_8"   --->   Operation 885 'sub' 'sub_ln959_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%zext_ln959_17 = zext i32 %sub_ln959_8"   --->   Operation 886 'zext' 'zext_ln959_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%shl_ln959_8 = shl i64 %zext_ln959_16, i64 %zext_ln959_17"   --->   Operation 887 'shl' 'shl_ln959_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_17)   --->   "%select_ln946_8 = select i1 %icmp_ln946_8, i1 %icmp_ln949_8, i1 %p_Result_177"   --->   Operation 888 'select' 'select_ln946_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 889 [1/1] (1.14ns)   --->   "%add_ln958_8 = add i32 %sub_ln944_8, i32 4294967271"   --->   Operation 889 'add' 'add_ln958_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%zext_ln958_8 = zext i32 %add_ln958_8"   --->   Operation 890 'zext' 'zext_ln958_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%lshr_ln958_8 = lshr i64 %zext_ln959_16, i64 %zext_ln958_8"   --->   Operation 891 'lshr' 'lshr_ln958_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 892 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_17 = select i1 %icmp_ln958_8, i1 %select_ln946_8, i1 %and_ln949_15"   --->   Operation 892 'select' 'select_ln958_17' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%m_49 = select i1 %icmp_ln958_8, i64 %lshr_ln958_8, i64 %shl_ln959_8"   --->   Operation 893 'select' 'm_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node m_50)   --->   "%zext_ln961_8 = zext i1 %select_ln958_17"   --->   Operation 894 'zext' 'zext_ln961_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 895 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_50 = add i64 %m_49, i64 %zext_ln961_8"   --->   Operation 895 'add' 'm_50' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 896 [1/1] (0.00ns)   --->   "%m_83 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_50, i32 1, i32 63"   --->   Operation 896 'partselect' 'm_83' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln962_8 = zext i63 %m_83"   --->   Operation 897 'zext' 'zext_ln962_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 898 [1/1] (0.00ns)   --->   "%p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_50, i32 25"   --->   Operation 898 'bitselect' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 899 [1/1] (0.40ns)   --->   "%select_ln943_8 = select i1 %p_Result_81, i8 127, i8 126"   --->   Operation 899 'select' 'select_ln943_8' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln943_8 = trunc i32 %l_8"   --->   Operation 900 'trunc' 'trunc_ln943_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_8 = sub i8 12, i8 %trunc_ln943_8"   --->   Operation 901 'sub' 'sub_ln964_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_28 : Operation 902 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_8 = add i8 %sub_ln964_8, i8 %select_ln943_8"   --->   Operation 902 'add' 'add_ln964_8' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_28 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_19_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_175, i8 %add_ln964_8"   --->   Operation 903 'bitconcatenate' 'tmp_19_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 904 [1/1] (0.00ns)   --->   "%p_Result_178 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_8, i9 %tmp_19_i, i32 23, i32 31"   --->   Operation 904 'partset' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 905 [1/1] (0.00ns)   --->   "%LD_13 = trunc i64 %p_Result_178"   --->   Operation 905 'trunc' 'LD_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 906 [1/1] (0.00ns)   --->   "%bitcast_ln744_7 = bitcast i32 %LD_13"   --->   Operation 906 'bitcast' 'bitcast_ln744_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 907 [1/1] (0.28ns)   --->   "%select_ln935_7 = select i1 %icmp_ln935_6, i32 0, i32 %bitcast_ln744_7"   --->   Operation 907 'select' 'select_ln935_7' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 12> <Delay = 7.29>
ST_29 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i31 %p_Result_167" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 908 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 909 [1/1] (0.00ns)   --->   "%bitcast_ln351_5 = bitcast i32 %zext_ln368_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 909 'bitcast' 'bitcast_ln351_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 910 [3/3] (7.29ns)   --->   "%v_assign_8 = fsub i32 %bitcast_ln351_5, i32 %select_ln935_6" [ParticleCoverHLS/src/system.cpp:94->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 910 'fsub' 'v_assign_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln368_3 = zext i31 %p_Result_174" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 911 'zext' 'zext_ln368_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 912 [1/1] (0.00ns)   --->   "%bitcast_ln351_6 = bitcast i32 %zext_ln368_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 912 'bitcast' 'bitcast_ln351_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 913 [3/3] (7.29ns)   --->   "%v_assign_9 = fsub i32 %bitcast_ln351_6, i32 %select_ln935_7" [ParticleCoverHLS/src/system.cpp:98->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 913 'fsub' 'v_assign_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 7.29>
ST_30 : Operation 914 [2/3] (7.29ns)   --->   "%v_assign_8 = fsub i32 %bitcast_ln351_5, i32 %select_ln935_6" [ParticleCoverHLS/src/system.cpp:94->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 914 'fsub' 'v_assign_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 915 [2/3] (7.29ns)   --->   "%v_assign_9 = fsub i32 %bitcast_ln351_6, i32 %select_ln935_7" [ParticleCoverHLS/src/system.cpp:98->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 915 'fsub' 'v_assign_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 7.29>
ST_31 : Operation 916 [1/3] (7.29ns)   --->   "%v_assign_8 = fsub i32 %bitcast_ln351_5, i32 %select_ln935_6" [ParticleCoverHLS/src/system.cpp:94->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 916 'fsub' 'v_assign_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 917 [1/3] (7.29ns)   --->   "%v_assign_9 = fsub i32 %bitcast_ln351_6, i32 %select_ln935_7" [ParticleCoverHLS/src/system.cpp:98->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 917 'fsub' 'v_assign_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 1.67>
ST_32 : Operation 918 [2/2] (1.67ns)   --->   "%d_8 = fpext i32 %v_assign_8"   --->   Operation 918 'fpext' 'd_8' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 919 [2/2] (1.67ns)   --->   "%d_9 = fpext i32 %v_assign_9"   --->   Operation 919 'fpext' 'd_9' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 16> <Delay = 2.81>
ST_33 : Operation 920 [1/2] (1.67ns)   --->   "%d_8 = fpext i32 %v_assign_8"   --->   Operation 920 'fpext' 'd_8' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 921 [1/1] (0.00ns)   --->   "%ireg_8 = bitcast i64 %d_8" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 921 'bitcast' 'ireg_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln555_4 = trunc i64 %ireg_8"   --->   Operation 922 'trunc' 'trunc_ln555_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 923 [1/1] (0.00ns)   --->   "%p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63"   --->   Operation 923 'bitselect' 'p_Result_172' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 924 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_8, i32 52, i32 62"   --->   Operation 924 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln565_4 = trunc i64 %ireg_8"   --->   Operation 925 'trunc' 'trunc_ln565_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 926 [1/1] (1.14ns)   --->   "%icmp_ln571_1 = icmp_eq  i63 %trunc_ln555_4, i63 0"   --->   Operation 926 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 927 [1/2] (1.67ns)   --->   "%d_9 = fpext i32 %v_assign_9"   --->   Operation 927 'fpext' 'd_9' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 928 [1/1] (0.00ns)   --->   "%ireg_9 = bitcast i64 %d_9" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 928 'bitcast' 'ireg_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln555_5 = trunc i64 %ireg_9"   --->   Operation 929 'trunc' 'trunc_ln555_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 930 [1/1] (0.00ns)   --->   "%p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63"   --->   Operation 930 'bitselect' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 931 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_9, i32 52, i32 62"   --->   Operation 931 'partselect' 'exp_tmp_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln565_5 = trunc i64 %ireg_9"   --->   Operation 932 'trunc' 'trunc_ln565_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 933 [1/1] (1.14ns)   --->   "%icmp_ln571_3 = icmp_eq  i63 %trunc_ln555_5, i63 0"   --->   Operation 933 'icmp' 'icmp_ln571_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 6.11>
ST_34 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_1" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 934 'zext' 'zext_ln455_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 935 [1/1] (0.00ns)   --->   "%p_Result_173 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_4"   --->   Operation 935 'bitconcatenate' 'p_Result_173' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln569_1 = zext i53 %p_Result_173"   --->   Operation 936 'zext' 'zext_ln569_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 937 [1/1] (1.31ns)   --->   "%man_V_13 = sub i54 0, i54 %zext_ln569_1" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 937 'sub' 'man_V_13' <Predicate = (p_Result_172)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 938 [1/1] (0.33ns)   --->   "%man_V_14 = select i1 %p_Result_172, i54 %man_V_13, i54 %zext_ln569_1"   --->   Operation 938 'select' 'man_V_14' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 939 [1/1] (0.99ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln455_1"   --->   Operation 939 'sub' 'F2_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 940 [1/1] (0.82ns)   --->   "%icmp_ln581_1 = icmp_sgt  i12 %F2_4, i12 20"   --->   Operation 940 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 941 [1/1] (0.99ns)   --->   "%add_ln581_1 = add i12 %F2_4, i12 4076"   --->   Operation 941 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 942 [1/1] (0.99ns)   --->   "%sub_ln581_1 = sub i12 20, i12 %F2_4"   --->   Operation 942 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 943 [1/1] (0.36ns)   --->   "%sh_amt_4 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1"   --->   Operation 943 'select' 'sh_amt_4' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%sext_ln581_1 = sext i12 %sh_amt_4"   --->   Operation 944 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 945 [1/1] (0.82ns)   --->   "%icmp_ln582_1 = icmp_eq  i12 %F2_4, i12 20"   --->   Operation 945 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%trunc_ln583_4 = trunc i54 %man_V_14"   --->   Operation 946 'trunc' 'trunc_ln583_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 947 [1/1] (0.82ns)   --->   "%icmp_ln585_1 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 947 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_4, i32 5, i32 11"   --->   Operation 948 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 949 [1/1] (0.71ns)   --->   "%icmp_ln603_4 = icmp_eq  i7 %tmp_90, i7 0"   --->   Operation 949 'icmp' 'icmp_ln603_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%trunc_ln586_7 = trunc i12 %sh_amt_4"   --->   Operation 950 'trunc' 'trunc_ln586_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%zext_ln586_1 = zext i6 %trunc_ln586_7"   --->   Operation 951 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%ashr_ln586_1 = ashr i54 %man_V_14, i54 %zext_ln586_1"   --->   Operation 952 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%bitcast_ln702_1 = bitcast i32 %v_assign_8" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 953 'bitcast' 'bitcast_ln702_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_1, i32 31"   --->   Operation 954 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%shl_ln604_1 = shl i32 %trunc_ln583_4, i32 %sext_ln581_1"   --->   Operation 955 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 956 [1/1] (0.14ns)   --->   "%xor_ln571_4 = xor i1 %icmp_ln571_1, i1 1"   --->   Operation 956 'xor' 'xor_ln571_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%and_ln582_4 = and i1 %icmp_ln582_1, i1 %xor_ln571_4"   --->   Operation 957 'and' 'and_ln582_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 958 [1/1] (0.14ns)   --->   "%or_ln582_4 = or i1 %icmp_ln571_1, i1 %icmp_ln582_1"   --->   Operation 958 'or' 'or_ln582_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_4)   --->   "%xor_ln582_4 = xor i1 %or_ln582_4, i1 1"   --->   Operation 959 'xor' 'xor_ln582_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 960 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_4 = and i1 %icmp_ln581_1, i1 %xor_ln582_4"   --->   Operation 960 'and' 'and_ln581_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 961 [1/1] (0.14ns)   --->   "%and_ln585_8 = and i1 %and_ln581_4, i1 %icmp_ln585_1"   --->   Operation 961 'and' 'and_ln585_8' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_12)   --->   "%xor_ln585_4 = xor i1 %icmp_ln585_1, i1 1"   --->   Operation 962 'xor' 'xor_ln585_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_12)   --->   "%and_ln585_9 = and i1 %and_ln581_4, i1 %xor_ln585_4"   --->   Operation 963 'and' 'and_ln585_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%or_ln581_4 = or i1 %or_ln582_4, i1 %icmp_ln581_1"   --->   Operation 964 'or' 'or_ln581_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%xor_ln581_4 = xor i1 %or_ln581_4, i1 1"   --->   Operation 965 'xor' 'xor_ln581_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 966 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_4 = and i1 %icmp_ln603_4, i1 %xor_ln581_4"   --->   Operation 966 'and' 'and_ln603_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 967 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_12 = or i1 %and_ln603_4, i1 %and_ln585_9"   --->   Operation 967 'or' 'or_ln603_12' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%or_ln603_13 = or i1 %and_ln585_8, i1 %and_ln582_4"   --->   Operation 968 'or' 'or_ln603_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%or_ln603_14 = or i1 %or_ln603_12, i1 %or_ln603_13"   --->   Operation 969 'or' 'or_ln603_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i11 %exp_tmp_3" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 970 'zext' 'zext_ln455_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 971 [1/1] (0.00ns)   --->   "%p_Result_180 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_5"   --->   Operation 971 'bitconcatenate' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln569_3 = zext i53 %p_Result_180"   --->   Operation 972 'zext' 'zext_ln569_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 973 [1/1] (1.31ns)   --->   "%man_V_16 = sub i54 0, i54 %zext_ln569_3" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 973 'sub' 'man_V_16' <Predicate = (p_Result_179)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 974 [1/1] (0.33ns)   --->   "%man_V_17 = select i1 %p_Result_179, i54 %man_V_16, i54 %zext_ln569_3"   --->   Operation 974 'select' 'man_V_17' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 975 [1/1] (0.99ns)   --->   "%F2_5 = sub i12 1075, i12 %zext_ln455_3"   --->   Operation 975 'sub' 'F2_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 976 [1/1] (0.82ns)   --->   "%icmp_ln581_3 = icmp_sgt  i12 %F2_5, i12 20"   --->   Operation 976 'icmp' 'icmp_ln581_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 977 [1/1] (0.99ns)   --->   "%add_ln581_3 = add i12 %F2_5, i12 4076"   --->   Operation 977 'add' 'add_ln581_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 978 [1/1] (0.99ns)   --->   "%sub_ln581_3 = sub i12 20, i12 %F2_5"   --->   Operation 978 'sub' 'sub_ln581_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 979 [1/1] (0.36ns)   --->   "%sh_amt_5 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3"   --->   Operation 979 'select' 'sh_amt_5' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_14)   --->   "%sext_ln581_3 = sext i12 %sh_amt_5"   --->   Operation 980 'sext' 'sext_ln581_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 981 [1/1] (0.82ns)   --->   "%icmp_ln582_3 = icmp_eq  i12 %F2_5, i12 20"   --->   Operation 981 'icmp' 'icmp_ln582_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln583_5 = trunc i54 %man_V_17"   --->   Operation 982 'trunc' 'trunc_ln583_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 983 [1/1] (0.82ns)   --->   "%icmp_ln585_3 = icmp_ult  i12 %sh_amt_5, i12 54"   --->   Operation 983 'icmp' 'icmp_ln585_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_5, i32 5, i32 11"   --->   Operation 984 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 985 [1/1] (0.71ns)   --->   "%icmp_ln603_5 = icmp_eq  i7 %tmp_97, i7 0"   --->   Operation 985 'icmp' 'icmp_ln603_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%trunc_ln586_8 = trunc i12 %sh_amt_5"   --->   Operation 986 'trunc' 'trunc_ln586_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%zext_ln586_3 = zext i6 %trunc_ln586_8"   --->   Operation 987 'zext' 'zext_ln586_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%ashr_ln586_3 = ashr i54 %man_V_17, i54 %zext_ln586_3"   --->   Operation 988 'ashr' 'ashr_ln586_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%trunc_ln586_9 = trunc i54 %ashr_ln586_3"   --->   Operation 989 'trunc' 'trunc_ln586_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_14)   --->   "%bitcast_ln702_5 = bitcast i32 %v_assign_9" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 990 'bitcast' 'bitcast_ln702_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_14)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_5, i32 31"   --->   Operation 991 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_14)   --->   "%select_ln588_4 = select i1 %tmp_98, i32 4294967295, i32 0"   --->   Operation 992 'select' 'select_ln588_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_14)   --->   "%shl_ln604_3 = shl i32 %trunc_ln583_5, i32 %sext_ln581_3"   --->   Operation 993 'shl' 'shl_ln604_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 994 [1/1] (0.14ns)   --->   "%xor_ln571_5 = xor i1 %icmp_ln571_3, i1 1"   --->   Operation 994 'xor' 'xor_ln571_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_17)   --->   "%and_ln582_5 = and i1 %icmp_ln582_3, i1 %xor_ln571_5"   --->   Operation 995 'and' 'and_ln582_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 996 [1/1] (0.14ns)   --->   "%or_ln582_5 = or i1 %icmp_ln571_3, i1 %icmp_ln582_3"   --->   Operation 996 'or' 'or_ln582_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_5)   --->   "%xor_ln582_5 = xor i1 %or_ln582_5, i1 1"   --->   Operation 997 'xor' 'xor_ln582_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 998 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_5 = and i1 %icmp_ln581_3, i1 %xor_ln582_5"   --->   Operation 998 'and' 'and_ln581_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 999 [1/1] (0.14ns)   --->   "%and_ln585_10 = and i1 %and_ln581_5, i1 %icmp_ln585_3"   --->   Operation 999 'and' 'and_ln585_10' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_15)   --->   "%xor_ln585_5 = xor i1 %icmp_ln585_3, i1 1"   --->   Operation 1000 'xor' 'xor_ln585_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_15)   --->   "%and_ln585_11 = and i1 %and_ln581_5, i1 %xor_ln585_5"   --->   Operation 1001 'and' 'and_ln585_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%or_ln581_5 = or i1 %or_ln582_5, i1 %icmp_ln581_3"   --->   Operation 1002 'or' 'or_ln581_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%xor_ln581_5 = xor i1 %or_ln581_5, i1 1"   --->   Operation 1003 'xor' 'xor_ln581_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1004 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_5 = and i1 %icmp_ln603_5, i1 %xor_ln581_5"   --->   Operation 1004 'and' 'and_ln603_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_14)   --->   "%select_ln603_12 = select i1 %and_ln603_5, i32 %shl_ln604_3, i32 %select_ln588_4"   --->   Operation 1005 'select' 'select_ln603_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1006 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_15 = or i1 %and_ln603_5, i1 %and_ln585_11"   --->   Operation 1006 'or' 'or_ln603_15' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1007 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_13 = select i1 %and_ln585_10, i32 %trunc_ln586_9, i32 %trunc_ln583_5"   --->   Operation 1007 'select' 'select_ln603_13' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_17)   --->   "%or_ln603_16 = or i1 %and_ln585_10, i1 %and_ln582_5"   --->   Operation 1008 'or' 'or_ln603_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1009 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_14 = select i1 %or_ln603_15, i32 %select_ln603_12, i32 %select_ln603_13"   --->   Operation 1009 'select' 'select_ln603_14' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1010 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_17 = or i1 %or_ln603_15, i1 %or_ln603_16"   --->   Operation 1010 'or' 'or_ln603_17' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln604_1, i32 31"   --->   Operation 1011 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%select_ln588_5 = select i1 %tmp_91, i1 1, i1 0"   --->   Operation 1012 'select' 'select_ln588_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_17)   --->   "%select_ln603_15 = select i1 %and_ln603_4, i1 %tmp_99, i1 %select_ln588_5"   --->   Operation 1013 'select' 'select_ln603_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %ashr_ln586_1, i32 31"   --->   Operation 1014 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_14, i32 31"   --->   Operation 1015 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1016 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_16 = select i1 %and_ln585_8, i1 %tmp_100, i1 %tmp_101"   --->   Operation 1016 'select' 'select_ln603_16' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1017 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_17 = select i1 %or_ln603_12, i1 %select_ln603_15, i1 %select_ln603_16"   --->   Operation 1017 'select' 'select_ln603_17' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%and_ln1495_2 = and i1 %or_ln603_14, i1 %select_ln603_17"   --->   Operation 1018 'and' 'and_ln1495_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1019 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_3 = and i1 %and_ln1495_2, i1 %xor_ln571_4"   --->   Operation 1019 'and' 'and_ln1495_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1020 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %and_ln1495_3, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i, void %_ifconv407" [ParticleCoverHLS/src/system.cpp:102->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1020 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1021 [1/1] (0.00ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %j_2" [ParticleCoverHLS/src/system.cpp:103->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1021 'write' 'write_ln103' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_34 : Operation 1022 [2/2] (1.67ns)   --->   "%d_10 = fpext i32 %bitcast_ln351_5"   --->   Operation 1022 'fpext' 'd_10' <Predicate = (and_ln1495_3)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 18> <Delay = 7.15>
ST_35 : Operation 1023 [1/2] (1.67ns)   --->   "%d_10 = fpext i32 %bitcast_ln351_5"   --->   Operation 1023 'fpext' 'd_10' <Predicate = (and_ln1495_3)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1024 [1/1] (0.00ns)   --->   "%ireg_10 = bitcast i64 %d_10" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1024 'bitcast' 'ireg_10' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln555_7 = trunc i64 %ireg_10"   --->   Operation 1025 'trunc' 'trunc_ln555_7' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1026 [1/1] (0.00ns)   --->   "%p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_10, i32 63"   --->   Operation 1026 'bitselect' 'p_Result_181' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1027 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_10, i32 52, i32 62"   --->   Operation 1027 'partselect' 'exp_tmp_4' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln455_4 = zext i11 %exp_tmp_4" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1028 'zext' 'zext_ln455_4' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln565_7 = trunc i64 %ireg_10"   --->   Operation 1029 'trunc' 'trunc_ln565_7' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1030 [1/1] (0.00ns)   --->   "%p_Result_182 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_7"   --->   Operation 1030 'bitconcatenate' 'p_Result_182' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln569_4 = zext i53 %p_Result_182"   --->   Operation 1031 'zext' 'zext_ln569_4' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1032 [1/1] (1.31ns)   --->   "%man_V_22 = sub i54 0, i54 %zext_ln569_4" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1032 'sub' 'man_V_22' <Predicate = (and_ln1495_3)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1033 [1/1] (0.33ns)   --->   "%man_V_23 = select i1 %p_Result_181, i54 %man_V_22, i54 %zext_ln569_4"   --->   Operation 1033 'select' 'man_V_23' <Predicate = (and_ln1495_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1034 [1/1] (1.14ns)   --->   "%icmp_ln571_4 = icmp_eq  i63 %trunc_ln555_7, i63 0"   --->   Operation 1034 'icmp' 'icmp_ln571_4' <Predicate = (and_ln1495_3)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1035 [1/1] (0.99ns)   --->   "%F2_7 = sub i12 1075, i12 %zext_ln455_4"   --->   Operation 1035 'sub' 'F2_7' <Predicate = (and_ln1495_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1036 [1/1] (0.82ns)   --->   "%icmp_ln581_4 = icmp_sgt  i12 %F2_7, i12 20"   --->   Operation 1036 'icmp' 'icmp_ln581_4' <Predicate = (and_ln1495_3)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1037 [1/1] (0.99ns)   --->   "%add_ln581_4 = add i12 %F2_7, i12 4076"   --->   Operation 1037 'add' 'add_ln581_4' <Predicate = (and_ln1495_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1038 [1/1] (0.99ns)   --->   "%sub_ln581_4 = sub i12 20, i12 %F2_7"   --->   Operation 1038 'sub' 'sub_ln581_4' <Predicate = (and_ln1495_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1039 [1/1] (0.36ns)   --->   "%sh_amt_7 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4"   --->   Operation 1039 'select' 'sh_amt_7' <Predicate = (and_ln1495_3)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%sext_ln581_4 = sext i12 %sh_amt_7"   --->   Operation 1040 'sext' 'sext_ln581_4' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1041 [1/1] (0.82ns)   --->   "%icmp_ln582_4 = icmp_eq  i12 %F2_7, i12 20"   --->   Operation 1041 'icmp' 'icmp_ln582_4' <Predicate = (and_ln1495_3)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln583_7 = trunc i54 %man_V_23"   --->   Operation 1042 'trunc' 'trunc_ln583_7' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1043 [1/1] (0.82ns)   --->   "%icmp_ln585_4 = icmp_ult  i12 %sh_amt_7, i12 54"   --->   Operation 1043 'icmp' 'icmp_ln585_4' <Predicate = (and_ln1495_3)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_7, i32 5, i32 11"   --->   Operation 1044 'partselect' 'tmp_106' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1045 [1/1] (0.71ns)   --->   "%icmp_ln603_7 = icmp_eq  i7 %tmp_106, i7 0"   --->   Operation 1045 'icmp' 'icmp_ln603_7' <Predicate = (and_ln1495_3)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%trunc_ln586_12 = trunc i12 %sh_amt_7"   --->   Operation 1046 'trunc' 'trunc_ln586_12' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%zext_ln586_4 = zext i6 %trunc_ln586_12"   --->   Operation 1047 'zext' 'zext_ln586_4' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%ashr_ln586_4 = ashr i54 %man_V_23, i54 %zext_ln586_4"   --->   Operation 1048 'ashr' 'ashr_ln586_4' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%trunc_ln586_13 = trunc i54 %ashr_ln586_4"   --->   Operation 1049 'trunc' 'trunc_ln586_13' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%shl_ln604_4 = shl i32 %trunc_ln583_7, i32 %sext_ln581_4"   --->   Operation 1050 'shl' 'shl_ln604_4' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%xor_ln571_7 = xor i1 %icmp_ln571_4, i1 1"   --->   Operation 1051 'xor' 'xor_ln571_7' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%and_ln582_7 = and i1 %icmp_ln582_4, i1 %xor_ln571_7"   --->   Operation 1052 'and' 'and_ln582_7' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1053 [1/1] (0.14ns)   --->   "%or_ln582_7 = or i1 %icmp_ln571_4, i1 %icmp_ln582_4"   --->   Operation 1053 'or' 'or_ln582_7' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_7)   --->   "%xor_ln582_7 = xor i1 %or_ln582_7, i1 1"   --->   Operation 1054 'xor' 'xor_ln582_7' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1055 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_7 = and i1 %icmp_ln581_4, i1 %xor_ln582_7"   --->   Operation 1055 'and' 'and_ln581_7' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%and_ln585_14 = and i1 %and_ln581_7, i1 %icmp_ln585_4"   --->   Operation 1056 'and' 'and_ln585_14' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_7)   --->   "%or_ln581_7 = or i1 %or_ln582_7, i1 %icmp_ln581_4"   --->   Operation 1057 'or' 'or_ln581_7' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_7)   --->   "%xor_ln581_7 = xor i1 %or_ln581_7, i1 1"   --->   Operation 1058 'xor' 'xor_ln581_7' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1059 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_7 = and i1 %icmp_ln603_7, i1 %xor_ln581_7"   --->   Operation 1059 'and' 'and_ln603_7' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_3)   --->   "%xor_ln585_7 = xor i1 %icmp_ln585_4, i1 1"   --->   Operation 1060 'xor' 'xor_ln585_7' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_3)   --->   "%and_ln585_15 = and i1 %and_ln581_7, i1 %xor_ln585_7"   --->   Operation 1061 'and' 'and_ln585_15' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1062 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_3 = or i1 %and_ln585_15, i1 %icmp_ln571_4"   --->   Operation 1062 'or' 'or_ln585_3' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%select_ln585_4 = select i1 %and_ln603_7, i32 %shl_ln604_4, i32 %trunc_ln586_13"   --->   Operation 1063 'select' 'select_ln585_4' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%or_ln585_4 = or i1 %and_ln603_7, i1 %and_ln585_14"   --->   Operation 1064 'or' 'or_ln585_4' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1065 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_5 = select i1 %and_ln582_7, i32 %trunc_ln583_7, i32 0"   --->   Operation 1065 'select' 'select_ln585_5' <Predicate = (and_ln1495_3)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1066 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_6 = select i1 %or_ln585_3, i32 0, i32 %select_ln585_4"   --->   Operation 1066 'select' 'select_ln585_6' <Predicate = (and_ln1495_3)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%or_ln585_5 = or i1 %or_ln585_3, i1 %or_ln585_4"   --->   Operation 1067 'or' 'or_ln585_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1068 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_7 = select i1 %or_ln585_5, i32 %select_ln585_6, i32 %select_ln585_5"   --->   Operation 1068 'select' 'select_ln585_7' <Predicate = (and_ln1495_3)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1069 [1/1] (0.50ns)   --->   "%store_ln104 = store i32 %select_ln585_7, i32 %lbVal_constprop" [ParticleCoverHLS/src/system.cpp:104->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1069 'store' 'store_ln104' <Predicate = (and_ln1495_3)> <Delay = 0.50>
ST_35 : Operation 1070 [1/1] (0.00ns)   --->   "%br_ln106 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i" [ParticleCoverHLS/src/system.cpp:106->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1070 'br' 'br_ln106' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_35 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_7)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_14, i32 31"   --->   Operation 1071 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_7)   --->   "%and_ln1495_6 = and i1 %or_ln603_17, i1 %tmp_107"   --->   Operation 1072 'and' 'and_ln1495_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1073 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_7 = and i1 %and_ln1495_6, i1 %xor_ln571_5"   --->   Operation 1073 'and' 'and_ln1495_7' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1074 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %and_ln1495_7, void %.exit, void %_ifconv442" [ParticleCoverHLS/src/system.cpp:108->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1074 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1075 [2/2] (1.67ns)   --->   "%d_11 = fpext i32 %bitcast_ln351_6"   --->   Operation 1075 'fpext' 'd_11' <Predicate = (and_ln1495_7)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 19> <Delay = 7.15>
ST_36 : Operation 1076 [1/2] (1.67ns)   --->   "%d_11 = fpext i32 %bitcast_ln351_6"   --->   Operation 1076 'fpext' 'd_11' <Predicate = (empty & and_ln1495_7)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1077 [1/1] (0.00ns)   --->   "%ireg_11 = bitcast i64 %d_11" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1077 'bitcast' 'ireg_11' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln555_9 = trunc i64 %ireg_11"   --->   Operation 1078 'trunc' 'trunc_ln555_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1079 [1/1] (0.00ns)   --->   "%p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_11, i32 63"   --->   Operation 1079 'bitselect' 'p_Result_183' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1080 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_11, i32 52, i32 62"   --->   Operation 1080 'partselect' 'exp_tmp_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln455_6 = zext i11 %exp_tmp_6" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1081 'zext' 'zext_ln455_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln565_9 = trunc i64 %ireg_11"   --->   Operation 1082 'trunc' 'trunc_ln565_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1083 [1/1] (0.00ns)   --->   "%p_Result_184 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_9"   --->   Operation 1083 'bitconcatenate' 'p_Result_184' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln569_6 = zext i53 %p_Result_184"   --->   Operation 1084 'zext' 'zext_ln569_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1085 [1/1] (1.31ns)   --->   "%man_V_28 = sub i54 0, i54 %zext_ln569_6" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1085 'sub' 'man_V_28' <Predicate = (empty & and_ln1495_7)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1086 [1/1] (0.33ns)   --->   "%man_V_29 = select i1 %p_Result_183, i54 %man_V_28, i54 %zext_ln569_6"   --->   Operation 1086 'select' 'man_V_29' <Predicate = (empty & and_ln1495_7)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1087 [1/1] (1.14ns)   --->   "%icmp_ln571_6 = icmp_eq  i63 %trunc_ln555_9, i63 0"   --->   Operation 1087 'icmp' 'icmp_ln571_6' <Predicate = (empty & and_ln1495_7)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1088 [1/1] (0.99ns)   --->   "%F2_9 = sub i12 1075, i12 %zext_ln455_6"   --->   Operation 1088 'sub' 'F2_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1089 [1/1] (0.82ns)   --->   "%icmp_ln581_6 = icmp_sgt  i12 %F2_9, i12 20"   --->   Operation 1089 'icmp' 'icmp_ln581_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1090 [1/1] (0.99ns)   --->   "%add_ln581_6 = add i12 %F2_9, i12 4076"   --->   Operation 1090 'add' 'add_ln581_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1091 [1/1] (0.99ns)   --->   "%sub_ln581_6 = sub i12 20, i12 %F2_9"   --->   Operation 1091 'sub' 'sub_ln581_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1092 [1/1] (0.36ns)   --->   "%sh_amt_9 = select i1 %icmp_ln581_6, i12 %add_ln581_6, i12 %sub_ln581_6"   --->   Operation 1092 'select' 'sh_amt_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%sext_ln581_6 = sext i12 %sh_amt_9"   --->   Operation 1093 'sext' 'sext_ln581_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1094 [1/1] (0.82ns)   --->   "%icmp_ln582_6 = icmp_eq  i12 %F2_9, i12 20"   --->   Operation 1094 'icmp' 'icmp_ln582_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln583_9 = trunc i54 %man_V_29"   --->   Operation 1095 'trunc' 'trunc_ln583_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1096 [1/1] (0.82ns)   --->   "%icmp_ln585_6 = icmp_ult  i12 %sh_amt_9, i12 54"   --->   Operation 1096 'icmp' 'icmp_ln585_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_9, i32 5, i32 11"   --->   Operation 1097 'partselect' 'tmp_112' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1098 [1/1] (0.71ns)   --->   "%icmp_ln603_9 = icmp_eq  i7 %tmp_112, i7 0"   --->   Operation 1098 'icmp' 'icmp_ln603_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%trunc_ln586_16 = trunc i12 %sh_amt_9"   --->   Operation 1099 'trunc' 'trunc_ln586_16' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%zext_ln586_6 = zext i6 %trunc_ln586_16"   --->   Operation 1100 'zext' 'zext_ln586_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%ashr_ln586_6 = ashr i54 %man_V_29, i54 %zext_ln586_6"   --->   Operation 1101 'ashr' 'ashr_ln586_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%trunc_ln586_17 = trunc i54 %ashr_ln586_6"   --->   Operation 1102 'trunc' 'trunc_ln586_17' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%shl_ln604_6 = shl i32 %trunc_ln583_9, i32 %sext_ln581_6"   --->   Operation 1103 'shl' 'shl_ln604_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_13)   --->   "%xor_ln571_9 = xor i1 %icmp_ln571_6, i1 1"   --->   Operation 1104 'xor' 'xor_ln571_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_13)   --->   "%and_ln582_9 = and i1 %icmp_ln582_6, i1 %xor_ln571_9"   --->   Operation 1105 'and' 'and_ln582_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1106 [1/1] (0.14ns)   --->   "%or_ln582_9 = or i1 %icmp_ln571_6, i1 %icmp_ln582_6"   --->   Operation 1106 'or' 'or_ln582_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_9)   --->   "%xor_ln582_9 = xor i1 %or_ln582_9, i1 1"   --->   Operation 1107 'xor' 'xor_ln582_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1108 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_9 = and i1 %icmp_ln581_6, i1 %xor_ln582_9"   --->   Operation 1108 'and' 'and_ln581_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_15)   --->   "%and_ln585_18 = and i1 %and_ln581_9, i1 %icmp_ln585_6"   --->   Operation 1109 'and' 'and_ln585_18' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_9)   --->   "%or_ln581_9 = or i1 %or_ln582_9, i1 %icmp_ln581_6"   --->   Operation 1110 'or' 'or_ln581_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_9)   --->   "%xor_ln581_9 = xor i1 %or_ln581_9, i1 1"   --->   Operation 1111 'xor' 'xor_ln581_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1112 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_9 = and i1 %icmp_ln603_9, i1 %xor_ln581_9"   --->   Operation 1112 'and' 'and_ln603_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_9)   --->   "%xor_ln585_9 = xor i1 %icmp_ln585_6, i1 1"   --->   Operation 1113 'xor' 'xor_ln585_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_9)   --->   "%and_ln585_19 = and i1 %and_ln581_9, i1 %xor_ln585_9"   --->   Operation 1114 'and' 'and_ln585_19' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1115 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_9 = or i1 %and_ln585_19, i1 %icmp_ln571_6"   --->   Operation 1115 'or' 'or_ln585_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%select_ln585_12 = select i1 %and_ln603_9, i32 %shl_ln604_6, i32 %trunc_ln586_17"   --->   Operation 1116 'select' 'select_ln585_12' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_15)   --->   "%or_ln585_10 = or i1 %and_ln603_9, i1 %and_ln585_18"   --->   Operation 1117 'or' 'or_ln585_10' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1118 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_13 = select i1 %and_ln582_9, i32 %trunc_ln583_9, i32 0"   --->   Operation 1118 'select' 'select_ln585_13' <Predicate = (empty & and_ln1495_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1119 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_14 = select i1 %or_ln585_9, i32 0, i32 %select_ln585_12"   --->   Operation 1119 'select' 'select_ln585_14' <Predicate = (empty & and_ln1495_7)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_15)   --->   "%or_ln585_11 = or i1 %or_ln585_9, i1 %or_ln585_10"   --->   Operation 1120 'or' 'or_ln585_11' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1121 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_15 = select i1 %or_ln585_11, i32 %select_ln585_14, i32 %select_ln585_13"   --->   Operation 1121 'select' 'select_ln585_15' <Predicate = (empty & and_ln1495_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1122 [1/1] (0.50ns)   --->   "%store_ln110 = store i32 %select_ln585_15, i32 %rbVal_constprop" [ParticleCoverHLS/src/system.cpp:110->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1122 'store' 'store_ln110' <Predicate = (empty & and_ln1495_7)> <Delay = 0.50>
ST_36 : Operation 1123 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit" [ParticleCoverHLS/src/system.cpp:112->ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1123 'br' 'br_ln112' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_36 : Operation 1124 [1/1] (0.00ns)   --->   "%ret_ln120 = ret" [ParticleCoverHLS/src/system.cpp:120]   --->   Operation 1124 'ret' 'ret_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	fifo read on port 'i' (ParticleCoverHLS/include/types.h:68) [17]  (2.1 ns)
	'getelementptr' operation ('num_points_addr', ParticleCoverHLS/include/types.h:68) [21]  (0 ns)
	'load' operation ('num_points_load', ParticleCoverHLS/include/types.h:68) on array 'num_points' [22]  (0.73 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'load' operation ('num_points_load', ParticleCoverHLS/include/types.h:68) on array 'num_points' [22]  (0.73 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'phi' operation ('j', ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120) with incoming values : ('add_ln45', ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:120) [31]  (0 ns)
	'add' operation ('add_ln46', ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120) [40]  (1.12 ns)
	'getelementptr' operation ('points_addr', ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120) [45]  (0 ns)
	'load' operation ('points_load', ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120) on array 'points' [46]  (1.3 ns)

 <State 4>: 6.63ns
The critical path consists of the following:
	'load' operation ('points_load', ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:120) on array 'points' [46]  (1.3 ns)
	'sub' operation ('tmp.V') [65]  (1.14 ns)
	'select' operation ('m') [66]  (0.286 ns)
	'cttz' operation ('l') [68]  (0 ns)
	'sub' operation ('sub_ln944') [69]  (1.14 ns)
	'add' operation ('lsb_index') [70]  (1.14 ns)
	'shl' operation ('shl_ln949') [77]  (0 ns)
	'or' operation ('or_ln949_9') [78]  (0 ns)
	'and' operation ('and_ln949') [79]  (0 ns)
	'icmp' operation ('icmp_ln949') [80]  (1.28 ns)
	'select' operation ('select_ln946') [90]  (0 ns)
	'select' operation ('select_ln958') [94]  (0.345 ns)

 <State 5>: 6.63ns
The critical path consists of the following:
	'load' operation ('points_load_17', ParticleCoverHLS/src/system.cpp:47->ParticleCoverHLS/src/system.cpp:120) on array 'points' [61]  (1.3 ns)
	'sub' operation ('tmp.V') [312]  (1.14 ns)
	'select' operation ('m') [313]  (0.286 ns)
	'cttz' operation ('l') [315]  (0 ns)
	'sub' operation ('sub_ln944_7') [316]  (1.14 ns)
	'add' operation ('lsb_index') [317]  (1.14 ns)
	'shl' operation ('shl_ln949_7') [324]  (0 ns)
	'or' operation ('or_ln949_11') [325]  (0 ns)
	'and' operation ('and_ln949_11') [326]  (0 ns)
	'icmp' operation ('icmp_ln949_5') [327]  (1.28 ns)
	'select' operation ('select_ln946_5') [337]  (0 ns)
	'select' operation ('select_ln958_11') [341]  (0.345 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_i', ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120) [110]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_i', ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120) [110]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_i', ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120) [110]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120) [111]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120) [111]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:120) [111]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:54->ParticleCoverHLS/src/system.cpp:120) [261]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:50->ParticleCoverHLS/src/system.cpp:120) [164]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:50->ParticleCoverHLS/src/system.cpp:120) [164]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:50->ParticleCoverHLS/src/system.cpp:120) [164]  (7.3 ns)

 <State 16>: 7.15ns
The critical path consists of the following:
	'fpext' operation ('d') [532]  (1.67 ns)
	'sub' operation ('F2') [544]  (0.996 ns)
	'sub' operation ('sub_ln581_9') [547]  (0.996 ns)
	'select' operation ('sh_amt') [548]  (0.369 ns)
	'icmp' operation ('icmp_ln585_9') [552]  (0.829 ns)
	'xor' operation ('xor_ln585_8') [569]  (0 ns)
	'and' operation ('and_ln585_17') [570]  (0 ns)
	'or' operation ('or_ln585_6') [571]  (0.148 ns)
	'select' operation ('select_ln585_10') [575]  (1.35 ns)
	'select' operation ('select_ln585_11') [577]  (0.286 ns)
	'store' operation ('store_ln73', ParticleCoverHLS/src/system.cpp:73->ParticleCoverHLS/src/system.cpp:120) of variable 'select_ln585_11' on static variable 'rbVal_constprop' [578]  (0.502 ns)

 <State 17>: 6.36ns
The critical path consists of the following:
	'fpext' operation ('d') [364]  (1.67 ns)
	'sub' operation ('F2') [376]  (0.996 ns)
	'add' operation ('add_ln581_5') [378]  (0.996 ns)
	'select' operation ('sh_amt') [380]  (0.369 ns)
	'icmp' operation ('icmp_ln585_5') [384]  (0.829 ns)
	'and' operation ('and_ln585_4') [400]  (0.148 ns)
	'select' operation ('select_ln603_4') [408]  (1.35 ns)

 <State 18>: 1.67ns
The critical path consists of the following:
	'fpext' operation ('d') [587]  (1.67 ns)

 <State 19>: 7.15ns
The critical path consists of the following:
	'fpext' operation ('d') [478]  (1.67 ns)
	'sub' operation ('F2') [490]  (0.996 ns)
	'sub' operation ('sub_ln581_8') [493]  (0.996 ns)
	'select' operation ('sh_amt') [494]  (0.369 ns)
	'icmp' operation ('icmp_ln585_8') [498]  (0.829 ns)
	'xor' operation ('xor_ln585_6') [515]  (0 ns)
	'and' operation ('and_ln585_13') [516]  (0 ns)
	'or' operation ('or_ln585') [517]  (0.148 ns)
	'select' operation ('select_ln585_2') [521]  (1.35 ns)
	'select' operation ('select_ln585_3') [523]  (0.286 ns)
	'store' operation ('store_ln67', ParticleCoverHLS/src/system.cpp:67->ParticleCoverHLS/src/system.cpp:120) of variable 'select_ln585_3' on static variable 'lbVal_constprop' [524]  (0.502 ns)

 <State 20>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln91', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120) [696]  (1.12 ns)
	'getelementptr' operation ('points_addr_18', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120) [701]  (0 ns)
	'load' operation ('points_load_18', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120) on array 'points' [702]  (1.3 ns)

 <State 21>: 2.44ns
The critical path consists of the following:
	'load' operation ('points_load_18', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:120) on array 'points' [702]  (1.3 ns)
	'sub' operation ('tmp.V') [706]  (1.14 ns)

 <State 22>: 7.27ns
The critical path consists of the following:
	'select' operation ('m') [707]  (0.286 ns)
	'cttz' operation ('l') [709]  (0 ns)
	'sub' operation ('sub_ln944_3') [710]  (1.14 ns)
	'add' operation ('lsb_index') [711]  (1.14 ns)
	'shl' operation ('shl_ln949_3') [718]  (0 ns)
	'or' operation ('or_ln949_12') [719]  (0 ns)
	'and' operation ('and_ln949_16') [720]  (0 ns)
	'icmp' operation ('icmp_ln949_6') [721]  (1.28 ns)
	'select' operation ('select_ln946_6') [731]  (0 ns)
	'select' operation ('select_ln958_13') [735]  (0.345 ns)
	'add' operation ('m') [738]  (1.36 ns)
	'select' operation ('select_ln943_6') [742]  (0.4 ns)
	'add' operation ('add_ln964_3') [745]  (1.03 ns)
	'select' operation ('select_ln935_5') [750]  (0.286 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add2_i', ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120) [751]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add2_i', ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120) [751]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add2_i', ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120) [751]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120) [752]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120) [752]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:93->ParticleCoverHLS/src/system.cpp:120) [752]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:94->ParticleCoverHLS/src/system.cpp:120) [805]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:94->ParticleCoverHLS/src/system.cpp:120) [805]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:94->ParticleCoverHLS/src/system.cpp:120) [805]  (7.3 ns)

 <State 32>: 1.67ns
The critical path consists of the following:
	'fpext' operation ('d') [806]  (1.67 ns)

 <State 33>: 2.82ns
The critical path consists of the following:
	'fpext' operation ('d') [806]  (1.67 ns)
	'icmp' operation ('icmp_ln571_1') [817]  (1.14 ns)

 <State 34>: 6.12ns
The critical path consists of the following:
	'sub' operation ('F2') [818]  (0.996 ns)
	'sub' operation ('sub_ln581_1') [821]  (0.996 ns)
	'select' operation ('sh_amt') [822]  (0.369 ns)
	'icmp' operation ('icmp_ln585_1') [826]  (0.829 ns)
	'and' operation ('and_ln585_8') [840]  (0.148 ns)
	'select' operation ('select_ln603_16') [956]  (1.35 ns)
	'select' operation ('select_ln603_17') [957]  (1.28 ns)
	'and' operation ('and_ln1495_2') [958]  (0 ns)
	'and' operation ('and_ln1495_3') [959]  (0.148 ns)
	blocking operation 1.78e-15 ns on control path)

 <State 35>: 7.15ns
The critical path consists of the following:
	'fpext' operation ('d') [963]  (1.67 ns)
	'sub' operation ('F2') [975]  (0.996 ns)
	'add' operation ('add_ln581_4') [977]  (0.996 ns)
	'select' operation ('sh_amt') [979]  (0.369 ns)
	'icmp' operation ('icmp_ln585_4') [983]  (0.829 ns)
	'xor' operation ('xor_ln585_7') [1000]  (0 ns)
	'and' operation ('and_ln585_15') [1001]  (0 ns)
	'or' operation ('or_ln585_3') [1002]  (0.148 ns)
	'select' operation ('select_ln585_6') [1006]  (1.35 ns)
	'select' operation ('select_ln585_7') [1008]  (0.286 ns)
	'store' operation ('store_ln104', ParticleCoverHLS/src/system.cpp:104->ParticleCoverHLS/src/system.cpp:120) of variable 'select_ln585_7' on static variable 'lbVal_constprop' [1009]  (0.502 ns)

 <State 36>: 7.15ns
The critical path consists of the following:
	'fpext' operation ('d') [1017]  (1.67 ns)
	'sub' operation ('F2') [1029]  (0.996 ns)
	'add' operation ('add_ln581_6') [1031]  (0.996 ns)
	'select' operation ('sh_amt') [1033]  (0.369 ns)
	'icmp' operation ('icmp_ln585_6') [1037]  (0.829 ns)
	'xor' operation ('xor_ln585_9') [1054]  (0 ns)
	'and' operation ('and_ln585_19') [1055]  (0 ns)
	'or' operation ('or_ln585_9') [1056]  (0.148 ns)
	'select' operation ('select_ln585_14') [1060]  (1.35 ns)
	'select' operation ('select_ln585_15') [1062]  (0.286 ns)
	'store' operation ('store_ln110', ParticleCoverHLS/src/system.cpp:110->ParticleCoverHLS/src/system.cpp:120) of variable 'select_ln585_15' on static variable 'rbVal_constprop' [1063]  (0.502 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
