
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


WARNING: T:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Oct 17 00:31:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 't:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'T:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7440
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.504 ; gain = 467.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'dut' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_icmp_31ns_31ns_1_2_1' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_31ns_31ns_1_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_icmp_31ns_31ns_1_2_1_sub' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_31ns_31ns_1_2_1_sub.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_icmp_31ns_31ns_1_2_1_sub_comb_adder' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_31ns_31ns_1_2_1_sub.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_icmp_31ns_31ns_1_2_1_sub_comb_adder' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_31ns_31ns_1_2_1_sub.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_icmp_31ns_31ns_1_2_1_sub' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_31ns_31ns_1_2_1_sub.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dut_icmp_31ns_31ns_1_2_1' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_31ns_31ns_1_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_add_31ns_31ns_31_2_1' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_31ns_31ns_31_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_add_31ns_31ns_31_2_1_comb_adder' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_31ns_31ns_31_2_1.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_add_31ns_31ns_31_2_1_comb_adder' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_31ns_31ns_31_2_1.v:103]
INFO: [Synth 8-6157] synthesizing module 'dut_add_31ns_31ns_31_2_1_comb_adder__parameterized0' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_31ns_31ns_31_2_1.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_add_31ns_31ns_31_2_1_comb_adder__parameterized0' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_31ns_31ns_31_2_1.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_add_31ns_31ns_31_2_1' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_31ns_31ns_31_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_add_32ns_32ns_32_2_1' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_32ns_32ns_32_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_add_32ns_32ns_32_2_1_comb_adder' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_32ns_32ns_32_2_1.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_add_32ns_32ns_32_2_1_comb_adder' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_32ns_32ns_32_2_1.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_add_32ns_32ns_32_2_1' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_32ns_32ns_32_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_icmp_32ns_32ns_1_2_1' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_32ns_32ns_1_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_icmp_32ns_32ns_1_2_1_sub' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_32ns_32ns_1_2_1_sub.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_icmp_32ns_32ns_1_2_1_sub_comb_adder' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_32ns_32ns_1_2_1_sub.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_icmp_32ns_32ns_1_2_1_sub_comb_adder' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_32ns_32ns_1_2_1_sub.v:103]
INFO: [Synth 8-6157] synthesizing module 'dut_icmp_32ns_32ns_1_2_1_sub_comb_adder__parameterized0' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_32ns_32ns_1_2_1_sub.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_icmp_32ns_32ns_1_2_1_sub_comb_adder__parameterized0' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_32ns_32ns_1_2_1_sub.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_icmp_32ns_32ns_1_2_1_sub' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_32ns_32ns_1_2_1_sub.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dut_icmp_32ns_32ns_1_2_1' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_icmp_32ns_32ns_1_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_add_32ns_32ns_32_1_1' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_32ns_32ns_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dut_add_32ns_32ns_32_1_1' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_add_32ns_32ns_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_flow_control_loop_pipe_sequential_init' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dut_flow_control_loop_pipe_sequential_init' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_61_3' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_61_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_dut_Pipeline_VITIS_LOOP_61_3' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_61_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'dut_sub_32ns_32ns_32_2_1' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_sub_32ns_32ns_32_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_sub_32ns_32ns_32_2_1_comb_adder' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_sub_32ns_32ns_32_2_1.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_sub_32ns_32ns_32_2_1_comb_adder' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_sub_32ns_32ns_32_2_1.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dut_sub_32ns_32ns_32_2_1' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_sub_32ns_32ns_32_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_regslice_both' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dut_regslice_both' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'dut_regslice_both__parameterized0' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dut_regslice_both__parameterized0' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'dut_regslice_both__parameterized1' [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dut_regslice_both__parameterized1' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dut' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/96a8/hdl/verilog/dut.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module dut_sub_32ns_32ns_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dut_add_32ns_32ns_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TKEEP[3] in module dut_dut_Pipeline_VITIS_LOOP_61_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TKEEP[2] in module dut_dut_Pipeline_VITIS_LOOP_61_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TKEEP[1] in module dut_dut_Pipeline_VITIS_LOOP_61_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TKEEP[0] in module dut_dut_Pipeline_VITIS_LOOP_61_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TSTRB[3] in module dut_dut_Pipeline_VITIS_LOOP_61_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TSTRB[2] in module dut_dut_Pipeline_VITIS_LOOP_61_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TSTRB[1] in module dut_dut_Pipeline_VITIS_LOOP_61_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TSTRB[0] in module dut_dut_Pipeline_VITIS_LOOP_61_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TLAST[0] in module dut_dut_Pipeline_VITIS_LOOP_61_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dut_icmp_32ns_32ns_1_2_1_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dut_add_31ns_31ns_31_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dut_icmp_31ns_31ns_1_2_1_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TKEEP[3] in module dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TKEEP[2] in module dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TKEEP[1] in module dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TKEEP[0] in module dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TSTRB[3] in module dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TSTRB[2] in module dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TSTRB[1] in module dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TSTRB[0] in module dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_s_TLAST[0] in module dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[63] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[62] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[61] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[60] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[59] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[58] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[57] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[56] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[55] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[54] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[53] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[52] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[51] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[50] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[49] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[48] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[47] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[46] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[45] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[44] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[43] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[42] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[41] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[40] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[39] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[38] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[37] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[36] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[35] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[34] in module dut is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1121.152 ; gain = 584.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1121.152 ; gain = 584.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1121.152 ; gain = 584.930
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1121.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/dut_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [t:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/dut_ooc.xdc] for cell 'inst'
Parsing XDC File [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1210.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1210.516 ; gain = 0.094
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1210.516 ; gain = 674.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1210.516 ; gain = 674.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1210.516 ; gain = 674.293
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dut_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dut_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dut_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dut_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dut_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dut_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1210.516 ; gain = 674.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 12    
	   3 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 17    
	   2 Input    2 Bit        Muxes := 41    
	   2 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg, operation Mode is: (C+CarryIn)'.
DSP Report: register grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg is absorbed into DSP grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg.
DSP Report: operator grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/add_32ns_32ns_32_1_1_U6/dout is absorbed into DSP grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg.
WARNING: [Synth 8-7129] Port sz[63] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[62] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[61] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[60] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[59] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[58] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[57] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[56] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[55] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[54] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[53] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[52] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[51] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[50] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[49] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[48] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[47] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[46] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[45] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[44] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[43] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[42] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[41] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[40] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[39] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[38] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[37] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[36] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[35] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port sz[34] in module dut is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (regslice_both_in_s_V_keep_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (regslice_both_in_s_V_keep_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (regslice_both_in_s_V_strb_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (regslice_both_in_s_V_strb_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (regslice_both_in_s_V_last_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module dut.
WARNING: [Synth 8-3332] Sequential element (regslice_both_in_s_V_last_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module dut.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1210.516 ; gain = 674.293
---------------------------------------------------------------------------------
 Sort Area is  grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg_0 : 0 0 : 127 127 : Used 1 time 100
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dut         | (C+CarryIn)' | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1360.230 ; gain = 824.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1408.246 ; gain = 872.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1420.055 ; gain = 883.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1605.145 ; gain = 1068.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1605.145 ; gain = 1068.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1605.145 ; gain = 1068.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1605.145 ; gain = 1068.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1605.145 ; gain = 1068.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1605.145 ; gain = 1068.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dut         | (C+1)'      | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    75|
|2     |DSP48E1 |     1|
|3     |LUT1    |    97|
|4     |LUT2    |   111|
|5     |LUT3    |    44|
|6     |LUT4    |   100|
|7     |LUT5    |    42|
|8     |LUT6    |   114|
|9     |FDRE    |   736|
|10    |FDSE    |     5|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1605.145 ; gain = 1068.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1605.145 ; gain = 979.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1605.145 ; gain = 1068.922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1605.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1605.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5e58fe6a
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1605.145 ; gain = 1299.430
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1605.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = bf7d4dd1b14266a4
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1605.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 17 00:32:44 2025...
