{"top":"global.harris",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1001":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1002":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1004":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U1006":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007c"]}
          },
          "mul_d0__U1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1003.out","add_all__U1009.in0"],
          ["mul_d1__U1005.out","add_all__U1009.in1"],
          ["add_all__U1010.in0","add_all__U1009.out"],
          ["mul_d2__U1007.out","add_all__U1010.in1"],
          ["add_all__U1011.in0","add_all__U1010.out"],
          ["const_term_U1008.out","add_all__U1011.in1"],
          ["self.out","add_all__U1011.out"],
          ["mul_d0__U1003.in0","coeff_0_U1002.out"],
          ["mul_d1__U1005.in0","coeff_1_U1004.out"],
          ["mul_d2__U1007.in0","coeff_2_U1006.out"],
          ["self.d.0","mul_d0__U1003.in1"],
          ["self.d.1","mul_d1__U1005.in1"],
          ["self.d.2","mul_d2__U1007.in1"]
        ]
      },
      "aff__U105":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U107.out","add_all__U113.in0"],
          ["mul_d1__U109.out","add_all__U113.in1"],
          ["add_all__U114.in0","add_all__U113.out"],
          ["mul_d2__U111.out","add_all__U114.in1"],
          ["add_all__U115.in0","add_all__U114.out"],
          ["const_term_U112.out","add_all__U115.in1"],
          ["self.out","add_all__U115.out"],
          ["mul_d0__U107.in0","coeff_0_U106.out"],
          ["mul_d1__U109.in0","coeff_1_U108.out"],
          ["mul_d2__U111.in0","coeff_2_U110.out"],
          ["self.d.0","mul_d0__U107.in1"],
          ["self.d.1","mul_d1__U109.in1"],
          ["self.d.2","mul_d2__U111.in1"]
        ]
      },
      "aff__U1102":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1104.out","add_all__U1110.in0"],
          ["mul_d1__U1106.out","add_all__U1110.in1"],
          ["add_all__U1111.in0","add_all__U1110.out"],
          ["mul_d2__U1108.out","add_all__U1111.in1"],
          ["add_all__U1112.in0","add_all__U1111.out"],
          ["const_term_U1109.out","add_all__U1112.in1"],
          ["self.out","add_all__U1112.out"],
          ["mul_d0__U1104.in0","coeff_0_U1103.out"],
          ["mul_d1__U1106.in0","coeff_1_U1105.out"],
          ["mul_d2__U1108.in0","coeff_2_U1107.out"],
          ["self.d.0","mul_d0__U1104.in1"],
          ["self.d.1","mul_d1__U1106.in1"],
          ["self.d.2","mul_d2__U1108.in1"]
        ]
      },
      "aff__U1121":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U1126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1123.out","add_all__U1129.in0"],
          ["mul_d1__U1125.out","add_all__U1129.in1"],
          ["add_all__U1130.in0","add_all__U1129.out"],
          ["mul_d2__U1127.out","add_all__U1130.in1"],
          ["add_all__U1131.in0","add_all__U1130.out"],
          ["const_term_U1128.out","add_all__U1131.in1"],
          ["self.out","add_all__U1131.out"],
          ["mul_d0__U1123.in0","coeff_0_U1122.out"],
          ["mul_d1__U1125.in0","coeff_1_U1124.out"],
          ["mul_d2__U1127.in0","coeff_2_U1126.out"],
          ["self.d.0","mul_d0__U1123.in1"],
          ["self.d.1","mul_d1__U1125.in1"],
          ["self.d.2","mul_d2__U1127.in1"]
        ]
      },
      "aff__U1139":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1141.out","add_all__U1147.in0"],
          ["mul_d1__U1143.out","add_all__U1147.in1"],
          ["add_all__U1148.in0","add_all__U1147.out"],
          ["mul_d2__U1145.out","add_all__U1148.in1"],
          ["add_all__U1149.in0","add_all__U1148.out"],
          ["const_term_U1146.out","add_all__U1149.in1"],
          ["self.out","add_all__U1149.out"],
          ["mul_d0__U1141.in0","coeff_0_U1140.out"],
          ["mul_d1__U1143.in0","coeff_1_U1142.out"],
          ["mul_d2__U1145.in0","coeff_2_U1144.out"],
          ["self.d.0","mul_d0__U1141.in1"],
          ["self.d.1","mul_d1__U1143.in1"],
          ["self.d.2","mul_d2__U1145.in1"]
        ]
      },
      "aff__U1158":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1166":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U1163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "mul_d0__U1160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1160.out","add_all__U1166.in0"],
          ["mul_d1__U1162.out","add_all__U1166.in1"],
          ["add_all__U1167.in0","add_all__U1166.out"],
          ["mul_d2__U1164.out","add_all__U1167.in1"],
          ["add_all__U1168.in0","add_all__U1167.out"],
          ["const_term_U1165.out","add_all__U1168.in1"],
          ["self.out","add_all__U1168.out"],
          ["mul_d0__U1160.in0","coeff_0_U1159.out"],
          ["mul_d1__U1162.in0","coeff_1_U1161.out"],
          ["mul_d2__U1164.in0","coeff_2_U1163.out"],
          ["self.d.0","mul_d0__U1160.in1"],
          ["self.d.1","mul_d1__U1162.in1"],
          ["self.d.2","mul_d2__U1164.in1"]
        ]
      },
      "aff__U1176":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1178.out","add_all__U1184.in0"],
          ["mul_d1__U1180.out","add_all__U1184.in1"],
          ["add_all__U1185.in0","add_all__U1184.out"],
          ["mul_d2__U1182.out","add_all__U1185.in1"],
          ["add_all__U1186.in0","add_all__U1185.out"],
          ["const_term_U1183.out","add_all__U1186.in1"],
          ["self.out","add_all__U1186.out"],
          ["mul_d0__U1178.in0","coeff_0_U1177.out"],
          ["mul_d1__U1180.in0","coeff_1_U1179.out"],
          ["mul_d2__U1182.in0","coeff_2_U1181.out"],
          ["self.d.0","mul_d0__U1178.in1"],
          ["self.d.1","mul_d1__U1180.in1"],
          ["self.d.2","mul_d2__U1182.in1"]
        ]
      },
      "aff__U1195":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U1200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007c"]}
          },
          "mul_d0__U1197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1201":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1197.out","add_all__U1203.in0"],
          ["mul_d1__U1199.out","add_all__U1203.in1"],
          ["add_all__U1204.in0","add_all__U1203.out"],
          ["mul_d2__U1201.out","add_all__U1204.in1"],
          ["add_all__U1205.in0","add_all__U1204.out"],
          ["const_term_U1202.out","add_all__U1205.in1"],
          ["self.out","add_all__U1205.out"],
          ["mul_d0__U1197.in0","coeff_0_U1196.out"],
          ["mul_d1__U1199.in0","coeff_1_U1198.out"],
          ["mul_d2__U1201.in0","coeff_2_U1200.out"],
          ["self.d.0","mul_d0__U1197.in1"],
          ["self.d.1","mul_d1__U1199.in1"],
          ["self.d.2","mul_d2__U1201.in1"]
        ]
      },
      "aff__U1296":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1298.out","add_all__U1304.in0"],
          ["mul_d1__U1300.out","add_all__U1304.in1"],
          ["add_all__U1305.in0","add_all__U1304.out"],
          ["mul_d2__U1302.out","add_all__U1305.in1"],
          ["add_all__U1306.in0","add_all__U1305.out"],
          ["const_term_U1303.out","add_all__U1306.in1"],
          ["self.out","add_all__U1306.out"],
          ["mul_d0__U1298.in0","coeff_0_U1297.out"],
          ["mul_d1__U1300.in0","coeff_1_U1299.out"],
          ["mul_d2__U1302.in0","coeff_2_U1301.out"],
          ["self.d.0","mul_d0__U1298.in1"],
          ["self.d.1","mul_d1__U1300.in1"],
          ["self.d.2","mul_d2__U1302.in1"]
        ]
      },
      "aff__U131":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U132":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0106"]}
          },
          "mul_d0__U133":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U133.out","add_all__U139.in0"],
          ["mul_d1__U135.out","add_all__U139.in1"],
          ["add_all__U140.in0","add_all__U139.out"],
          ["mul_d2__U137.out","add_all__U140.in1"],
          ["add_all__U141.in0","add_all__U140.out"],
          ["const_term_U138.out","add_all__U141.in1"],
          ["self.out","add_all__U141.out"],
          ["mul_d0__U133.in0","coeff_0_U132.out"],
          ["mul_d1__U135.in0","coeff_1_U134.out"],
          ["mul_d2__U137.in0","coeff_2_U136.out"],
          ["self.d.0","mul_d0__U133.in1"],
          ["self.d.1","mul_d1__U135.in1"],
          ["self.d.2","mul_d2__U137.in1"]
        ]
      },
      "aff__U1315":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U1320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1317.out","add_all__U1323.in0"],
          ["mul_d1__U1319.out","add_all__U1323.in1"],
          ["add_all__U1324.in0","add_all__U1323.out"],
          ["mul_d2__U1321.out","add_all__U1324.in1"],
          ["add_all__U1325.in0","add_all__U1324.out"],
          ["const_term_U1322.out","add_all__U1325.in1"],
          ["self.out","add_all__U1325.out"],
          ["mul_d0__U1317.in0","coeff_0_U1316.out"],
          ["mul_d1__U1319.in0","coeff_1_U1318.out"],
          ["mul_d2__U1321.in0","coeff_2_U1320.out"],
          ["self.d.0","mul_d0__U1317.in1"],
          ["self.d.1","mul_d1__U1319.in1"],
          ["self.d.2","mul_d2__U1321.in1"]
        ]
      },
      "aff__U1333":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1340":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1335.out","add_all__U1341.in0"],
          ["mul_d1__U1337.out","add_all__U1341.in1"],
          ["add_all__U1342.in0","add_all__U1341.out"],
          ["mul_d2__U1339.out","add_all__U1342.in1"],
          ["add_all__U1343.in0","add_all__U1342.out"],
          ["const_term_U1340.out","add_all__U1343.in1"],
          ["self.out","add_all__U1343.out"],
          ["mul_d0__U1335.in0","coeff_0_U1334.out"],
          ["mul_d1__U1337.in0","coeff_1_U1336.out"],
          ["mul_d2__U1339.in0","coeff_2_U1338.out"],
          ["self.d.0","mul_d0__U1335.in1"],
          ["self.d.1","mul_d1__U1337.in1"],
          ["self.d.2","mul_d2__U1339.in1"]
        ]
      },
      "aff__U1352":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U1357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1359":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "mul_d0__U1354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1356":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1354.out","add_all__U1360.in0"],
          ["mul_d1__U1356.out","add_all__U1360.in1"],
          ["add_all__U1361.in0","add_all__U1360.out"],
          ["mul_d2__U1358.out","add_all__U1361.in1"],
          ["add_all__U1362.in0","add_all__U1361.out"],
          ["const_term_U1359.out","add_all__U1362.in1"],
          ["self.out","add_all__U1362.out"],
          ["mul_d0__U1354.in0","coeff_0_U1353.out"],
          ["mul_d1__U1356.in0","coeff_1_U1355.out"],
          ["mul_d2__U1358.in0","coeff_2_U1357.out"],
          ["self.d.0","mul_d0__U1354.in1"],
          ["self.d.1","mul_d1__U1356.in1"],
          ["self.d.2","mul_d2__U1358.in1"]
        ]
      },
      "aff__U1370":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1372.out","add_all__U1378.in0"],
          ["mul_d1__U1374.out","add_all__U1378.in1"],
          ["add_all__U1379.in0","add_all__U1378.out"],
          ["mul_d2__U1376.out","add_all__U1379.in1"],
          ["add_all__U1380.in0","add_all__U1379.out"],
          ["const_term_U1377.out","add_all__U1380.in1"],
          ["self.out","add_all__U1380.out"],
          ["mul_d0__U1372.in0","coeff_0_U1371.out"],
          ["mul_d1__U1374.in0","coeff_1_U1373.out"],
          ["mul_d2__U1376.in0","coeff_2_U1375.out"],
          ["self.d.0","mul_d0__U1372.in1"],
          ["self.d.1","mul_d1__U1374.in1"],
          ["self.d.2","mul_d2__U1376.in1"]
        ]
      },
      "aff__U1389":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U1394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007c"]}
          },
          "mul_d0__U1391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1391.out","add_all__U1397.in0"],
          ["mul_d1__U1393.out","add_all__U1397.in1"],
          ["add_all__U1398.in0","add_all__U1397.out"],
          ["mul_d2__U1395.out","add_all__U1398.in1"],
          ["add_all__U1399.in0","add_all__U1398.out"],
          ["const_term_U1396.out","add_all__U1399.in1"],
          ["self.out","add_all__U1399.out"],
          ["mul_d0__U1391.in0","coeff_0_U1390.out"],
          ["mul_d1__U1393.in0","coeff_1_U1392.out"],
          ["mul_d2__U1395.in0","coeff_2_U1394.out"],
          ["self.d.0","mul_d0__U1391.in1"],
          ["self.d.1","mul_d1__U1393.in1"],
          ["self.d.2","mul_d2__U1395.in1"]
        ]
      },
      "aff__U1481":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1482":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U1483":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1487":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1483.out","add_all__U1489.in0"],
          ["mul_d1__U1485.out","add_all__U1489.in1"],
          ["add_all__U1490.in0","add_all__U1489.out"],
          ["mul_d2__U1487.out","add_all__U1490.in1"],
          ["add_all__U1491.in0","add_all__U1490.out"],
          ["const_term_U1488.out","add_all__U1491.in1"],
          ["self.out","add_all__U1491.out"],
          ["mul_d0__U1483.in0","coeff_0_U1482.out"],
          ["mul_d1__U1485.in0","coeff_1_U1484.out"],
          ["mul_d2__U1487.in0","coeff_2_U1486.out"],
          ["self.d.0","mul_d0__U1483.in1"],
          ["self.d.1","mul_d1__U1485.in1"],
          ["self.d.2","mul_d2__U1487.in1"]
        ]
      },
      "aff__U1500":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1510":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1502":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1502.out","add_all__U1508.in0"],
          ["mul_d1__U1504.out","add_all__U1508.in1"],
          ["add_all__U1509.in0","add_all__U1508.out"],
          ["mul_d2__U1506.out","add_all__U1509.in1"],
          ["add_all__U1510.in0","add_all__U1509.out"],
          ["const_term_U1507.out","add_all__U1510.in1"],
          ["self.out","add_all__U1510.out"],
          ["mul_d0__U1502.in0","coeff_0_U1501.out"],
          ["mul_d1__U1504.in0","coeff_1_U1503.out"],
          ["mul_d2__U1506.in0","coeff_2_U1505.out"],
          ["self.d.0","mul_d0__U1502.in1"],
          ["self.d.1","mul_d1__U1504.in1"],
          ["self.d.2","mul_d2__U1506.in1"]
        ]
      },
      "aff__U1520":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1528":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1529":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U1522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1522.out","add_all__U1528.in0"],
          ["mul_d1__U1524.out","add_all__U1528.in1"],
          ["add_all__U1529.in0","add_all__U1528.out"],
          ["mul_d2__U1526.out","add_all__U1529.in1"],
          ["add_all__U1530.in0","add_all__U1529.out"],
          ["const_term_U1527.out","add_all__U1530.in1"],
          ["self.out","add_all__U1530.out"],
          ["mul_d0__U1522.in0","coeff_0_U1521.out"],
          ["mul_d1__U1524.in0","coeff_1_U1523.out"],
          ["mul_d2__U1526.in0","coeff_2_U1525.out"],
          ["self.d.0","mul_d0__U1522.in1"],
          ["self.d.1","mul_d1__U1524.in1"],
          ["self.d.2","mul_d2__U1526.in1"]
        ]
      },
      "aff__U1539":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1547":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1542":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1546":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U1541":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1543":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1541.out","add_all__U1547.in0"],
          ["mul_d1__U1543.out","add_all__U1547.in1"],
          ["add_all__U1548.in0","add_all__U1547.out"],
          ["mul_d2__U1545.out","add_all__U1548.in1"],
          ["add_all__U1549.in0","add_all__U1548.out"],
          ["const_term_U1546.out","add_all__U1549.in1"],
          ["self.out","add_all__U1549.out"],
          ["mul_d0__U1541.in0","coeff_0_U1540.out"],
          ["mul_d1__U1543.in0","coeff_1_U1542.out"],
          ["mul_d2__U1545.in0","coeff_2_U1544.out"],
          ["self.d.0","mul_d0__U1541.in1"],
          ["self.d.1","mul_d1__U1543.in1"],
          ["self.d.2","mul_d2__U1545.in1"]
        ]
      },
      "aff__U1559":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1567":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1568":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1569":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U1561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1561.out","add_all__U1567.in0"],
          ["mul_d1__U1563.out","add_all__U1567.in1"],
          ["add_all__U1568.in0","add_all__U1567.out"],
          ["mul_d2__U1565.out","add_all__U1568.in1"],
          ["add_all__U1569.in0","add_all__U1568.out"],
          ["const_term_U1566.out","add_all__U1569.in1"],
          ["self.out","add_all__U1569.out"],
          ["mul_d0__U1561.in0","coeff_0_U1560.out"],
          ["mul_d1__U1563.in0","coeff_1_U1562.out"],
          ["mul_d2__U1565.in0","coeff_2_U1564.out"],
          ["self.d.0","mul_d0__U1561.in1"],
          ["self.d.1","mul_d1__U1563.in1"],
          ["self.d.2","mul_d2__U1565.in1"]
        ]
      },
      "aff__U157":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U166":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0109"]}
          },
          "mul_d0__U159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U161":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U163":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U159.out","add_all__U165.in0"],
          ["mul_d1__U161.out","add_all__U165.in1"],
          ["add_all__U166.in0","add_all__U165.out"],
          ["mul_d2__U163.out","add_all__U166.in1"],
          ["add_all__U167.in0","add_all__U166.out"],
          ["const_term_U164.out","add_all__U167.in1"],
          ["self.out","add_all__U167.out"],
          ["mul_d0__U159.in0","coeff_0_U158.out"],
          ["mul_d1__U161.in0","coeff_1_U160.out"],
          ["mul_d2__U163.in0","coeff_2_U162.out"],
          ["self.d.0","mul_d0__U159.in1"],
          ["self.d.1","mul_d1__U161.in1"],
          ["self.d.2","mul_d2__U163.in1"]
        ]
      },
      "aff__U1578":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U1583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1585":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U1580":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1580.out","add_all__U1586.in0"],
          ["mul_d1__U1582.out","add_all__U1586.in1"],
          ["add_all__U1587.in0","add_all__U1586.out"],
          ["mul_d2__U1584.out","add_all__U1587.in1"],
          ["add_all__U1588.in0","add_all__U1587.out"],
          ["const_term_U1585.out","add_all__U1588.in1"],
          ["self.out","add_all__U1588.out"],
          ["mul_d0__U1580.in0","coeff_0_U1579.out"],
          ["mul_d1__U1582.in0","coeff_1_U1581.out"],
          ["mul_d2__U1584.in0","coeff_2_U1583.out"],
          ["self.d.0","mul_d0__U1580.in1"],
          ["self.d.1","mul_d1__U1582.in1"],
          ["self.d.2","mul_d2__U1584.in1"]
        ]
      },
      "aff__U183":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U185.out","add_all__U191.in0"],
          ["mul_d1__U187.out","add_all__U191.in1"],
          ["add_all__U192.in0","add_all__U191.out"],
          ["mul_d2__U189.out","add_all__U192.in1"],
          ["add_all__U193.in0","add_all__U192.out"],
          ["const_term_U190.out","add_all__U193.in1"],
          ["self.out","add_all__U193.out"],
          ["mul_d0__U185.in0","coeff_0_U184.out"],
          ["mul_d1__U187.in0","coeff_1_U186.out"],
          ["mul_d2__U189.in0","coeff_2_U188.out"],
          ["self.d.0","mul_d0__U185.in1"],
          ["self.d.1","mul_d1__U187.in1"],
          ["self.d.2","mul_d2__U189.in1"]
        ]
      },
      "aff__U209":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U211":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U213":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U215":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U211.out","add_all__U217.in0"],
          ["mul_d1__U213.out","add_all__U217.in1"],
          ["add_all__U218.in0","add_all__U217.out"],
          ["mul_d2__U215.out","add_all__U218.in1"],
          ["add_all__U219.in0","add_all__U218.out"],
          ["const_term_U216.out","add_all__U219.in1"],
          ["self.out","add_all__U219.out"],
          ["mul_d0__U211.in0","coeff_0_U210.out"],
          ["mul_d1__U213.in0","coeff_1_U212.out"],
          ["mul_d2__U215.in0","coeff_2_U214.out"],
          ["self.d.0","mul_d0__U211.in1"],
          ["self.d.1","mul_d1__U213.in1"],
          ["self.d.2","mul_d2__U215.in1"]
        ]
      },
      "aff__U235":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0106"]}
          },
          "mul_d0__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U237.out","add_all__U243.in0"],
          ["mul_d1__U239.out","add_all__U243.in1"],
          ["add_all__U244.in0","add_all__U243.out"],
          ["mul_d2__U241.out","add_all__U244.in1"],
          ["add_all__U245.in0","add_all__U244.out"],
          ["const_term_U242.out","add_all__U245.in1"],
          ["self.out","add_all__U245.out"],
          ["mul_d0__U237.in0","coeff_0_U236.out"],
          ["mul_d1__U239.in0","coeff_1_U238.out"],
          ["mul_d2__U241.in0","coeff_2_U240.out"],
          ["self.d.0","mul_d0__U237.in1"],
          ["self.d.1","mul_d1__U239.in1"],
          ["self.d.2","mul_d2__U241.in1"]
        ]
      },
      "aff__U261":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0109"]}
          },
          "mul_d0__U263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U263.out","add_all__U269.in0"],
          ["mul_d1__U265.out","add_all__U269.in1"],
          ["add_all__U270.in0","add_all__U269.out"],
          ["mul_d2__U267.out","add_all__U270.in1"],
          ["add_all__U271.in0","add_all__U270.out"],
          ["const_term_U268.out","add_all__U271.in1"],
          ["self.out","add_all__U271.out"],
          ["mul_d0__U263.in0","coeff_0_U262.out"],
          ["mul_d1__U265.in0","coeff_1_U264.out"],
          ["mul_d2__U267.in0","coeff_2_U266.out"],
          ["self.d.0","mul_d0__U263.in1"],
          ["self.d.1","mul_d1__U265.in1"],
          ["self.d.2","mul_d2__U267.in1"]
        ]
      },
      "aff__U287":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U289.out","add_all__U295.in0"],
          ["mul_d1__U291.out","add_all__U295.in1"],
          ["add_all__U296.in0","add_all__U295.out"],
          ["mul_d2__U293.out","add_all__U296.in1"],
          ["add_all__U297.in0","add_all__U296.out"],
          ["const_term_U294.out","add_all__U297.in1"],
          ["self.out","add_all__U297.out"],
          ["mul_d0__U289.in0","coeff_0_U288.out"],
          ["mul_d1__U291.in0","coeff_1_U290.out"],
          ["mul_d2__U293.in0","coeff_2_U292.out"],
          ["self.d.0","mul_d0__U289.in1"],
          ["self.d.1","mul_d1__U291.in1"],
          ["self.d.2","mul_d2__U293.in1"]
        ]
      },
      "aff__U313":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0106"]}
          },
          "mul_d0__U315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U315.out","add_all__U321.in0"],
          ["mul_d1__U317.out","add_all__U321.in1"],
          ["add_all__U322.in0","add_all__U321.out"],
          ["mul_d2__U319.out","add_all__U322.in1"],
          ["add_all__U323.in0","add_all__U322.out"],
          ["const_term_U320.out","add_all__U323.in1"],
          ["self.out","add_all__U323.out"],
          ["mul_d0__U315.in0","coeff_0_U314.out"],
          ["mul_d1__U317.in0","coeff_1_U316.out"],
          ["mul_d2__U319.in0","coeff_2_U318.out"],
          ["self.d.0","mul_d0__U315.in1"],
          ["self.d.1","mul_d1__U317.in1"],
          ["self.d.2","mul_d2__U319.in1"]
        ]
      },
      "aff__U339":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U340":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0109"]}
          },
          "mul_d0__U341":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U341.out","add_all__U347.in0"],
          ["mul_d1__U343.out","add_all__U347.in1"],
          ["add_all__U348.in0","add_all__U347.out"],
          ["mul_d2__U345.out","add_all__U348.in1"],
          ["add_all__U349.in0","add_all__U348.out"],
          ["const_term_U346.out","add_all__U349.in1"],
          ["self.out","add_all__U349.out"],
          ["mul_d0__U341.in0","coeff_0_U340.out"],
          ["mul_d1__U343.in0","coeff_1_U342.out"],
          ["mul_d2__U345.in0","coeff_2_U344.out"],
          ["self.d.0","mul_d0__U341.in1"],
          ["self.d.1","mul_d1__U343.in1"],
          ["self.d.2","mul_d2__U345.in1"]
        ]
      },
      "aff__U365":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U373":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h010a"]}
          },
          "mul_d0__U367":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U371":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U367.out","add_all__U373.in0"],
          ["mul_d1__U369.out","add_all__U373.in1"],
          ["add_all__U374.in0","add_all__U373.out"],
          ["mul_d2__U371.out","add_all__U374.in1"],
          ["add_all__U375.in0","add_all__U374.out"],
          ["const_term_U372.out","add_all__U375.in1"],
          ["self.out","add_all__U375.out"],
          ["mul_d0__U367.in0","coeff_0_U366.out"],
          ["mul_d1__U369.in0","coeff_1_U368.out"],
          ["mul_d2__U371.in0","coeff_2_U370.out"],
          ["self.d.0","mul_d0__U367.in1"],
          ["self.d.1","mul_d1__U369.in1"],
          ["self.d.2","mul_d2__U371.in1"]
        ]
      },
      "aff__U391":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h018d"]}
          },
          "mul_d0__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U397":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U393.out","add_all__U399.in0"],
          ["mul_d1__U395.out","add_all__U399.in1"],
          ["add_all__U400.in0","add_all__U399.out"],
          ["mul_d2__U397.out","add_all__U400.in1"],
          ["add_all__U401.in0","add_all__U400.out"],
          ["const_term_U398.out","add_all__U401.in1"],
          ["self.out","add_all__U401.out"],
          ["mul_d0__U393.in0","coeff_0_U392.out"],
          ["mul_d1__U395.in0","coeff_1_U394.out"],
          ["mul_d2__U397.in0","coeff_2_U396.out"],
          ["self.d.0","mul_d0__U393.in1"],
          ["self.d.1","mul_d1__U395.in1"],
          ["self.d.2","mul_d2__U397.in1"]
        ]
      },
      "aff__U417":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h018e"]}
          },
          "mul_d0__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U419.out","add_all__U425.in0"],
          ["mul_d1__U421.out","add_all__U425.in1"],
          ["add_all__U426.in0","add_all__U425.out"],
          ["mul_d2__U423.out","add_all__U426.in1"],
          ["add_all__U427.in0","add_all__U426.out"],
          ["const_term_U424.out","add_all__U427.in1"],
          ["self.out","add_all__U427.out"],
          ["mul_d0__U419.in0","coeff_0_U418.out"],
          ["mul_d1__U421.in0","coeff_1_U420.out"],
          ["mul_d2__U423.in0","coeff_2_U422.out"],
          ["self.d.0","mul_d0__U419.in1"],
          ["self.d.1","mul_d1__U421.in1"],
          ["self.d.2","mul_d2__U423.in1"]
        ]
      },
      "aff__U445":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U455":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_2_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U451":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U447.out","add_all__U453.in0"],
          ["mul_d1__U449.out","add_all__U453.in1"],
          ["add_all__U454.in0","add_all__U453.out"],
          ["mul_d2__U451.out","add_all__U454.in1"],
          ["add_all__U455.in0","add_all__U454.out"],
          ["const_term_U452.out","add_all__U455.in1"],
          ["self.out","add_all__U455.out"],
          ["mul_d0__U447.in0","coeff_0_U446.out"],
          ["mul_d1__U449.in0","coeff_1_U448.out"],
          ["mul_d2__U451.in0","coeff_2_U450.out"],
          ["self.d.0","mul_d0__U447.in1"],
          ["self.d.1","mul_d1__U449.in1"],
          ["self.d.2","mul_d2__U451.in1"]
        ]
      },
      "aff__U53":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U62":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U63":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U60":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U55":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U59":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U55.out","add_all__U61.in0"],
          ["mul_d1__U57.out","add_all__U61.in1"],
          ["add_all__U62.in0","add_all__U61.out"],
          ["mul_d2__U59.out","add_all__U62.in1"],
          ["add_all__U63.in0","add_all__U62.out"],
          ["const_term_U60.out","add_all__U63.in1"],
          ["self.out","add_all__U63.out"],
          ["mul_d0__U55.in0","coeff_0_U54.out"],
          ["mul_d1__U57.in0","coeff_1_U56.out"],
          ["mul_d2__U59.in0","coeff_2_U58.out"],
          ["self.d.0","mul_d0__U55.in1"],
          ["self.d.1","mul_d1__U57.in1"],
          ["self.d.2","mul_d2__U59.in1"]
        ]
      },
      "aff__U540":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h010a"]}
          },
          "mul_d0__U542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U544":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U542.out","add_all__U548.in0"],
          ["mul_d1__U544.out","add_all__U548.in1"],
          ["add_all__U549.in0","add_all__U548.out"],
          ["mul_d2__U546.out","add_all__U549.in1"],
          ["add_all__U550.in0","add_all__U549.out"],
          ["const_term_U547.out","add_all__U550.in1"],
          ["self.out","add_all__U550.out"],
          ["mul_d0__U542.in0","coeff_0_U541.out"],
          ["mul_d1__U544.in0","coeff_1_U543.out"],
          ["mul_d2__U546.in0","coeff_2_U545.out"],
          ["self.d.0","mul_d0__U542.in1"],
          ["self.d.1","mul_d1__U544.in1"],
          ["self.d.2","mul_d2__U546.in1"]
        ]
      },
      "aff__U559":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U567":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U568":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U569":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U561.out","add_all__U567.in0"],
          ["mul_d1__U563.out","add_all__U567.in1"],
          ["add_all__U568.in0","add_all__U567.out"],
          ["mul_d2__U565.out","add_all__U568.in1"],
          ["add_all__U569.in0","add_all__U568.out"],
          ["const_term_U566.out","add_all__U569.in1"],
          ["self.out","add_all__U569.out"],
          ["mul_d0__U561.in0","coeff_0_U560.out"],
          ["mul_d1__U563.in0","coeff_1_U562.out"],
          ["mul_d2__U565.in0","coeff_2_U564.out"],
          ["self.d.0","mul_d0__U561.in1"],
          ["self.d.1","mul_d1__U563.in1"],
          ["self.d.2","mul_d2__U565.in1"]
        ]
      },
      "aff__U577":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U585":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U580":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U582":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h010a"]}
          },
          "mul_d0__U579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U581":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U583":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U579.out","add_all__U585.in0"],
          ["mul_d1__U581.out","add_all__U585.in1"],
          ["add_all__U586.in0","add_all__U585.out"],
          ["mul_d2__U583.out","add_all__U586.in1"],
          ["add_all__U587.in0","add_all__U586.out"],
          ["const_term_U584.out","add_all__U587.in1"],
          ["self.out","add_all__U587.out"],
          ["mul_d0__U579.in0","coeff_0_U578.out"],
          ["mul_d1__U581.in0","coeff_1_U580.out"],
          ["mul_d2__U583.in0","coeff_2_U582.out"],
          ["self.d.0","mul_d0__U579.in1"],
          ["self.d.1","mul_d1__U581.in1"],
          ["self.d.2","mul_d2__U583.in1"]
        ]
      },
      "aff__U596":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U603":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U598":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U602":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U598.out","add_all__U604.in0"],
          ["mul_d1__U600.out","add_all__U604.in1"],
          ["add_all__U605.in0","add_all__U604.out"],
          ["mul_d2__U602.out","add_all__U605.in1"],
          ["add_all__U606.in0","add_all__U605.out"],
          ["const_term_U603.out","add_all__U606.in1"],
          ["self.out","add_all__U606.out"],
          ["mul_d0__U598.in0","coeff_0_U597.out"],
          ["mul_d1__U600.in0","coeff_1_U599.out"],
          ["mul_d2__U602.in0","coeff_2_U601.out"],
          ["self.d.0","mul_d0__U598.in1"],
          ["self.d.1","mul_d1__U600.in1"],
          ["self.d.2","mul_d2__U602.in1"]
        ]
      },
      "aff__U614":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U624":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U617":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U619":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h010a"]}
          },
          "mul_d0__U616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U620":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U616.out","add_all__U622.in0"],
          ["mul_d1__U618.out","add_all__U622.in1"],
          ["add_all__U623.in0","add_all__U622.out"],
          ["mul_d2__U620.out","add_all__U623.in1"],
          ["add_all__U624.in0","add_all__U623.out"],
          ["const_term_U621.out","add_all__U624.in1"],
          ["self.out","add_all__U624.out"],
          ["mul_d0__U616.in0","coeff_0_U615.out"],
          ["mul_d1__U618.in0","coeff_1_U617.out"],
          ["mul_d2__U620.in0","coeff_2_U619.out"],
          ["self.d.0","mul_d0__U616.in1"],
          ["self.d.1","mul_d1__U618.in1"],
          ["self.d.2","mul_d2__U620.in1"]
        ]
      },
      "aff__U633":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0078"]}
          },
          "mul_d0__U635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U635.out","add_all__U641.in0"],
          ["mul_d1__U637.out","add_all__U641.in1"],
          ["add_all__U642.in0","add_all__U641.out"],
          ["mul_d2__U639.out","add_all__U642.in1"],
          ["add_all__U643.in0","add_all__U642.out"],
          ["const_term_U640.out","add_all__U643.in1"],
          ["self.out","add_all__U643.out"],
          ["mul_d0__U635.in0","coeff_0_U634.out"],
          ["mul_d1__U637.in0","coeff_1_U636.out"],
          ["mul_d2__U639.in0","coeff_2_U638.out"],
          ["self.d.0","mul_d0__U635.in1"],
          ["self.d.1","mul_d1__U637.in1"],
          ["self.d.2","mul_d2__U639.in1"]
        ]
      },
      "aff__U659":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U668":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U669":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U660":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U666":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U661":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U663":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U665":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U661.out","add_all__U667.in0"],
          ["mul_d1__U663.out","add_all__U667.in1"],
          ["add_all__U668.in0","add_all__U667.out"],
          ["mul_d2__U665.out","add_all__U668.in1"],
          ["add_all__U669.in0","add_all__U668.out"],
          ["const_term_U666.out","add_all__U669.in1"],
          ["self.out","add_all__U669.out"],
          ["mul_d0__U661.in0","coeff_0_U660.out"],
          ["mul_d1__U663.in0","coeff_1_U662.out"],
          ["mul_d2__U665.in0","coeff_2_U664.out"],
          ["self.d.0","mul_d0__U661.in1"],
          ["self.d.1","mul_d1__U663.in1"],
          ["self.d.2","mul_d2__U665.in1"]
        ]
      },
      "aff__U678":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U681":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U680":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U682":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U684":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U680.out","add_all__U686.in0"],
          ["mul_d1__U682.out","add_all__U686.in1"],
          ["add_all__U687.in0","add_all__U686.out"],
          ["mul_d2__U684.out","add_all__U687.in1"],
          ["add_all__U688.in0","add_all__U687.out"],
          ["const_term_U685.out","add_all__U688.in1"],
          ["self.out","add_all__U688.out"],
          ["mul_d0__U680.in0","coeff_0_U679.out"],
          ["mul_d1__U682.in0","coeff_1_U681.out"],
          ["mul_d2__U684.in0","coeff_2_U683.out"],
          ["self.d.0","mul_d0__U680.in1"],
          ["self.d.1","mul_d1__U682.in1"],
          ["self.d.2","mul_d2__U684.in1"]
        ]
      },
      "aff__U701":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U710":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U703.out","add_all__U709.in0"],
          ["mul_d1__U705.out","add_all__U709.in1"],
          ["add_all__U710.in0","add_all__U709.out"],
          ["mul_d2__U707.out","add_all__U710.in1"],
          ["add_all__U711.in0","add_all__U710.out"],
          ["const_term_U708.out","add_all__U711.in1"],
          ["self.out","add_all__U711.out"],
          ["mul_d0__U703.in0","coeff_0_U702.out"],
          ["mul_d1__U705.in0","coeff_1_U704.out"],
          ["mul_d2__U707.in0","coeff_2_U706.out"],
          ["self.d.0","mul_d0__U703.in1"],
          ["self.d.1","mul_d1__U705.in1"],
          ["self.d.2","mul_d2__U707.in1"]
        ]
      },
      "aff__U720":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U726":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U722.out","add_all__U728.in0"],
          ["mul_d1__U724.out","add_all__U728.in1"],
          ["add_all__U729.in0","add_all__U728.out"],
          ["mul_d2__U726.out","add_all__U729.in1"],
          ["add_all__U730.in0","add_all__U729.out"],
          ["const_term_U727.out","add_all__U730.in1"],
          ["self.out","add_all__U730.out"],
          ["mul_d0__U722.in0","coeff_0_U721.out"],
          ["mul_d1__U724.in0","coeff_1_U723.out"],
          ["mul_d2__U726.in0","coeff_2_U725.out"],
          ["self.d.0","mul_d0__U722.in1"],
          ["self.d.1","mul_d1__U724.in1"],
          ["self.d.2","mul_d2__U726.in1"]
        ]
      },
      "aff__U738":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U746":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U747":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U740":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U742":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U740.out","add_all__U746.in0"],
          ["mul_d1__U742.out","add_all__U746.in1"],
          ["add_all__U747.in0","add_all__U746.out"],
          ["mul_d2__U744.out","add_all__U747.in1"],
          ["add_all__U748.in0","add_all__U747.out"],
          ["const_term_U745.out","add_all__U748.in1"],
          ["self.out","add_all__U748.out"],
          ["mul_d0__U740.in0","coeff_0_U739.out"],
          ["mul_d1__U742.in0","coeff_1_U741.out"],
          ["mul_d2__U744.in0","coeff_2_U743.out"],
          ["self.d.0","mul_d0__U740.in1"],
          ["self.d.1","mul_d1__U742.in1"],
          ["self.d.2","mul_d2__U744.in1"]
        ]
      },
      "aff__U753":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U761":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U755.out","add_all__U761.in0"],
          ["mul_d1__U757.out","add_all__U761.in1"],
          ["add_all__U762.in0","add_all__U761.out"],
          ["mul_d2__U759.out","add_all__U762.in1"],
          ["add_all__U763.in0","add_all__U762.out"],
          ["const_term_U760.out","add_all__U763.in1"],
          ["self.out","add_all__U763.out"],
          ["mul_d0__U755.in0","coeff_0_U754.out"],
          ["mul_d1__U757.in0","coeff_1_U756.out"],
          ["mul_d2__U759.in0","coeff_2_U758.out"],
          ["self.d.0","mul_d0__U755.in1"],
          ["self.d.1","mul_d1__U757.in1"],
          ["self.d.2","mul_d2__U759.in1"]
        ]
      },
      "aff__U768":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U776":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U777":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U778":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U771":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U770":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U770.out","add_all__U776.in0"],
          ["mul_d1__U772.out","add_all__U776.in1"],
          ["add_all__U777.in0","add_all__U776.out"],
          ["mul_d2__U774.out","add_all__U777.in1"],
          ["add_all__U778.in0","add_all__U777.out"],
          ["const_term_U775.out","add_all__U778.in1"],
          ["self.out","add_all__U778.out"],
          ["mul_d0__U770.in0","coeff_0_U769.out"],
          ["mul_d1__U772.in0","coeff_1_U771.out"],
          ["mul_d2__U774.in0","coeff_2_U773.out"],
          ["self.d.0","mul_d0__U770.in1"],
          ["self.d.1","mul_d1__U772.in1"],
          ["self.d.2","mul_d2__U774.in1"]
        ]
      },
      "aff__U783":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U785.out","add_all__U791.in0"],
          ["mul_d1__U787.out","add_all__U791.in1"],
          ["add_all__U792.in0","add_all__U791.out"],
          ["mul_d2__U789.out","add_all__U792.in1"],
          ["add_all__U793.in0","add_all__U792.out"],
          ["const_term_U790.out","add_all__U793.in1"],
          ["self.out","add_all__U793.out"],
          ["mul_d0__U785.in0","coeff_0_U784.out"],
          ["mul_d1__U787.in0","coeff_1_U786.out"],
          ["mul_d2__U789.in0","coeff_2_U788.out"],
          ["self.d.0","mul_d0__U785.in1"],
          ["self.d.1","mul_d1__U787.in1"],
          ["self.d.2","mul_d2__U789.in1"]
        ]
      },
      "aff__U79":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U84":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U86":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U81":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U83":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U85":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U81.out","add_all__U87.in0"],
          ["mul_d1__U83.out","add_all__U87.in1"],
          ["add_all__U88.in0","add_all__U87.out"],
          ["mul_d2__U85.out","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["const_term_U86.out","add_all__U89.in1"],
          ["self.out","add_all__U89.out"],
          ["mul_d0__U81.in0","coeff_0_U80.out"],
          ["mul_d1__U83.in0","coeff_1_U82.out"],
          ["mul_d2__U85.in0","coeff_2_U84.out"],
          ["self.d.0","mul_d0__U81.in1"],
          ["self.d.1","mul_d1__U83.in1"],
          ["self.d.2","mul_d2__U85.in1"]
        ]
      },
      "aff__U798":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U801":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U804":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U800.out","add_all__U806.in0"],
          ["mul_d1__U802.out","add_all__U806.in1"],
          ["add_all__U807.in0","add_all__U806.out"],
          ["mul_d2__U804.out","add_all__U807.in1"],
          ["add_all__U808.in0","add_all__U807.out"],
          ["const_term_U805.out","add_all__U808.in1"],
          ["self.out","add_all__U808.out"],
          ["mul_d0__U800.in0","coeff_0_U799.out"],
          ["mul_d1__U802.in0","coeff_1_U801.out"],
          ["mul_d2__U804.in0","coeff_2_U803.out"],
          ["self.d.0","mul_d0__U800.in1"],
          ["self.d.1","mul_d1__U802.in1"],
          ["self.d.2","mul_d2__U804.in1"]
        ]
      },
      "aff__U813":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U823":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2_U818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U820":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U819":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U815.out","add_all__U821.in0"],
          ["mul_d1__U817.out","add_all__U821.in1"],
          ["add_all__U822.in0","add_all__U821.out"],
          ["mul_d2__U819.out","add_all__U822.in1"],
          ["add_all__U823.in0","add_all__U822.out"],
          ["const_term_U820.out","add_all__U823.in1"],
          ["self.out","add_all__U823.out"],
          ["mul_d0__U815.in0","coeff_0_U814.out"],
          ["mul_d1__U817.in0","coeff_1_U816.out"],
          ["mul_d2__U819.in0","coeff_2_U818.out"],
          ["self.d.0","mul_d0__U815.in1"],
          ["self.d.1","mul_d1__U817.in1"],
          ["self.d.2","mul_d2__U819.in1"]
        ]
      },
      "aff__U908":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U916":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U917":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U918":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U909":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U911":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U913":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U915":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U910":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U912":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U914":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U910.out","add_all__U916.in0"],
          ["mul_d1__U912.out","add_all__U916.in1"],
          ["add_all__U917.in0","add_all__U916.out"],
          ["mul_d2__U914.out","add_all__U917.in1"],
          ["add_all__U918.in0","add_all__U917.out"],
          ["const_term_U915.out","add_all__U918.in1"],
          ["self.out","add_all__U918.out"],
          ["mul_d0__U910.in0","coeff_0_U909.out"],
          ["mul_d1__U912.in0","coeff_1_U911.out"],
          ["mul_d2__U914.in0","coeff_2_U913.out"],
          ["self.d.0","mul_d0__U910.in1"],
          ["self.d.1","mul_d1__U912.in1"],
          ["self.d.2","mul_d2__U914.in1"]
        ]
      },
      "aff__U927":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U929.out","add_all__U935.in0"],
          ["mul_d1__U931.out","add_all__U935.in1"],
          ["add_all__U936.in0","add_all__U935.out"],
          ["mul_d2__U933.out","add_all__U936.in1"],
          ["add_all__U937.in0","add_all__U936.out"],
          ["const_term_U934.out","add_all__U937.in1"],
          ["self.out","add_all__U937.out"],
          ["mul_d0__U929.in0","coeff_0_U928.out"],
          ["mul_d1__U931.in0","coeff_1_U930.out"],
          ["mul_d2__U933.in0","coeff_2_U932.out"],
          ["self.d.0","mul_d0__U929.in1"],
          ["self.d.1","mul_d1__U931.in1"],
          ["self.d.2","mul_d2__U933.in1"]
        ]
      },
      "aff__U945":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U953":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U954":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U955":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U948":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U950":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U947":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U951":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U947.out","add_all__U953.in0"],
          ["mul_d1__U949.out","add_all__U953.in1"],
          ["add_all__U954.in0","add_all__U953.out"],
          ["mul_d2__U951.out","add_all__U954.in1"],
          ["add_all__U955.in0","add_all__U954.out"],
          ["const_term_U952.out","add_all__U955.in1"],
          ["self.out","add_all__U955.out"],
          ["mul_d0__U947.in0","coeff_0_U946.out"],
          ["mul_d1__U949.in0","coeff_1_U948.out"],
          ["mul_d2__U951.in0","coeff_2_U950.out"],
          ["self.d.0","mul_d0__U947.in1"],
          ["self.d.1","mul_d1__U949.in1"],
          ["self.d.2","mul_d2__U951.in1"]
        ]
      },
      "aff__U964":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U973":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U974":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U965":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U967":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2_U969":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "mul_d0__U966":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U968":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U970":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U966.out","add_all__U972.in0"],
          ["mul_d1__U968.out","add_all__U972.in1"],
          ["add_all__U973.in0","add_all__U972.out"],
          ["mul_d2__U970.out","add_all__U973.in1"],
          ["add_all__U974.in0","add_all__U973.out"],
          ["const_term_U971.out","add_all__U974.in1"],
          ["self.out","add_all__U974.out"],
          ["mul_d0__U966.in0","coeff_0_U965.out"],
          ["mul_d1__U968.in0","coeff_1_U967.out"],
          ["mul_d2__U970.in0","coeff_2_U969.out"],
          ["self.d.0","mul_d0__U966.in1"],
          ["self.d.1","mul_d1__U968.in1"],
          ["self.d.2","mul_d2__U970.in1"]
        ]
      },
      "aff__U982":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U990":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U983":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U985":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U987":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U989":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U984":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U984.out","add_all__U990.in0"],
          ["mul_d1__U986.out","add_all__U990.in1"],
          ["add_all__U991.in0","add_all__U990.out"],
          ["mul_d2__U988.out","add_all__U991.in1"],
          ["add_all__U992.in0","add_all__U991.out"],
          ["const_term_U989.out","add_all__U992.in1"],
          ["self.out","add_all__U992.out"],
          ["mul_d0__U984.in0","coeff_0_U983.out"],
          ["mul_d1__U986.in0","coeff_1_U985.out"],
          ["mul_d2__U988.in0","coeff_2_U987.out"],
          ["self.d.0","mul_d0__U984.in1"],
          ["self.d.1","mul_d1__U986.in1"],
          ["self.d.2","mul_d2__U988.in1"]
        ]
      },
      "affine_controller__U104":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U105"
          },
          "and_all__U118":{
            "modref":"corebit.and"
          },
          "and_all__U119":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U120":{
            "modref":"corebit.and"
          },
          "d_0_am__U121":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U122":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U116.out"],
          ["d_1_inc.in1","_U116.out"],
          ["d_2_inc.in1","_U116.out"],
          ["inc_time_value.in0","_U116.out"],
          ["cmp_time.in1","_U117.out"],
          ["inc_time_value.in1","_U117.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U118.in0"],
          ["readyInvert.out","and_all__U118.in1"],
          ["inc_time_value.sel","and_all__U118.out"],
          ["cmp_time.out","and_all__U119.in0"],
          ["self.ready","and_all__U119.in1"],
          ["d_0_reg.en","and_all__U119.out"],
          ["d_1_reg.en","and_all__U119.out"],
          ["d_2_reg.en","and_all__U119.out"],
          ["self.valid","and_all__U119.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U120.in0"],
          ["d_1_at_max.out","d_0_am__U120.in1"],
          ["d_0_am__U121.in0","d_0_am__U120.out"],
          ["d_2_at_max.out","d_0_am__U121.in1"],
          ["d_0_next_value.sel","d_0_am__U121.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U122.in0"],
          ["d_2_at_max.out","d_1_am__U122.in1"],
          ["d_1_next_value.sel","d_1_am__U122.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1101":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1102"
          },
          "and_all__U1115":{
            "modref":"corebit.and"
          },
          "and_all__U1116":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1117":{
            "modref":"corebit.and"
          },
          "d_0_am__U1118":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1119":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1113.out"],
          ["d_1_inc.in1","_U1113.out"],
          ["d_2_inc.in1","_U1113.out"],
          ["inc_time_value.in0","_U1113.out"],
          ["cmp_time.in1","_U1114.out"],
          ["inc_time_value.in1","_U1114.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1115.in0"],
          ["readyInvert.out","and_all__U1115.in1"],
          ["inc_time_value.sel","and_all__U1115.out"],
          ["cmp_time.out","and_all__U1116.in0"],
          ["self.ready","and_all__U1116.in1"],
          ["d_0_reg.en","and_all__U1116.out"],
          ["d_1_reg.en","and_all__U1116.out"],
          ["d_2_reg.en","and_all__U1116.out"],
          ["self.valid","and_all__U1116.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1117.in0"],
          ["d_1_at_max.out","d_0_am__U1117.in1"],
          ["d_0_am__U1118.in0","d_0_am__U1117.out"],
          ["d_2_at_max.out","d_0_am__U1118.in1"],
          ["d_0_next_value.sel","d_0_am__U1118.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1119.in0"],
          ["d_2_at_max.out","d_1_am__U1119.in1"],
          ["d_1_next_value.sel","d_1_am__U1119.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1138":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1139"
          },
          "and_all__U1152":{
            "modref":"corebit.and"
          },
          "and_all__U1153":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1154":{
            "modref":"corebit.and"
          },
          "d_0_am__U1155":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1156":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1150.out"],
          ["d_1_inc.in1","_U1150.out"],
          ["d_2_inc.in1","_U1150.out"],
          ["inc_time_value.in0","_U1150.out"],
          ["cmp_time.in1","_U1151.out"],
          ["inc_time_value.in1","_U1151.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1152.in0"],
          ["readyInvert.out","and_all__U1152.in1"],
          ["inc_time_value.sel","and_all__U1152.out"],
          ["cmp_time.out","and_all__U1153.in0"],
          ["self.ready","and_all__U1153.in1"],
          ["d_0_reg.en","and_all__U1153.out"],
          ["d_1_reg.en","and_all__U1153.out"],
          ["d_2_reg.en","and_all__U1153.out"],
          ["self.valid","and_all__U1153.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1154.in0"],
          ["d_1_at_max.out","d_0_am__U1154.in1"],
          ["d_0_am__U1155.in0","d_0_am__U1154.out"],
          ["d_2_at_max.out","d_0_am__U1155.in1"],
          ["d_0_next_value.sel","d_0_am__U1155.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1156.in0"],
          ["d_2_at_max.out","d_1_am__U1156.in1"],
          ["d_1_next_value.sel","d_1_am__U1156.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1175":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1176"
          },
          "and_all__U1189":{
            "modref":"corebit.and"
          },
          "and_all__U1190":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1191":{
            "modref":"corebit.and"
          },
          "d_0_am__U1192":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1193":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1187.out"],
          ["d_1_inc.in1","_U1187.out"],
          ["d_2_inc.in1","_U1187.out"],
          ["inc_time_value.in0","_U1187.out"],
          ["cmp_time.in1","_U1188.out"],
          ["inc_time_value.in1","_U1188.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1189.in0"],
          ["readyInvert.out","and_all__U1189.in1"],
          ["inc_time_value.sel","and_all__U1189.out"],
          ["cmp_time.out","and_all__U1190.in0"],
          ["self.ready","and_all__U1190.in1"],
          ["d_0_reg.en","and_all__U1190.out"],
          ["d_1_reg.en","and_all__U1190.out"],
          ["d_2_reg.en","and_all__U1190.out"],
          ["self.valid","and_all__U1190.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1191.in0"],
          ["d_1_at_max.out","d_0_am__U1191.in1"],
          ["d_0_am__U1192.in0","d_0_am__U1191.out"],
          ["d_2_at_max.out","d_0_am__U1192.in1"],
          ["d_0_next_value.sel","d_0_am__U1192.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1193.in0"],
          ["d_2_at_max.out","d_1_am__U1193.in1"],
          ["d_1_next_value.sel","d_1_am__U1193.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1295":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1296"
          },
          "and_all__U1309":{
            "modref":"corebit.and"
          },
          "and_all__U1310":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1311":{
            "modref":"corebit.and"
          },
          "d_0_am__U1312":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1313":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1307.out"],
          ["d_1_inc.in1","_U1307.out"],
          ["d_2_inc.in1","_U1307.out"],
          ["inc_time_value.in0","_U1307.out"],
          ["cmp_time.in1","_U1308.out"],
          ["inc_time_value.in1","_U1308.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1309.in0"],
          ["readyInvert.out","and_all__U1309.in1"],
          ["inc_time_value.sel","and_all__U1309.out"],
          ["cmp_time.out","and_all__U1310.in0"],
          ["self.ready","and_all__U1310.in1"],
          ["d_0_reg.en","and_all__U1310.out"],
          ["d_1_reg.en","and_all__U1310.out"],
          ["d_2_reg.en","and_all__U1310.out"],
          ["self.valid","and_all__U1310.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1311.in0"],
          ["d_1_at_max.out","d_0_am__U1311.in1"],
          ["d_0_am__U1312.in0","d_0_am__U1311.out"],
          ["d_2_at_max.out","d_0_am__U1312.in1"],
          ["d_0_next_value.sel","d_0_am__U1312.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1313.in0"],
          ["d_2_at_max.out","d_1_am__U1313.in1"],
          ["d_1_next_value.sel","d_1_am__U1313.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U130":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U131"
          },
          "and_all__U144":{
            "modref":"corebit.and"
          },
          "and_all__U145":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U146":{
            "modref":"corebit.and"
          },
          "d_0_am__U147":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U148":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U142.out"],
          ["d_1_inc.in1","_U142.out"],
          ["d_2_inc.in1","_U142.out"],
          ["inc_time_value.in0","_U142.out"],
          ["cmp_time.in1","_U143.out"],
          ["inc_time_value.in1","_U143.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U144.in0"],
          ["readyInvert.out","and_all__U144.in1"],
          ["inc_time_value.sel","and_all__U144.out"],
          ["cmp_time.out","and_all__U145.in0"],
          ["self.ready","and_all__U145.in1"],
          ["d_0_reg.en","and_all__U145.out"],
          ["d_1_reg.en","and_all__U145.out"],
          ["d_2_reg.en","and_all__U145.out"],
          ["self.valid","and_all__U145.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U146.in0"],
          ["d_1_at_max.out","d_0_am__U146.in1"],
          ["d_0_am__U147.in0","d_0_am__U146.out"],
          ["d_2_at_max.out","d_0_am__U147.in1"],
          ["d_0_next_value.sel","d_0_am__U147.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U148.in0"],
          ["d_2_at_max.out","d_1_am__U148.in1"],
          ["d_1_next_value.sel","d_1_am__U148.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1332":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1333"
          },
          "and_all__U1346":{
            "modref":"corebit.and"
          },
          "and_all__U1347":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1348":{
            "modref":"corebit.and"
          },
          "d_0_am__U1349":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1350":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1344.out"],
          ["d_1_inc.in1","_U1344.out"],
          ["d_2_inc.in1","_U1344.out"],
          ["inc_time_value.in0","_U1344.out"],
          ["cmp_time.in1","_U1345.out"],
          ["inc_time_value.in1","_U1345.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1346.in0"],
          ["readyInvert.out","and_all__U1346.in1"],
          ["inc_time_value.sel","and_all__U1346.out"],
          ["cmp_time.out","and_all__U1347.in0"],
          ["self.ready","and_all__U1347.in1"],
          ["d_0_reg.en","and_all__U1347.out"],
          ["d_1_reg.en","and_all__U1347.out"],
          ["d_2_reg.en","and_all__U1347.out"],
          ["self.valid","and_all__U1347.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1348.in0"],
          ["d_1_at_max.out","d_0_am__U1348.in1"],
          ["d_0_am__U1349.in0","d_0_am__U1348.out"],
          ["d_2_at_max.out","d_0_am__U1349.in1"],
          ["d_0_next_value.sel","d_0_am__U1349.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1350.in0"],
          ["d_2_at_max.out","d_1_am__U1350.in1"],
          ["d_1_next_value.sel","d_1_am__U1350.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1369":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1370"
          },
          "and_all__U1383":{
            "modref":"corebit.and"
          },
          "and_all__U1384":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1385":{
            "modref":"corebit.and"
          },
          "d_0_am__U1386":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1387":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1381.out"],
          ["d_1_inc.in1","_U1381.out"],
          ["d_2_inc.in1","_U1381.out"],
          ["inc_time_value.in0","_U1381.out"],
          ["cmp_time.in1","_U1382.out"],
          ["inc_time_value.in1","_U1382.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1383.in0"],
          ["readyInvert.out","and_all__U1383.in1"],
          ["inc_time_value.sel","and_all__U1383.out"],
          ["cmp_time.out","and_all__U1384.in0"],
          ["self.ready","and_all__U1384.in1"],
          ["d_0_reg.en","and_all__U1384.out"],
          ["d_1_reg.en","and_all__U1384.out"],
          ["d_2_reg.en","and_all__U1384.out"],
          ["self.valid","and_all__U1384.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1385.in0"],
          ["d_1_at_max.out","d_0_am__U1385.in1"],
          ["d_0_am__U1386.in0","d_0_am__U1385.out"],
          ["d_2_at_max.out","d_0_am__U1386.in1"],
          ["d_0_next_value.sel","d_0_am__U1386.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1387.in0"],
          ["d_2_at_max.out","d_1_am__U1387.in1"],
          ["d_1_next_value.sel","d_1_am__U1387.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1480":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1481"
          },
          "and_all__U1494":{
            "modref":"corebit.and"
          },
          "and_all__U1495":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1496":{
            "modref":"corebit.and"
          },
          "d_0_am__U1497":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1498":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1492.out"],
          ["d_1_inc.in1","_U1492.out"],
          ["d_2_inc.in1","_U1492.out"],
          ["inc_time_value.in0","_U1492.out"],
          ["cmp_time.in1","_U1493.out"],
          ["inc_time_value.in1","_U1493.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1494.in0"],
          ["readyInvert.out","and_all__U1494.in1"],
          ["inc_time_value.sel","and_all__U1494.out"],
          ["cmp_time.out","and_all__U1495.in0"],
          ["self.ready","and_all__U1495.in1"],
          ["d_0_reg.en","and_all__U1495.out"],
          ["d_1_reg.en","and_all__U1495.out"],
          ["d_2_reg.en","and_all__U1495.out"],
          ["self.valid","and_all__U1495.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1496.in0"],
          ["d_1_at_max.out","d_0_am__U1496.in1"],
          ["d_0_am__U1497.in0","d_0_am__U1496.out"],
          ["d_2_at_max.out","d_0_am__U1497.in1"],
          ["d_0_next_value.sel","d_0_am__U1497.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1498.in0"],
          ["d_2_at_max.out","d_1_am__U1498.in1"],
          ["d_1_next_value.sel","d_1_am__U1498.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1519":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1531":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1520"
          },
          "and_all__U1533":{
            "modref":"corebit.and"
          },
          "and_all__U1534":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1535":{
            "modref":"corebit.and"
          },
          "d_0_am__U1536":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1537":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1531.out"],
          ["d_1_inc.in1","_U1531.out"],
          ["d_2_inc.in1","_U1531.out"],
          ["inc_time_value.in0","_U1531.out"],
          ["cmp_time.in1","_U1532.out"],
          ["inc_time_value.in1","_U1532.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1533.in0"],
          ["readyInvert.out","and_all__U1533.in1"],
          ["inc_time_value.sel","and_all__U1533.out"],
          ["cmp_time.out","and_all__U1534.in0"],
          ["self.ready","and_all__U1534.in1"],
          ["d_0_reg.en","and_all__U1534.out"],
          ["d_1_reg.en","and_all__U1534.out"],
          ["d_2_reg.en","and_all__U1534.out"],
          ["self.valid","and_all__U1534.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1535.in0"],
          ["d_1_at_max.out","d_0_am__U1535.in1"],
          ["d_0_am__U1536.in0","d_0_am__U1535.out"],
          ["d_2_at_max.out","d_0_am__U1536.in1"],
          ["d_0_next_value.sel","d_0_am__U1536.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1537.in0"],
          ["d_2_at_max.out","d_1_am__U1537.in1"],
          ["d_1_next_value.sel","d_1_am__U1537.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1558":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1559"
          },
          "and_all__U1572":{
            "modref":"corebit.and"
          },
          "and_all__U1573":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1574":{
            "modref":"corebit.and"
          },
          "d_0_am__U1575":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1576":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1570.out"],
          ["d_1_inc.in1","_U1570.out"],
          ["d_2_inc.in1","_U1570.out"],
          ["inc_time_value.in0","_U1570.out"],
          ["cmp_time.in1","_U1571.out"],
          ["inc_time_value.in1","_U1571.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1572.in0"],
          ["readyInvert.out","and_all__U1572.in1"],
          ["inc_time_value.sel","and_all__U1572.out"],
          ["cmp_time.out","and_all__U1573.in0"],
          ["self.ready","and_all__U1573.in1"],
          ["d_0_reg.en","and_all__U1573.out"],
          ["d_1_reg.en","and_all__U1573.out"],
          ["d_2_reg.en","and_all__U1573.out"],
          ["self.valid","and_all__U1573.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1574.in0"],
          ["d_1_at_max.out","d_0_am__U1574.in1"],
          ["d_0_am__U1575.in0","d_0_am__U1574.out"],
          ["d_2_at_max.out","d_0_am__U1575.in1"],
          ["d_0_next_value.sel","d_0_am__U1575.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1576.in0"],
          ["d_2_at_max.out","d_1_am__U1576.in1"],
          ["d_1_next_value.sel","d_1_am__U1576.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U156":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U157"
          },
          "and_all__U170":{
            "modref":"corebit.and"
          },
          "and_all__U171":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U172":{
            "modref":"corebit.and"
          },
          "d_0_am__U173":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U174":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U168.out"],
          ["d_1_inc.in1","_U168.out"],
          ["d_2_inc.in1","_U168.out"],
          ["inc_time_value.in0","_U168.out"],
          ["cmp_time.in1","_U169.out"],
          ["inc_time_value.in1","_U169.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U170.in0"],
          ["readyInvert.out","and_all__U170.in1"],
          ["inc_time_value.sel","and_all__U170.out"],
          ["cmp_time.out","and_all__U171.in0"],
          ["self.ready","and_all__U171.in1"],
          ["d_0_reg.en","and_all__U171.out"],
          ["d_1_reg.en","and_all__U171.out"],
          ["d_2_reg.en","and_all__U171.out"],
          ["self.valid","and_all__U171.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U172.in0"],
          ["d_1_at_max.out","d_0_am__U172.in1"],
          ["d_0_am__U173.in0","d_0_am__U172.out"],
          ["d_2_at_max.out","d_0_am__U173.in1"],
          ["d_0_next_value.sel","d_0_am__U173.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U174.in0"],
          ["d_2_at_max.out","d_1_am__U174.in1"],
          ["d_1_next_value.sel","d_1_am__U174.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U182":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U183"
          },
          "and_all__U196":{
            "modref":"corebit.and"
          },
          "and_all__U197":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U198":{
            "modref":"corebit.and"
          },
          "d_0_am__U199":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U200":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U194.out"],
          ["d_1_inc.in1","_U194.out"],
          ["d_2_inc.in1","_U194.out"],
          ["inc_time_value.in0","_U194.out"],
          ["cmp_time.in1","_U195.out"],
          ["inc_time_value.in1","_U195.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U196.in0"],
          ["readyInvert.out","and_all__U196.in1"],
          ["inc_time_value.sel","and_all__U196.out"],
          ["cmp_time.out","and_all__U197.in0"],
          ["self.ready","and_all__U197.in1"],
          ["d_0_reg.en","and_all__U197.out"],
          ["d_1_reg.en","and_all__U197.out"],
          ["d_2_reg.en","and_all__U197.out"],
          ["self.valid","and_all__U197.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U198.in0"],
          ["d_1_at_max.out","d_0_am__U198.in1"],
          ["d_0_am__U199.in0","d_0_am__U198.out"],
          ["d_2_at_max.out","d_0_am__U199.in1"],
          ["d_0_next_value.sel","d_0_am__U199.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U200.in0"],
          ["d_2_at_max.out","d_1_am__U200.in1"],
          ["d_1_next_value.sel","d_1_am__U200.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U208":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U209"
          },
          "and_all__U222":{
            "modref":"corebit.and"
          },
          "and_all__U223":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U224":{
            "modref":"corebit.and"
          },
          "d_0_am__U225":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U226":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U220.out"],
          ["d_1_inc.in1","_U220.out"],
          ["d_2_inc.in1","_U220.out"],
          ["inc_time_value.in0","_U220.out"],
          ["cmp_time.in1","_U221.out"],
          ["inc_time_value.in1","_U221.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U222.in0"],
          ["readyInvert.out","and_all__U222.in1"],
          ["inc_time_value.sel","and_all__U222.out"],
          ["cmp_time.out","and_all__U223.in0"],
          ["self.ready","and_all__U223.in1"],
          ["d_0_reg.en","and_all__U223.out"],
          ["d_1_reg.en","and_all__U223.out"],
          ["d_2_reg.en","and_all__U223.out"],
          ["self.valid","and_all__U223.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U224.in0"],
          ["d_1_at_max.out","d_0_am__U224.in1"],
          ["d_0_am__U225.in0","d_0_am__U224.out"],
          ["d_2_at_max.out","d_0_am__U225.in1"],
          ["d_0_next_value.sel","d_0_am__U225.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U226.in0"],
          ["d_2_at_max.out","d_1_am__U226.in1"],
          ["d_1_next_value.sel","d_1_am__U226.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U234":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U235"
          },
          "and_all__U248":{
            "modref":"corebit.and"
          },
          "and_all__U249":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U250":{
            "modref":"corebit.and"
          },
          "d_0_am__U251":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U252":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U246.out"],
          ["d_1_inc.in1","_U246.out"],
          ["d_2_inc.in1","_U246.out"],
          ["inc_time_value.in0","_U246.out"],
          ["cmp_time.in1","_U247.out"],
          ["inc_time_value.in1","_U247.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U248.in0"],
          ["readyInvert.out","and_all__U248.in1"],
          ["inc_time_value.sel","and_all__U248.out"],
          ["cmp_time.out","and_all__U249.in0"],
          ["self.ready","and_all__U249.in1"],
          ["d_0_reg.en","and_all__U249.out"],
          ["d_1_reg.en","and_all__U249.out"],
          ["d_2_reg.en","and_all__U249.out"],
          ["self.valid","and_all__U249.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U250.in0"],
          ["d_1_at_max.out","d_0_am__U250.in1"],
          ["d_0_am__U251.in0","d_0_am__U250.out"],
          ["d_2_at_max.out","d_0_am__U251.in1"],
          ["d_0_next_value.sel","d_0_am__U251.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U252.in0"],
          ["d_2_at_max.out","d_1_am__U252.in1"],
          ["d_1_next_value.sel","d_1_am__U252.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U260":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U261"
          },
          "and_all__U274":{
            "modref":"corebit.and"
          },
          "and_all__U275":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U276":{
            "modref":"corebit.and"
          },
          "d_0_am__U277":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U278":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U272.out"],
          ["d_1_inc.in1","_U272.out"],
          ["d_2_inc.in1","_U272.out"],
          ["inc_time_value.in0","_U272.out"],
          ["cmp_time.in1","_U273.out"],
          ["inc_time_value.in1","_U273.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U274.in0"],
          ["readyInvert.out","and_all__U274.in1"],
          ["inc_time_value.sel","and_all__U274.out"],
          ["cmp_time.out","and_all__U275.in0"],
          ["self.ready","and_all__U275.in1"],
          ["d_0_reg.en","and_all__U275.out"],
          ["d_1_reg.en","and_all__U275.out"],
          ["d_2_reg.en","and_all__U275.out"],
          ["self.valid","and_all__U275.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U276.in0"],
          ["d_1_at_max.out","d_0_am__U276.in1"],
          ["d_0_am__U277.in0","d_0_am__U276.out"],
          ["d_2_at_max.out","d_0_am__U277.in1"],
          ["d_0_next_value.sel","d_0_am__U277.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U278.in0"],
          ["d_2_at_max.out","d_1_am__U278.in1"],
          ["d_1_next_value.sel","d_1_am__U278.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U286":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U287"
          },
          "and_all__U300":{
            "modref":"corebit.and"
          },
          "and_all__U301":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U302":{
            "modref":"corebit.and"
          },
          "d_0_am__U303":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U304":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U298.out"],
          ["d_1_inc.in1","_U298.out"],
          ["d_2_inc.in1","_U298.out"],
          ["inc_time_value.in0","_U298.out"],
          ["cmp_time.in1","_U299.out"],
          ["inc_time_value.in1","_U299.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U300.in0"],
          ["readyInvert.out","and_all__U300.in1"],
          ["inc_time_value.sel","and_all__U300.out"],
          ["cmp_time.out","and_all__U301.in0"],
          ["self.ready","and_all__U301.in1"],
          ["d_0_reg.en","and_all__U301.out"],
          ["d_1_reg.en","and_all__U301.out"],
          ["d_2_reg.en","and_all__U301.out"],
          ["self.valid","and_all__U301.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U302.in0"],
          ["d_1_at_max.out","d_0_am__U302.in1"],
          ["d_0_am__U303.in0","d_0_am__U302.out"],
          ["d_2_at_max.out","d_0_am__U303.in1"],
          ["d_0_next_value.sel","d_0_am__U303.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U304.in0"],
          ["d_2_at_max.out","d_1_am__U304.in1"],
          ["d_1_next_value.sel","d_1_am__U304.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U312":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U313"
          },
          "and_all__U326":{
            "modref":"corebit.and"
          },
          "and_all__U327":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U328":{
            "modref":"corebit.and"
          },
          "d_0_am__U329":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U330":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U324.out"],
          ["d_1_inc.in1","_U324.out"],
          ["d_2_inc.in1","_U324.out"],
          ["inc_time_value.in0","_U324.out"],
          ["cmp_time.in1","_U325.out"],
          ["inc_time_value.in1","_U325.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U326.in0"],
          ["readyInvert.out","and_all__U326.in1"],
          ["inc_time_value.sel","and_all__U326.out"],
          ["cmp_time.out","and_all__U327.in0"],
          ["self.ready","and_all__U327.in1"],
          ["d_0_reg.en","and_all__U327.out"],
          ["d_1_reg.en","and_all__U327.out"],
          ["d_2_reg.en","and_all__U327.out"],
          ["self.valid","and_all__U327.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U328.in0"],
          ["d_1_at_max.out","d_0_am__U328.in1"],
          ["d_0_am__U329.in0","d_0_am__U328.out"],
          ["d_2_at_max.out","d_0_am__U329.in1"],
          ["d_0_next_value.sel","d_0_am__U329.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U330.in0"],
          ["d_2_at_max.out","d_1_am__U330.in1"],
          ["d_1_next_value.sel","d_1_am__U330.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U338":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U339"
          },
          "and_all__U352":{
            "modref":"corebit.and"
          },
          "and_all__U353":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U354":{
            "modref":"corebit.and"
          },
          "d_0_am__U355":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U356":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U350.out"],
          ["d_1_inc.in1","_U350.out"],
          ["d_2_inc.in1","_U350.out"],
          ["inc_time_value.in0","_U350.out"],
          ["cmp_time.in1","_U351.out"],
          ["inc_time_value.in1","_U351.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U352.in0"],
          ["readyInvert.out","and_all__U352.in1"],
          ["inc_time_value.sel","and_all__U352.out"],
          ["cmp_time.out","and_all__U353.in0"],
          ["self.ready","and_all__U353.in1"],
          ["d_0_reg.en","and_all__U353.out"],
          ["d_1_reg.en","and_all__U353.out"],
          ["d_2_reg.en","and_all__U353.out"],
          ["self.valid","and_all__U353.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U354.in0"],
          ["d_1_at_max.out","d_0_am__U354.in1"],
          ["d_0_am__U355.in0","d_0_am__U354.out"],
          ["d_2_at_max.out","d_0_am__U355.in1"],
          ["d_0_next_value.sel","d_0_am__U355.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U356.in0"],
          ["d_2_at_max.out","d_1_am__U356.in1"],
          ["d_1_next_value.sel","d_1_am__U356.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U364":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U365"
          },
          "and_all__U378":{
            "modref":"corebit.and"
          },
          "and_all__U379":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U380":{
            "modref":"corebit.and"
          },
          "d_0_am__U381":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U382":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U376.out"],
          ["d_1_inc.in1","_U376.out"],
          ["d_2_inc.in1","_U376.out"],
          ["inc_time_value.in0","_U376.out"],
          ["cmp_time.in1","_U377.out"],
          ["inc_time_value.in1","_U377.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U378.in0"],
          ["readyInvert.out","and_all__U378.in1"],
          ["inc_time_value.sel","and_all__U378.out"],
          ["cmp_time.out","and_all__U379.in0"],
          ["self.ready","and_all__U379.in1"],
          ["d_0_reg.en","and_all__U379.out"],
          ["d_1_reg.en","and_all__U379.out"],
          ["d_2_reg.en","and_all__U379.out"],
          ["self.valid","and_all__U379.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U380.in0"],
          ["d_1_at_max.out","d_0_am__U380.in1"],
          ["d_0_am__U381.in0","d_0_am__U380.out"],
          ["d_2_at_max.out","d_0_am__U381.in1"],
          ["d_0_next_value.sel","d_0_am__U381.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U382.in0"],
          ["d_2_at_max.out","d_1_am__U382.in1"],
          ["d_1_next_value.sel","d_1_am__U382.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U390":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U391"
          },
          "and_all__U404":{
            "modref":"corebit.and"
          },
          "and_all__U405":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U406":{
            "modref":"corebit.and"
          },
          "d_0_am__U407":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U408":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U402.out"],
          ["d_1_inc.in1","_U402.out"],
          ["d_2_inc.in1","_U402.out"],
          ["inc_time_value.in0","_U402.out"],
          ["cmp_time.in1","_U403.out"],
          ["inc_time_value.in1","_U403.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U404.in0"],
          ["readyInvert.out","and_all__U404.in1"],
          ["inc_time_value.sel","and_all__U404.out"],
          ["cmp_time.out","and_all__U405.in0"],
          ["self.ready","and_all__U405.in1"],
          ["d_0_reg.en","and_all__U405.out"],
          ["d_1_reg.en","and_all__U405.out"],
          ["d_2_reg.en","and_all__U405.out"],
          ["self.valid","and_all__U405.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U406.in0"],
          ["d_1_at_max.out","d_0_am__U406.in1"],
          ["d_0_am__U407.in0","d_0_am__U406.out"],
          ["d_2_at_max.out","d_0_am__U407.in1"],
          ["d_0_next_value.sel","d_0_am__U407.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U408.in0"],
          ["d_2_at_max.out","d_1_am__U408.in1"],
          ["d_1_next_value.sel","d_1_am__U408.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U416":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U417"
          },
          "and_all__U430":{
            "modref":"corebit.and"
          },
          "and_all__U431":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U432":{
            "modref":"corebit.and"
          },
          "d_0_am__U433":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U434":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U428.out"],
          ["d_1_inc.in1","_U428.out"],
          ["d_2_inc.in1","_U428.out"],
          ["inc_time_value.in0","_U428.out"],
          ["cmp_time.in1","_U429.out"],
          ["inc_time_value.in1","_U429.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U430.in0"],
          ["readyInvert.out","and_all__U430.in1"],
          ["inc_time_value.sel","and_all__U430.out"],
          ["cmp_time.out","and_all__U431.in0"],
          ["self.ready","and_all__U431.in1"],
          ["d_0_reg.en","and_all__U431.out"],
          ["d_1_reg.en","and_all__U431.out"],
          ["d_2_reg.en","and_all__U431.out"],
          ["self.valid","and_all__U431.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U432.in0"],
          ["d_1_at_max.out","d_0_am__U432.in1"],
          ["d_0_am__U433.in0","d_0_am__U432.out"],
          ["d_2_at_max.out","d_0_am__U433.in1"],
          ["d_0_next_value.sel","d_0_am__U433.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U434.in0"],
          ["d_2_at_max.out","d_1_am__U434.in1"],
          ["d_1_next_value.sel","d_1_am__U434.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U52":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U64":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U53"
          },
          "and_all__U66":{
            "modref":"corebit.and"
          },
          "and_all__U67":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U68":{
            "modref":"corebit.and"
          },
          "d_0_am__U69":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U70":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U64.out"],
          ["d_1_inc.in1","_U64.out"],
          ["d_2_inc.in1","_U64.out"],
          ["inc_time_value.in0","_U64.out"],
          ["cmp_time.in1","_U65.out"],
          ["inc_time_value.in1","_U65.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U66.in0"],
          ["readyInvert.out","and_all__U66.in1"],
          ["inc_time_value.sel","and_all__U66.out"],
          ["cmp_time.out","and_all__U67.in0"],
          ["self.ready","and_all__U67.in1"],
          ["d_0_reg.en","and_all__U67.out"],
          ["d_1_reg.en","and_all__U67.out"],
          ["d_2_reg.en","and_all__U67.out"],
          ["self.valid","and_all__U67.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U68.in0"],
          ["d_1_at_max.out","d_0_am__U68.in1"],
          ["d_0_am__U69.in0","d_0_am__U68.out"],
          ["d_2_at_max.out","d_0_am__U69.in1"],
          ["d_0_next_value.sel","d_0_am__U69.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U70.in0"],
          ["d_2_at_max.out","d_1_am__U70.in1"],
          ["d_1_next_value.sel","d_1_am__U70.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U539":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U540"
          },
          "and_all__U553":{
            "modref":"corebit.and"
          },
          "and_all__U554":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U555":{
            "modref":"corebit.and"
          },
          "d_0_am__U556":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U557":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U551.out"],
          ["d_1_inc.in1","_U551.out"],
          ["d_2_inc.in1","_U551.out"],
          ["inc_time_value.in0","_U551.out"],
          ["cmp_time.in1","_U552.out"],
          ["inc_time_value.in1","_U552.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U553.in0"],
          ["readyInvert.out","and_all__U553.in1"],
          ["inc_time_value.sel","and_all__U553.out"],
          ["cmp_time.out","and_all__U554.in0"],
          ["self.ready","and_all__U554.in1"],
          ["d_0_reg.en","and_all__U554.out"],
          ["d_1_reg.en","and_all__U554.out"],
          ["d_2_reg.en","and_all__U554.out"],
          ["self.valid","and_all__U554.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U555.in0"],
          ["d_1_at_max.out","d_0_am__U555.in1"],
          ["d_0_am__U556.in0","d_0_am__U555.out"],
          ["d_2_at_max.out","d_0_am__U556.in1"],
          ["d_0_next_value.sel","d_0_am__U556.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U557.in0"],
          ["d_2_at_max.out","d_1_am__U557.in1"],
          ["d_1_next_value.sel","d_1_am__U557.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U576":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U588":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U589":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U577"
          },
          "and_all__U590":{
            "modref":"corebit.and"
          },
          "and_all__U591":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U592":{
            "modref":"corebit.and"
          },
          "d_0_am__U593":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U594":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U588.out"],
          ["d_1_inc.in1","_U588.out"],
          ["d_2_inc.in1","_U588.out"],
          ["inc_time_value.in0","_U588.out"],
          ["cmp_time.in1","_U589.out"],
          ["inc_time_value.in1","_U589.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U590.in0"],
          ["readyInvert.out","and_all__U590.in1"],
          ["inc_time_value.sel","and_all__U590.out"],
          ["cmp_time.out","and_all__U591.in0"],
          ["self.ready","and_all__U591.in1"],
          ["d_0_reg.en","and_all__U591.out"],
          ["d_1_reg.en","and_all__U591.out"],
          ["d_2_reg.en","and_all__U591.out"],
          ["self.valid","and_all__U591.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U592.in0"],
          ["d_1_at_max.out","d_0_am__U592.in1"],
          ["d_0_am__U593.in0","d_0_am__U592.out"],
          ["d_2_at_max.out","d_0_am__U593.in1"],
          ["d_0_next_value.sel","d_0_am__U593.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U594.in0"],
          ["d_2_at_max.out","d_1_am__U594.in1"],
          ["d_1_next_value.sel","d_1_am__U594.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U613":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U625":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U614"
          },
          "and_all__U627":{
            "modref":"corebit.and"
          },
          "and_all__U628":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U629":{
            "modref":"corebit.and"
          },
          "d_0_am__U630":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U631":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U625.out"],
          ["d_1_inc.in1","_U625.out"],
          ["d_2_inc.in1","_U625.out"],
          ["inc_time_value.in0","_U625.out"],
          ["cmp_time.in1","_U626.out"],
          ["inc_time_value.in1","_U626.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U627.in0"],
          ["readyInvert.out","and_all__U627.in1"],
          ["inc_time_value.sel","and_all__U627.out"],
          ["cmp_time.out","and_all__U628.in0"],
          ["self.ready","and_all__U628.in1"],
          ["d_0_reg.en","and_all__U628.out"],
          ["d_1_reg.en","and_all__U628.out"],
          ["d_2_reg.en","and_all__U628.out"],
          ["self.valid","and_all__U628.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U629.in0"],
          ["d_1_at_max.out","d_0_am__U629.in1"],
          ["d_0_am__U630.in0","d_0_am__U629.out"],
          ["d_2_at_max.out","d_0_am__U630.in1"],
          ["d_0_next_value.sel","d_0_am__U630.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U631.in0"],
          ["d_2_at_max.out","d_1_am__U631.in1"],
          ["d_1_next_value.sel","d_1_am__U631.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U658":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U671":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U659"
          },
          "and_all__U672":{
            "modref":"corebit.and"
          },
          "and_all__U673":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U674":{
            "modref":"corebit.and"
          },
          "d_0_am__U675":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U676":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U670.out"],
          ["d_1_inc.in1","_U670.out"],
          ["d_2_inc.in1","_U670.out"],
          ["inc_time_value.in0","_U670.out"],
          ["cmp_time.in1","_U671.out"],
          ["inc_time_value.in1","_U671.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U672.in0"],
          ["readyInvert.out","and_all__U672.in1"],
          ["inc_time_value.sel","and_all__U672.out"],
          ["cmp_time.out","and_all__U673.in0"],
          ["self.ready","and_all__U673.in1"],
          ["d_0_reg.en","and_all__U673.out"],
          ["d_1_reg.en","and_all__U673.out"],
          ["d_2_reg.en","and_all__U673.out"],
          ["self.valid","and_all__U673.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U674.in0"],
          ["d_1_at_max.out","d_0_am__U674.in1"],
          ["d_0_am__U675.in0","d_0_am__U674.out"],
          ["d_2_at_max.out","d_0_am__U675.in1"],
          ["d_0_next_value.sel","d_0_am__U675.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U676.in0"],
          ["d_2_at_max.out","d_1_am__U676.in1"],
          ["d_1_next_value.sel","d_1_am__U676.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U700":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U713":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U701"
          },
          "and_all__U714":{
            "modref":"corebit.and"
          },
          "and_all__U715":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U716":{
            "modref":"corebit.and"
          },
          "d_0_am__U717":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U718":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U712.out"],
          ["d_1_inc.in1","_U712.out"],
          ["d_2_inc.in1","_U712.out"],
          ["inc_time_value.in0","_U712.out"],
          ["cmp_time.in1","_U713.out"],
          ["inc_time_value.in1","_U713.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U714.in0"],
          ["readyInvert.out","and_all__U714.in1"],
          ["inc_time_value.sel","and_all__U714.out"],
          ["cmp_time.out","and_all__U715.in0"],
          ["self.ready","and_all__U715.in1"],
          ["d_0_reg.en","and_all__U715.out"],
          ["d_1_reg.en","and_all__U715.out"],
          ["d_2_reg.en","and_all__U715.out"],
          ["self.valid","and_all__U715.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U716.in0"],
          ["d_1_at_max.out","d_0_am__U716.in1"],
          ["d_0_am__U717.in0","d_0_am__U716.out"],
          ["d_2_at_max.out","d_0_am__U717.in1"],
          ["d_0_next_value.sel","d_0_am__U717.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U718.in0"],
          ["d_2_at_max.out","d_1_am__U718.in1"],
          ["d_1_next_value.sel","d_1_am__U718.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U78":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U79"
          },
          "and_all__U92":{
            "modref":"corebit.and"
          },
          "and_all__U93":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U94":{
            "modref":"corebit.and"
          },
          "d_0_am__U95":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U96":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U90.out"],
          ["d_1_inc.in1","_U90.out"],
          ["d_2_inc.in1","_U90.out"],
          ["inc_time_value.in0","_U90.out"],
          ["cmp_time.in1","_U91.out"],
          ["inc_time_value.in1","_U91.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U92.in0"],
          ["readyInvert.out","and_all__U92.in1"],
          ["inc_time_value.sel","and_all__U92.out"],
          ["cmp_time.out","and_all__U93.in0"],
          ["self.ready","and_all__U93.in1"],
          ["d_0_reg.en","and_all__U93.out"],
          ["d_1_reg.en","and_all__U93.out"],
          ["d_2_reg.en","and_all__U93.out"],
          ["self.valid","and_all__U93.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U94.in0"],
          ["d_1_at_max.out","d_0_am__U94.in1"],
          ["d_0_am__U95.in0","d_0_am__U94.out"],
          ["d_2_at_max.out","d_0_am__U95.in1"],
          ["d_0_next_value.sel","d_0_am__U95.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U96.in0"],
          ["d_2_at_max.out","d_1_am__U96.in1"],
          ["d_1_next_value.sel","d_1_am__U96.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U907":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U919":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U908"
          },
          "and_all__U921":{
            "modref":"corebit.and"
          },
          "and_all__U922":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U923":{
            "modref":"corebit.and"
          },
          "d_0_am__U924":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U925":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U919.out"],
          ["d_1_inc.in1","_U919.out"],
          ["d_2_inc.in1","_U919.out"],
          ["inc_time_value.in0","_U919.out"],
          ["cmp_time.in1","_U920.out"],
          ["inc_time_value.in1","_U920.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U921.in0"],
          ["readyInvert.out","and_all__U921.in1"],
          ["inc_time_value.sel","and_all__U921.out"],
          ["cmp_time.out","and_all__U922.in0"],
          ["self.ready","and_all__U922.in1"],
          ["d_0_reg.en","and_all__U922.out"],
          ["d_1_reg.en","and_all__U922.out"],
          ["d_2_reg.en","and_all__U922.out"],
          ["self.valid","and_all__U922.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U923.in0"],
          ["d_1_at_max.out","d_0_am__U923.in1"],
          ["d_0_am__U924.in0","d_0_am__U923.out"],
          ["d_2_at_max.out","d_0_am__U924.in1"],
          ["d_0_next_value.sel","d_0_am__U924.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U925.in0"],
          ["d_2_at_max.out","d_1_am__U925.in1"],
          ["d_1_next_value.sel","d_1_am__U925.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U944":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U957":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U945"
          },
          "and_all__U958":{
            "modref":"corebit.and"
          },
          "and_all__U959":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U960":{
            "modref":"corebit.and"
          },
          "d_0_am__U961":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U962":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U956.out"],
          ["d_1_inc.in1","_U956.out"],
          ["d_2_inc.in1","_U956.out"],
          ["inc_time_value.in0","_U956.out"],
          ["cmp_time.in1","_U957.out"],
          ["inc_time_value.in1","_U957.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U958.in0"],
          ["readyInvert.out","and_all__U958.in1"],
          ["inc_time_value.sel","and_all__U958.out"],
          ["cmp_time.out","and_all__U959.in0"],
          ["self.ready","and_all__U959.in1"],
          ["d_0_reg.en","and_all__U959.out"],
          ["d_1_reg.en","and_all__U959.out"],
          ["d_2_reg.en","and_all__U959.out"],
          ["self.valid","and_all__U959.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U960.in0"],
          ["d_1_at_max.out","d_0_am__U960.in1"],
          ["d_0_am__U961.in0","d_0_am__U960.out"],
          ["d_2_at_max.out","d_0_am__U961.in1"],
          ["d_0_next_value.sel","d_0_am__U961.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U962.in0"],
          ["d_2_at_max.out","d_1_am__U962.in1"],
          ["d_1_next_value.sel","d_1_am__U962.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U981":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U993":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U982"
          },
          "and_all__U995":{
            "modref":"corebit.and"
          },
          "and_all__U996":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U997":{
            "modref":"corebit.and"
          },
          "d_0_am__U998":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U999":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U993.out"],
          ["d_1_inc.in1","_U993.out"],
          ["d_2_inc.in1","_U993.out"],
          ["inc_time_value.in0","_U993.out"],
          ["cmp_time.in1","_U994.out"],
          ["inc_time_value.in1","_U994.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U995.in0"],
          ["readyInvert.out","and_all__U995.in1"],
          ["inc_time_value.sel","and_all__U995.out"],
          ["cmp_time.out","and_all__U996.in0"],
          ["self.ready","and_all__U996.in1"],
          ["d_0_reg.en","and_all__U996.out"],
          ["d_1_reg.en","and_all__U996.out"],
          ["d_2_reg.en","and_all__U996.out"],
          ["self.valid","and_all__U996.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U997.in0"],
          ["d_1_at_max.out","d_0_am__U997.in1"],
          ["d_0_am__U998.in0","d_0_am__U997.out"],
          ["d_2_at_max.out","d_0_am__U998.in1"],
          ["d_0_next_value.sel","d_0_am__U998.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U999.in0"],
          ["d_2_at_max.out","d_1_am__U999.in1"],
          ["d_1_next_value.sel","d_1_am__U999.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "cim_output_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_output_stencil_write_wen","BitIn"],
          ["op_hcompute_cim_output_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write_data_ready","Bit"],
          ["op_hcompute_cim_output_stencil_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","cim_output_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "cim_output_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_cim_output_stencil_BANK_0"
          },
          "cim_output_stencil_op_hcompute_hw_output_stencil_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_output_stencil_op_hcompute_hw_output_stencil_46_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_output_stencil_op_hcompute_hw_output_stencil_46_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetcim_output_stencil_op_hcompute_hw_output_stencil_46_U456":{
            "modref":"global.aff__U445"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U442"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_cim_output_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_cim_output_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_cim_output_stencil_write_data_valid","bank_0.push_data_valid"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_46_net.in","bank_0.read_data"],
          ["cim_output_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["cim_output_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetcim_output_stencil_op_hcompute_hw_output_stencil_46_U456.out","bank_0.read_idx"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_cim_output_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetcim_output_stencil_op_hcompute_hw_output_stencil_46_U456.out","bank_0.update_idx"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.update_idx_valid"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_46_ready_net.out","cim_output_stencil_Bank0_read_ctrl_fork.ready_in_cim_output_stencil_op_hcompute_hw_output_stencil_46"],
          ["self.rst_n","cim_output_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_46_valid_net.in","cim_output_stencil_Bank0_read_ctrl_fork.valid_out_cim_output_stencil_op_hcompute_hw_output_stencil_46"],
          ["self.op_hcompute_hw_output_stencil_read.0","cim_output_stencil_op_hcompute_hw_output_stencil_46_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","cim_output_stencil_op_hcompute_hw_output_stencil_46_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","cim_output_stencil_op_hcompute_hw_output_stencil_46_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetcim_output_stencil_op_hcompute_hw_output_stencil_46_U456.d"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "cim_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_output_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_read_rready","Bit"],
          ["op_hcompute_cim_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_cim_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_write_wen","BitIn"],
          ["op_hcompute_cim_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write_data_ready","Bit"],
          ["op_hcompute_cim_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U573":{
            "modref":"corebit.and"
          },
          "and_all__U574":{
            "modref":"corebit.and"
          },
          "and_all__U610":{
            "modref":"corebit.and"
          },
          "and_all__U611":{
            "modref":"corebit.and"
          },
          "and_all__U647":{
            "modref":"corebit.and"
          },
          "and_all__U648":{
            "modref":"corebit.and"
          },
          "and_all__U649":{
            "modref":"corebit.and"
          },
          "and_all__U650":{
            "modref":"corebit.and"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_66_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_66_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_66_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_67_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_67_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_67_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_68_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_68_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_68_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U572"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_70_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_70_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_70_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U609"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_72_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_72_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_72_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_73_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_73_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_73_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U646"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_valid_net":{
            "modref":"corebit.wire"
          },
          "ctrl__U558":{
            "modref":"global.affine_controller__U539"
          },
          "ctrl__U595":{
            "modref":"global.affine_controller__U576"
          },
          "ctrl__U632":{
            "modref":"global.affine_controller__U613"
          },
          "inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U570":{
            "modref":"global.aff__U559"
          },
          "inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U607":{
            "modref":"global.aff__U596"
          },
          "inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U644":{
            "modref":"global.aff__U633"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U457"
          },
          "row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","cim_stencil_sr__U538"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","cim_stencil_sr__U575"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","cim_stencil_sr__U612"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U571":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U608":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U645":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["cim_stencil_op_hcompute_cim_output_stencil_66_ready_net.out","and_all__U573.in0"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_ready_net.out","and_all__U573.in1"],
          ["and_all__U574.in0","and_all__U573.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_68_ready_net.out","and_all__U574.in1"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.ready_out","and_all__U574.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_70_ready_net.out","and_all__U610.in0"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_ready_net.out","and_all__U610.in1"],
          ["and_all__U611.in0","and_all__U610.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_67_ready_net.out","and_all__U611.in1"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.ready_out","and_all__U611.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_72_ready_net.out","and_all__U647.in0"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_ready_net.out","and_all__U647.in1"],
          ["and_all__U648.in0","and_all__U647.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_73_ready_net.out","and_all__U648.in1"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.ready_out","and_all__U648.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.push_data_ready","and_all__U649.in0"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.push_data_ready","and_all__U649.in1"],
          ["and_all__U650.in0","and_all__U649.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.push_data_ready","and_all__U650.in1"],
          ["self.op_hcompute_cim_stencil_write_data_ready","and_all__U650.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.out_data.2","cim_stencil_op_hcompute_cim_output_stencil_66_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.0","cim_stencil_op_hcompute_cim_output_stencil_66_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_0","cim_stencil_op_hcompute_cim_output_stencil_66_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_66_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_0","cim_stencil_op_hcompute_cim_output_stencil_66_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.out_data.1","cim_stencil_op_hcompute_cim_output_stencil_67_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.1","cim_stencil_op_hcompute_cim_output_stencil_67_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_1","cim_stencil_op_hcompute_cim_output_stencil_67_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_67_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_1","cim_stencil_op_hcompute_cim_output_stencil_67_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.out_data.1","cim_stencil_op_hcompute_cim_output_stencil_68_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.2","cim_stencil_op_hcompute_cim_output_stencil_68_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_2","cim_stencil_op_hcompute_cim_output_stencil_68_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_68_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_2","cim_stencil_op_hcompute_cim_output_stencil_68_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.out_data.0","cim_stencil_op_hcompute_cim_output_stencil_69_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.3","cim_stencil_op_hcompute_cim_output_stencil_69_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_3","cim_stencil_op_hcompute_cim_output_stencil_69_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr_net.out","cim_stencil_op_hcompute_cim_output_stencil_69_sr.in_data"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr_ready_net.in","cim_stencil_op_hcompute_cim_output_stencil_69_sr.ready_in"],
          ["self.rst_n","cim_stencil_op_hcompute_cim_output_stencil_69_sr.rst_n"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr_valid_net.out","cim_stencil_op_hcompute_cim_output_stencil_69_sr.valid_in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_valid_net.in","cim_stencil_op_hcompute_cim_output_stencil_69_sr.valid_out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_data","cim_stencil_op_hcompute_cim_output_stencil_69_sr_net.in"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_data_ready","cim_stencil_op_hcompute_cim_output_stencil_69_sr_ready_net.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_data_valid","cim_stencil_op_hcompute_cim_output_stencil_69_sr_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_3","cim_stencil_op_hcompute_cim_output_stencil_69_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.out_data.2","cim_stencil_op_hcompute_cim_output_stencil_70_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.4","cim_stencil_op_hcompute_cim_output_stencil_70_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_4","cim_stencil_op_hcompute_cim_output_stencil_70_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_70_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_4","cim_stencil_op_hcompute_cim_output_stencil_70_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.out_data.0","cim_stencil_op_hcompute_cim_output_stencil_71_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.5","cim_stencil_op_hcompute_cim_output_stencil_71_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_5","cim_stencil_op_hcompute_cim_output_stencil_71_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr_net.out","cim_stencil_op_hcompute_cim_output_stencil_71_sr.in_data"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr_ready_net.in","cim_stencil_op_hcompute_cim_output_stencil_71_sr.ready_in"],
          ["self.rst_n","cim_stencil_op_hcompute_cim_output_stencil_71_sr.rst_n"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr_valid_net.out","cim_stencil_op_hcompute_cim_output_stencil_71_sr.valid_in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_valid_net.in","cim_stencil_op_hcompute_cim_output_stencil_71_sr.valid_out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_data","cim_stencil_op_hcompute_cim_output_stencil_71_sr_net.in"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_data_ready","cim_stencil_op_hcompute_cim_output_stencil_71_sr_ready_net.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_data_valid","cim_stencil_op_hcompute_cim_output_stencil_71_sr_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_5","cim_stencil_op_hcompute_cim_output_stencil_71_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.out_data.2","cim_stencil_op_hcompute_cim_output_stencil_72_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.6","cim_stencil_op_hcompute_cim_output_stencil_72_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_6","cim_stencil_op_hcompute_cim_output_stencil_72_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_72_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_6","cim_stencil_op_hcompute_cim_output_stencil_72_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.out_data.1","cim_stencil_op_hcompute_cim_output_stencil_73_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.7","cim_stencil_op_hcompute_cim_output_stencil_73_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_7","cim_stencil_op_hcompute_cim_output_stencil_73_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_73_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_7","cim_stencil_op_hcompute_cim_output_stencil_73_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.out_data.0","cim_stencil_op_hcompute_cim_output_stencil_74_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.8","cim_stencil_op_hcompute_cim_output_stencil_74_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_8","cim_stencil_op_hcompute_cim_output_stencil_74_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr_net.out","cim_stencil_op_hcompute_cim_output_stencil_74_sr.in_data"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr_ready_net.in","cim_stencil_op_hcompute_cim_output_stencil_74_sr.ready_in"],
          ["self.rst_n","cim_stencil_op_hcompute_cim_output_stencil_74_sr.rst_n"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr_valid_net.out","cim_stencil_op_hcompute_cim_output_stencil_74_sr.valid_in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_valid_net.in","cim_stencil_op_hcompute_cim_output_stencil_74_sr.valid_out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_data","cim_stencil_op_hcompute_cim_output_stencil_74_sr_net.in"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_data_ready","cim_stencil_op_hcompute_cim_output_stencil_74_sr_ready_net.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_data_valid","cim_stencil_op_hcompute_cim_output_stencil_74_sr_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_8","cim_stencil_op_hcompute_cim_output_stencil_74_valid_net.out"],
          ["inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U570.d","ctrl__U558.d"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_idx_ready","ctrl__U558.ready"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_idx_valid","ctrl__U558.valid"],
          ["inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U607.d","ctrl__U595.d"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_idx_ready","ctrl__U595.ready"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_idx_valid","ctrl__U595.valid"],
          ["inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U644.d","ctrl__U632.d"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_idx_ready","ctrl__U632.ready"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_idx_valid","ctrl__U632.valid"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_idx","inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U570.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_idx","inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U607.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_idx","inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U644.out"],
          ["self.op_hcompute_cim_output_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_cim_output_stencil_read_data_ready","op_hcompute_cim_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_cim_output_stencil_read_data_valid","op_hcompute_cim_output_stencil_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.nreset_i"],
          ["self.op_hcompute_cim_stencil_write.0","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.push_data"],
          ["self.op_hcompute_cim_stencil_write_data_valid","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.push_data_valid"],
          ["zero_cst_U571.out","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_will_update"],
          ["self.rst_n","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.nreset_i"],
          ["self.op_hcompute_cim_stencil_write.0","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.push_data"],
          ["self.op_hcompute_cim_stencil_write_data_valid","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.push_data_valid"],
          ["zero_cst_U608.out","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_will_update"],
          ["self.rst_n","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.nreset_i"],
          ["self.op_hcompute_cim_stencil_write.0","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.push_data"],
          ["self.op_hcompute_cim_stencil_write_data_valid","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.push_data_valid"],
          ["zero_cst_U645.out","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_will_update"]
        ]
      },
      "cu_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["cim_stencil_op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"BitIn"]]],
          ["cim_stencil_op_hcompute_cim_output_stencil_read_ready","Bit"],
          ["cim_stencil_op_hcompute_cim_output_stencil_read_valid","BitIn"],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write_ready","BitIn"],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_cim_output_stencil"
          },
          "op_hcompute_cim_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U46"
          }
        },
        "connections":[
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.0","inner_compute.in0_cim_stencil.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute.in0_cim_stencil.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.2","inner_compute.in0_cim_stencil.2"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.3","inner_compute.in0_cim_stencil.3"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.4","inner_compute.in0_cim_stencil.4"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.5","inner_compute.in0_cim_stencil.5"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.6","inner_compute.in0_cim_stencil.6"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.7","inner_compute.in0_cim_stencil.7"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.8","inner_compute.in0_cim_stencil.8"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write.0","inner_compute.out_cim_output_stencil"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read_ready","op_hcompute_cim_output_stencil_flow_ctrl.ready_in_0"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write_ready","op_hcompute_cim_output_stencil_flow_ctrl.ready_out_0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read_valid","op_hcompute_cim_output_stencil_flow_ctrl.valid_in_0"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write_valid","op_hcompute_cim_output_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxx_stencil_op_hcompute_cim_stencil_read_ready","Bit"],
          ["lgxx_stencil_op_hcompute_cim_stencil_read_valid","BitIn"],
          ["lgxy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_cim_stencil_read_ready","Bit"],
          ["lgxy_stencil_op_hcompute_cim_stencil_read_valid","BitIn"],
          ["lgyy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_cim_stencil_read_ready","Bit"],
          ["lgyy_stencil_op_hcompute_cim_stencil_read_valid","BitIn"],
          ["cim_stencil_op_hcompute_cim_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["cim_stencil_op_hcompute_cim_stencil_write_ready","BitIn"],
          ["cim_stencil_op_hcompute_cim_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_cim_stencil"
          },
          "op_hcompute_cim_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U37"
          }
        },
        "connections":[
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in0_lgxx_stencil.0"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in1_lgxy_stencil.0"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in2_lgyy_stencil.0"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write.0","inner_compute.out_cim_stencil"],
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read_ready","op_hcompute_cim_stencil_flow_ctrl.ready_in_0"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read_ready","op_hcompute_cim_stencil_flow_ctrl.ready_in_1"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read_ready","op_hcompute_cim_stencil_flow_ctrl.ready_in_2"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write_ready","op_hcompute_cim_stencil_flow_ctrl.ready_out_0"],
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read_valid","op_hcompute_cim_stencil_flow_ctrl.valid_in_0"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read_valid","op_hcompute_cim_stencil_flow_ctrl.valid_in_1"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read_valid","op_hcompute_cim_stencil_flow_ctrl.valid_in_2"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write_valid","op_hcompute_cim_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_grad_x_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_ready","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_valid","BitIn"],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write_ready","BitIn"],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_grad_x_stencil"
          },
          "op_hcompute_grad_x_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U3"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.0","inner_compute.in0_padded16_global_wrapper_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.1","inner_compute.in0_padded16_global_wrapper_stencil.1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.2","inner_compute.in0_padded16_global_wrapper_stencil.2"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.3","inner_compute.in0_padded16_global_wrapper_stencil.3"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.4","inner_compute.in0_padded16_global_wrapper_stencil.4"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.5","inner_compute.in0_padded16_global_wrapper_stencil.5"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write.0","inner_compute.out_grad_x_stencil"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_ready","op_hcompute_grad_x_stencil_flow_ctrl.ready_in_0"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write_ready","op_hcompute_grad_x_stencil_flow_ctrl.ready_out_0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_valid","op_hcompute_grad_x_stencil_flow_ctrl.valid_in_0"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write_valid","op_hcompute_grad_x_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_grad_y_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_ready","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_valid","BitIn"],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write_ready","BitIn"],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_grad_y_stencil"
          },
          "op_hcompute_grad_y_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U15"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.0","inner_compute.in0_padded16_global_wrapper_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.1","inner_compute.in0_padded16_global_wrapper_stencil.1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.2","inner_compute.in0_padded16_global_wrapper_stencil.2"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.3","inner_compute.in0_padded16_global_wrapper_stencil.3"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.4","inner_compute.in0_padded16_global_wrapper_stencil.4"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.5","inner_compute.in0_padded16_global_wrapper_stencil.5"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write.0","inner_compute.out_grad_y_stencil"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_ready","op_hcompute_grad_y_stencil_flow_ctrl.ready_in_0"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write_ready","op_hcompute_grad_y_stencil_flow_ctrl.ready_out_0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_valid","op_hcompute_grad_y_stencil_flow_ctrl.valid_in_0"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write_valid","op_hcompute_grad_y_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U49"
          }
        },
        "connections":[
          ["self.cim_output_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_cim_output_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.cim_output_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.cim_output_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_ready","BitIn"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxx_stencil"
          },
          "op_hcompute_lgxx_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U9"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write.0","inner_compute.out_lgxx_stencil"],
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_ready","op_hcompute_lgxx_stencil_flow_ctrl.ready_out_0"],
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_valid","op_hcompute_lgxx_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_ready","Bit"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_valid","BitIn"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read_ready","Bit"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read_valid","BitIn"],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write_ready","BitIn"],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxx_stencil_1"
          },
          "op_hcompute_lgxx_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U11"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read.0","inner_compute.in0_lgxx_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.0","inner_compute.in1_lxx_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.1","inner_compute.in1_lxx_stencil.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.2","inner_compute.in1_lxx_stencil.2"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.3","inner_compute.in1_lxx_stencil.3"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.4","inner_compute.in1_lxx_stencil.4"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.5","inner_compute.in1_lxx_stencil.5"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.6","inner_compute.in1_lxx_stencil.6"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.7","inner_compute.in1_lxx_stencil.7"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.8","inner_compute.in1_lxx_stencil.8"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write.0","inner_compute.out_lgxx_stencil"],
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_ready","op_hcompute_lgxx_stencil_1_flow_ctrl.ready_in_0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read_ready","op_hcompute_lgxx_stencil_1_flow_ctrl.ready_in_1"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write_ready","op_hcompute_lgxx_stencil_1_flow_ctrl.ready_out_0"],
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_valid","op_hcompute_lgxx_stencil_1_flow_ctrl.valid_in_0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read_valid","op_hcompute_lgxx_stencil_1_flow_ctrl.valid_in_1"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write_valid","op_hcompute_lgxx_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_ready","BitIn"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxy_stencil"
          },
          "op_hcompute_lgxy_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U22"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write.0","inner_compute.out_lgxy_stencil"],
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_ready","op_hcompute_lgxy_stencil_flow_ctrl.ready_out_0"],
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_valid","op_hcompute_lgxy_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_ready","Bit"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_valid","BitIn"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read_ready","Bit"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read_valid","BitIn"],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write_ready","BitIn"],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxy_stencil_1"
          },
          "op_hcompute_lgxy_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U24"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read.0","inner_compute.in0_lgxy_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.0","inner_compute.in1_lxy_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.1","inner_compute.in1_lxy_stencil.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.2","inner_compute.in1_lxy_stencil.2"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.3","inner_compute.in1_lxy_stencil.3"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.4","inner_compute.in1_lxy_stencil.4"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.5","inner_compute.in1_lxy_stencil.5"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.6","inner_compute.in1_lxy_stencil.6"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.7","inner_compute.in1_lxy_stencil.7"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.8","inner_compute.in1_lxy_stencil.8"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write.0","inner_compute.out_lgxy_stencil"],
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_ready","op_hcompute_lgxy_stencil_1_flow_ctrl.ready_in_0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read_ready","op_hcompute_lgxy_stencil_1_flow_ctrl.ready_in_1"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write_ready","op_hcompute_lgxy_stencil_1_flow_ctrl.ready_out_0"],
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_valid","op_hcompute_lgxy_stencil_1_flow_ctrl.valid_in_0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read_valid","op_hcompute_lgxy_stencil_1_flow_ctrl.valid_in_1"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write_valid","op_hcompute_lgxy_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_ready","BitIn"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgyy_stencil"
          },
          "op_hcompute_lgyy_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U31"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write.0","inner_compute.out_lgyy_stencil"],
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_ready","op_hcompute_lgyy_stencil_flow_ctrl.ready_out_0"],
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_valid","op_hcompute_lgyy_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_ready","Bit"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_valid","BitIn"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read_ready","Bit"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read_valid","BitIn"],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write_ready","BitIn"],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgyy_stencil_1"
          },
          "op_hcompute_lgyy_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U33"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read.0","inner_compute.in0_lgyy_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.0","inner_compute.in1_lyy_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.1","inner_compute.in1_lyy_stencil.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.2","inner_compute.in1_lyy_stencil.2"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.3","inner_compute.in1_lyy_stencil.3"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.4","inner_compute.in1_lyy_stencil.4"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.5","inner_compute.in1_lyy_stencil.5"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.6","inner_compute.in1_lyy_stencil.6"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.7","inner_compute.in1_lyy_stencil.7"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.8","inner_compute.in1_lyy_stencil.8"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write.0","inner_compute.out_lgyy_stencil"],
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_ready","op_hcompute_lgyy_stencil_1_flow_ctrl.ready_in_0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read_ready","op_hcompute_lgyy_stencil_1_flow_ctrl.ready_in_1"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write_ready","op_hcompute_lgyy_stencil_1_flow_ctrl.ready_out_0"],
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_valid","op_hcompute_lgyy_stencil_1_flow_ctrl.valid_in_0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read_valid","op_hcompute_lgyy_stencil_1_flow_ctrl.valid_in_1"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write_valid","op_hcompute_lgyy_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read_ready","Bit"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read_valid","BitIn"],
          ["lxx_stencil_op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lxx_stencil_op_hcompute_lxx_stencil_write_ready","BitIn"],
          ["lxx_stencil_op_hcompute_lxx_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lxx_stencil"
          },
          "op_hcompute_lxx_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U6"
          }
        },
        "connections":[
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read.0","inner_compute.in0_grad_x_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write.0","inner_compute.out_lxx_stencil"],
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read_ready","op_hcompute_lxx_stencil_flow_ctrl.ready_in_0"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write_ready","op_hcompute_lxx_stencil_flow_ctrl.ready_out_0"],
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read_valid","op_hcompute_lxx_stencil_flow_ctrl.valid_in_0"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write_valid","op_hcompute_lxx_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read_ready","Bit"],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read_valid","BitIn"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read_ready","Bit"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read_valid","BitIn"],
          ["lxy_stencil_op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lxy_stencil_op_hcompute_lxy_stencil_write_ready","BitIn"],
          ["lxy_stencil_op_hcompute_lxy_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lxy_stencil"
          },
          "op_hcompute_lxy_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U18"
          }
        },
        "connections":[
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read.0","inner_compute.in0_grad_x_stencil.0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read.0","inner_compute.in1_grad_y_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write.0","inner_compute.out_lxy_stencil"],
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read_ready","op_hcompute_lxy_stencil_flow_ctrl.ready_in_0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read_ready","op_hcompute_lxy_stencil_flow_ctrl.ready_in_1"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write_ready","op_hcompute_lxy_stencil_flow_ctrl.ready_out_0"],
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read_valid","op_hcompute_lxy_stencil_flow_ctrl.valid_in_0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read_valid","op_hcompute_lxy_stencil_flow_ctrl.valid_in_1"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write_valid","op_hcompute_lxy_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read_ready","Bit"],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read_valid","BitIn"],
          ["lyy_stencil_op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lyy_stencil_op_hcompute_lyy_stencil_write_ready","BitIn"],
          ["lyy_stencil_op_hcompute_lyy_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lyy_stencil"
          },
          "op_hcompute_lyy_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U28"
          }
        },
        "connections":[
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read.0","inner_compute.in0_grad_y_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write.0","inner_compute.out_lyy_stencil"],
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read_ready","op_hcompute_lyy_stencil_flow_ctrl.ready_in_0"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write_ready","op_hcompute_lyy_stencil_flow_ctrl.ready_out_0"],
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read_valid","op_hcompute_lyy_stencil_flow_ctrl.valid_in_0"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write_valid","op_hcompute_lyy_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","BitIn"],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_ready","BitIn"],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_padded16_global_wrapper_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","inner_compute.in0_padded16_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write.0","inner_compute.out_padded16_global_wrapper_stencil"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready","op_hcompute_padded16_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_ready","op_hcompute_padded16_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","op_hcompute_padded16_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_valid","op_hcompute_padded16_global_wrapper_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.ready_out_0","and_all__U2.in1"],
          ["self.ready_in_0","and_all__U2.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1019":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1020":{
            "modref":"corebit.and"
          },
          "and_all__U1021":{
            "modref":"corebit.and"
          },
          "and_all__U1022":{
            "modref":"corebit.and"
          },
          "and_all__U1023":{
            "modref":"corebit.and"
          },
          "and_all__U1024":{
            "modref":"corebit.and"
          },
          "and_all__U1025":{
            "modref":"corebit.and"
          },
          "and_all__U1026":{
            "modref":"corebit.and"
          },
          "and_all__U1027":{
            "modref":"corebit.and"
          },
          "and_all__U1028":{
            "modref":"corebit.and"
          },
          "and_all__U1029":{
            "modref":"corebit.and"
          },
          "and_all__U1030":{
            "modref":"corebit.and"
          },
          "and_all__U1031":{
            "modref":"corebit.and"
          },
          "and_all__U1032":{
            "modref":"corebit.and"
          },
          "and_all__U1033":{
            "modref":"corebit.and"
          },
          "and_all__U1034":{
            "modref":"corebit.and"
          },
          "and_all__U1035":{
            "modref":"corebit.and"
          },
          "and_all__U1036":{
            "modref":"corebit.and"
          },
          "and_all__U1037":{
            "modref":"corebit.and"
          },
          "and_all__U1038":{
            "modref":"corebit.and"
          },
          "and_all__U1039":{
            "modref":"corebit.and"
          },
          "and_all__U1040":{
            "modref":"corebit.and"
          },
          "and_all__U1041":{
            "modref":"corebit.and"
          },
          "and_all__U1042":{
            "modref":"corebit.and"
          },
          "and_all__U1043":{
            "modref":"corebit.and"
          },
          "and_all__U1044":{
            "modref":"corebit.and"
          },
          "and_all__U1045":{
            "modref":"corebit.and"
          },
          "and_all__U1046":{
            "modref":"corebit.and"
          },
          "and_all__U1047":{
            "modref":"corebit.and"
          },
          "and_all__U1048":{
            "modref":"corebit.and"
          },
          "and_all__U1049":{
            "modref":"corebit.and"
          },
          "and_all__U1050":{
            "modref":"corebit.and"
          },
          "and_all__U1051":{
            "modref":"corebit.and"
          },
          "and_all__U1052":{
            "modref":"corebit.and"
          },
          "and_all__U1053":{
            "modref":"corebit.and"
          },
          "and_all__U1054":{
            "modref":"corebit.and"
          },
          "and_all__U1055":{
            "modref":"corebit.and"
          },
          "and_all__U1056":{
            "modref":"corebit.and"
          },
          "and_all__U1057":{
            "modref":"corebit.and"
          },
          "and_all__U1058":{
            "modref":"corebit.and"
          },
          "and_all__U1059":{
            "modref":"corebit.and"
          },
          "and_all__U1060":{
            "modref":"corebit.and"
          },
          "and_all__U1061":{
            "modref":"corebit.and"
          },
          "and_all__U1062":{
            "modref":"corebit.and"
          },
          "and_all__U1063":{
            "modref":"corebit.and"
          },
          "and_all__U1064":{
            "modref":"corebit.and"
          },
          "and_all__U1065":{
            "modref":"corebit.and"
          },
          "and_all__U1066":{
            "modref":"corebit.and"
          },
          "and_all__U1067":{
            "modref":"corebit.and"
          },
          "and_all__U1068":{
            "modref":"corebit.and"
          },
          "and_all__U1069":{
            "modref":"corebit.and"
          },
          "and_all__U1070":{
            "modref":"corebit.and"
          },
          "and_all__U1071":{
            "modref":"corebit.and"
          },
          "and_all__U1072":{
            "modref":"corebit.and"
          },
          "and_all__U1073":{
            "modref":"corebit.and"
          },
          "and_all__U1074":{
            "modref":"corebit.and"
          },
          "and_all__U1075":{
            "modref":"corebit.and"
          },
          "and_all__U1076":{
            "modref":"corebit.and"
          },
          "and_all__U1077":{
            "modref":"corebit.and"
          },
          "and_all__U1078":{
            "modref":"corebit.and"
          },
          "and_all__U1079":{
            "modref":"corebit.and"
          },
          "and_all__U1080":{
            "modref":"corebit.and"
          },
          "and_all__U1081":{
            "modref":"corebit.and"
          },
          "and_all__U1082":{
            "modref":"corebit.and"
          },
          "and_all__U1083":{
            "modref":"corebit.and"
          },
          "and_all__U1084":{
            "modref":"corebit.and"
          },
          "and_all__U1085":{
            "modref":"corebit.and"
          },
          "and_all__U1086":{
            "modref":"corebit.and"
          },
          "and_all__U1087":{
            "modref":"corebit.and"
          },
          "and_all__U1088":{
            "modref":"corebit.and"
          },
          "and_all__U1089":{
            "modref":"corebit.and"
          },
          "and_all__U1090":{
            "modref":"corebit.and"
          },
          "and_all__U1091":{
            "modref":"corebit.and"
          },
          "and_all__U1092":{
            "modref":"corebit.and"
          },
          "and_all__U1093":{
            "modref":"corebit.and"
          },
          "and_all__U1094":{
            "modref":"corebit.and"
          },
          "and_all__U1095":{
            "modref":"corebit.and"
          },
          "and_all__U1096":{
            "modref":"corebit.and"
          },
          "and_all__U1097":{
            "modref":"corebit.and"
          },
          "and_all__U1098":{
            "modref":"corebit.and"
          },
          "and_all__U1099":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U1020.in0"],
          ["self.valid_in_1","and_all__U1020.in1"],
          ["and_all__U1021.in0","and_all__U1020.out"],
          ["self.valid_in_2","and_all__U1021.in1"],
          ["and_all__U1022.in0","and_all__U1021.out"],
          ["self.valid_in_3","and_all__U1022.in1"],
          ["and_all__U1023.in0","and_all__U1022.out"],
          ["self.valid_in_4","and_all__U1023.in1"],
          ["and_all__U1024.in0","and_all__U1023.out"],
          ["self.valid_in_5","and_all__U1024.in1"],
          ["and_all__U1025.in0","and_all__U1024.out"],
          ["self.valid_in_6","and_all__U1025.in1"],
          ["and_all__U1026.in0","and_all__U1025.out"],
          ["self.valid_in_7","and_all__U1026.in1"],
          ["and_all__U1027.in0","and_all__U1026.out"],
          ["self.valid_in_8","and_all__U1027.in1"],
          ["self.valid_out_0","and_all__U1027.out"],
          ["self.valid_in_1","and_all__U1028.in0"],
          ["self.valid_in_2","and_all__U1028.in1"],
          ["and_all__U1029.in0","and_all__U1028.out"],
          ["self.valid_in_3","and_all__U1029.in1"],
          ["and_all__U1030.in0","and_all__U1029.out"],
          ["self.valid_in_4","and_all__U1030.in1"],
          ["and_all__U1031.in0","and_all__U1030.out"],
          ["self.valid_in_5","and_all__U1031.in1"],
          ["and_all__U1032.in0","and_all__U1031.out"],
          ["self.valid_in_6","and_all__U1032.in1"],
          ["and_all__U1033.in0","and_all__U1032.out"],
          ["self.valid_in_7","and_all__U1033.in1"],
          ["and_all__U1034.in0","and_all__U1033.out"],
          ["self.valid_in_8","and_all__U1034.in1"],
          ["and_all__U1035.in0","and_all__U1034.out"],
          ["self.ready_out_0","and_all__U1035.in1"],
          ["self.ready_in_0","and_all__U1035.out"],
          ["self.valid_in_0","and_all__U1036.in0"],
          ["self.valid_in_2","and_all__U1036.in1"],
          ["and_all__U1037.in0","and_all__U1036.out"],
          ["self.valid_in_3","and_all__U1037.in1"],
          ["and_all__U1038.in0","and_all__U1037.out"],
          ["self.valid_in_4","and_all__U1038.in1"],
          ["and_all__U1039.in0","and_all__U1038.out"],
          ["self.valid_in_5","and_all__U1039.in1"],
          ["and_all__U1040.in0","and_all__U1039.out"],
          ["self.valid_in_6","and_all__U1040.in1"],
          ["and_all__U1041.in0","and_all__U1040.out"],
          ["self.valid_in_7","and_all__U1041.in1"],
          ["and_all__U1042.in0","and_all__U1041.out"],
          ["self.valid_in_8","and_all__U1042.in1"],
          ["and_all__U1043.in0","and_all__U1042.out"],
          ["self.ready_out_0","and_all__U1043.in1"],
          ["self.ready_in_1","and_all__U1043.out"],
          ["self.valid_in_0","and_all__U1044.in0"],
          ["self.valid_in_1","and_all__U1044.in1"],
          ["and_all__U1045.in0","and_all__U1044.out"],
          ["self.valid_in_3","and_all__U1045.in1"],
          ["and_all__U1046.in0","and_all__U1045.out"],
          ["self.valid_in_4","and_all__U1046.in1"],
          ["and_all__U1047.in0","and_all__U1046.out"],
          ["self.valid_in_5","and_all__U1047.in1"],
          ["and_all__U1048.in0","and_all__U1047.out"],
          ["self.valid_in_6","and_all__U1048.in1"],
          ["and_all__U1049.in0","and_all__U1048.out"],
          ["self.valid_in_7","and_all__U1049.in1"],
          ["and_all__U1050.in0","and_all__U1049.out"],
          ["self.valid_in_8","and_all__U1050.in1"],
          ["and_all__U1051.in0","and_all__U1050.out"],
          ["self.ready_out_0","and_all__U1051.in1"],
          ["self.ready_in_2","and_all__U1051.out"],
          ["self.valid_in_0","and_all__U1052.in0"],
          ["self.valid_in_1","and_all__U1052.in1"],
          ["and_all__U1053.in0","and_all__U1052.out"],
          ["self.valid_in_2","and_all__U1053.in1"],
          ["and_all__U1054.in0","and_all__U1053.out"],
          ["self.valid_in_4","and_all__U1054.in1"],
          ["and_all__U1055.in0","and_all__U1054.out"],
          ["self.valid_in_5","and_all__U1055.in1"],
          ["and_all__U1056.in0","and_all__U1055.out"],
          ["self.valid_in_6","and_all__U1056.in1"],
          ["and_all__U1057.in0","and_all__U1056.out"],
          ["self.valid_in_7","and_all__U1057.in1"],
          ["and_all__U1058.in0","and_all__U1057.out"],
          ["self.valid_in_8","and_all__U1058.in1"],
          ["and_all__U1059.in0","and_all__U1058.out"],
          ["self.ready_out_0","and_all__U1059.in1"],
          ["self.ready_in_3","and_all__U1059.out"],
          ["self.valid_in_0","and_all__U1060.in0"],
          ["self.valid_in_1","and_all__U1060.in1"],
          ["and_all__U1061.in0","and_all__U1060.out"],
          ["self.valid_in_2","and_all__U1061.in1"],
          ["and_all__U1062.in0","and_all__U1061.out"],
          ["self.valid_in_3","and_all__U1062.in1"],
          ["and_all__U1063.in0","and_all__U1062.out"],
          ["self.valid_in_5","and_all__U1063.in1"],
          ["and_all__U1064.in0","and_all__U1063.out"],
          ["self.valid_in_6","and_all__U1064.in1"],
          ["and_all__U1065.in0","and_all__U1064.out"],
          ["self.valid_in_7","and_all__U1065.in1"],
          ["and_all__U1066.in0","and_all__U1065.out"],
          ["self.valid_in_8","and_all__U1066.in1"],
          ["and_all__U1067.in0","and_all__U1066.out"],
          ["self.ready_out_0","and_all__U1067.in1"],
          ["self.ready_in_4","and_all__U1067.out"],
          ["self.valid_in_0","and_all__U1068.in0"],
          ["self.valid_in_1","and_all__U1068.in1"],
          ["and_all__U1069.in0","and_all__U1068.out"],
          ["self.valid_in_2","and_all__U1069.in1"],
          ["and_all__U1070.in0","and_all__U1069.out"],
          ["self.valid_in_3","and_all__U1070.in1"],
          ["and_all__U1071.in0","and_all__U1070.out"],
          ["self.valid_in_4","and_all__U1071.in1"],
          ["and_all__U1072.in0","and_all__U1071.out"],
          ["self.valid_in_6","and_all__U1072.in1"],
          ["and_all__U1073.in0","and_all__U1072.out"],
          ["self.valid_in_7","and_all__U1073.in1"],
          ["and_all__U1074.in0","and_all__U1073.out"],
          ["self.valid_in_8","and_all__U1074.in1"],
          ["and_all__U1075.in0","and_all__U1074.out"],
          ["self.ready_out_0","and_all__U1075.in1"],
          ["self.ready_in_5","and_all__U1075.out"],
          ["self.valid_in_0","and_all__U1076.in0"],
          ["self.valid_in_1","and_all__U1076.in1"],
          ["and_all__U1077.in0","and_all__U1076.out"],
          ["self.valid_in_2","and_all__U1077.in1"],
          ["and_all__U1078.in0","and_all__U1077.out"],
          ["self.valid_in_3","and_all__U1078.in1"],
          ["and_all__U1079.in0","and_all__U1078.out"],
          ["self.valid_in_4","and_all__U1079.in1"],
          ["and_all__U1080.in0","and_all__U1079.out"],
          ["self.valid_in_5","and_all__U1080.in1"],
          ["and_all__U1081.in0","and_all__U1080.out"],
          ["self.valid_in_7","and_all__U1081.in1"],
          ["and_all__U1082.in0","and_all__U1081.out"],
          ["self.valid_in_8","and_all__U1082.in1"],
          ["and_all__U1083.in0","and_all__U1082.out"],
          ["self.ready_out_0","and_all__U1083.in1"],
          ["self.ready_in_6","and_all__U1083.out"],
          ["self.valid_in_0","and_all__U1084.in0"],
          ["self.valid_in_1","and_all__U1084.in1"],
          ["and_all__U1085.in0","and_all__U1084.out"],
          ["self.valid_in_2","and_all__U1085.in1"],
          ["and_all__U1086.in0","and_all__U1085.out"],
          ["self.valid_in_3","and_all__U1086.in1"],
          ["and_all__U1087.in0","and_all__U1086.out"],
          ["self.valid_in_4","and_all__U1087.in1"],
          ["and_all__U1088.in0","and_all__U1087.out"],
          ["self.valid_in_5","and_all__U1088.in1"],
          ["and_all__U1089.in0","and_all__U1088.out"],
          ["self.valid_in_6","and_all__U1089.in1"],
          ["and_all__U1090.in0","and_all__U1089.out"],
          ["self.valid_in_8","and_all__U1090.in1"],
          ["and_all__U1091.in0","and_all__U1090.out"],
          ["self.ready_out_0","and_all__U1091.in1"],
          ["self.ready_in_7","and_all__U1091.out"],
          ["self.valid_in_0","and_all__U1092.in0"],
          ["self.valid_in_1","and_all__U1092.in1"],
          ["and_all__U1093.in0","and_all__U1092.out"],
          ["self.valid_in_2","and_all__U1093.in1"],
          ["and_all__U1094.in0","and_all__U1093.out"],
          ["self.valid_in_3","and_all__U1094.in1"],
          ["and_all__U1095.in0","and_all__U1094.out"],
          ["self.valid_in_4","and_all__U1095.in1"],
          ["and_all__U1096.in0","and_all__U1095.out"],
          ["self.valid_in_5","and_all__U1096.in1"],
          ["and_all__U1097.in0","and_all__U1096.out"],
          ["self.valid_in_6","and_all__U1097.in1"],
          ["and_all__U1098.in0","and_all__U1097.out"],
          ["self.valid_in_7","and_all__U1098.in1"],
          ["and_all__U1099.in0","and_all__U1098.out"],
          ["self.ready_out_0","and_all__U1099.in1"],
          ["self.ready_in_8","and_all__U1099.out"]
        ]
      },
      "flow_ctrl__U11":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U12":{
            "modref":"corebit.and"
          },
          "and_all__U13":{
            "modref":"corebit.and"
          },
          "and_all__U14":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U12.in0"],
          ["self.valid_in_1","and_all__U12.in1"],
          ["self.valid_out_0","and_all__U12.out"],
          ["self.valid_in_1","and_all__U13.in0"],
          ["self.ready_out_0","and_all__U13.in1"],
          ["self.ready_in_0","and_all__U13.out"],
          ["self.valid_in_0","and_all__U14.in0"],
          ["self.ready_out_0","and_all__U14.in1"],
          ["self.ready_in_1","and_all__U14.out"]
        ]
      },
      "flow_ctrl__U1213":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1214":{
            "modref":"corebit.and"
          },
          "and_all__U1215":{
            "modref":"corebit.and"
          },
          "and_all__U1216":{
            "modref":"corebit.and"
          },
          "and_all__U1217":{
            "modref":"corebit.and"
          },
          "and_all__U1218":{
            "modref":"corebit.and"
          },
          "and_all__U1219":{
            "modref":"corebit.and"
          },
          "and_all__U1220":{
            "modref":"corebit.and"
          },
          "and_all__U1221":{
            "modref":"corebit.and"
          },
          "and_all__U1222":{
            "modref":"corebit.and"
          },
          "and_all__U1223":{
            "modref":"corebit.and"
          },
          "and_all__U1224":{
            "modref":"corebit.and"
          },
          "and_all__U1225":{
            "modref":"corebit.and"
          },
          "and_all__U1226":{
            "modref":"corebit.and"
          },
          "and_all__U1227":{
            "modref":"corebit.and"
          },
          "and_all__U1228":{
            "modref":"corebit.and"
          },
          "and_all__U1229":{
            "modref":"corebit.and"
          },
          "and_all__U1230":{
            "modref":"corebit.and"
          },
          "and_all__U1231":{
            "modref":"corebit.and"
          },
          "and_all__U1232":{
            "modref":"corebit.and"
          },
          "and_all__U1233":{
            "modref":"corebit.and"
          },
          "and_all__U1234":{
            "modref":"corebit.and"
          },
          "and_all__U1235":{
            "modref":"corebit.and"
          },
          "and_all__U1236":{
            "modref":"corebit.and"
          },
          "and_all__U1237":{
            "modref":"corebit.and"
          },
          "and_all__U1238":{
            "modref":"corebit.and"
          },
          "and_all__U1239":{
            "modref":"corebit.and"
          },
          "and_all__U1240":{
            "modref":"corebit.and"
          },
          "and_all__U1241":{
            "modref":"corebit.and"
          },
          "and_all__U1242":{
            "modref":"corebit.and"
          },
          "and_all__U1243":{
            "modref":"corebit.and"
          },
          "and_all__U1244":{
            "modref":"corebit.and"
          },
          "and_all__U1245":{
            "modref":"corebit.and"
          },
          "and_all__U1246":{
            "modref":"corebit.and"
          },
          "and_all__U1247":{
            "modref":"corebit.and"
          },
          "and_all__U1248":{
            "modref":"corebit.and"
          },
          "and_all__U1249":{
            "modref":"corebit.and"
          },
          "and_all__U1250":{
            "modref":"corebit.and"
          },
          "and_all__U1251":{
            "modref":"corebit.and"
          },
          "and_all__U1252":{
            "modref":"corebit.and"
          },
          "and_all__U1253":{
            "modref":"corebit.and"
          },
          "and_all__U1254":{
            "modref":"corebit.and"
          },
          "and_all__U1255":{
            "modref":"corebit.and"
          },
          "and_all__U1256":{
            "modref":"corebit.and"
          },
          "and_all__U1257":{
            "modref":"corebit.and"
          },
          "and_all__U1258":{
            "modref":"corebit.and"
          },
          "and_all__U1259":{
            "modref":"corebit.and"
          },
          "and_all__U1260":{
            "modref":"corebit.and"
          },
          "and_all__U1261":{
            "modref":"corebit.and"
          },
          "and_all__U1262":{
            "modref":"corebit.and"
          },
          "and_all__U1263":{
            "modref":"corebit.and"
          },
          "and_all__U1264":{
            "modref":"corebit.and"
          },
          "and_all__U1265":{
            "modref":"corebit.and"
          },
          "and_all__U1266":{
            "modref":"corebit.and"
          },
          "and_all__U1267":{
            "modref":"corebit.and"
          },
          "and_all__U1268":{
            "modref":"corebit.and"
          },
          "and_all__U1269":{
            "modref":"corebit.and"
          },
          "and_all__U1270":{
            "modref":"corebit.and"
          },
          "and_all__U1271":{
            "modref":"corebit.and"
          },
          "and_all__U1272":{
            "modref":"corebit.and"
          },
          "and_all__U1273":{
            "modref":"corebit.and"
          },
          "and_all__U1274":{
            "modref":"corebit.and"
          },
          "and_all__U1275":{
            "modref":"corebit.and"
          },
          "and_all__U1276":{
            "modref":"corebit.and"
          },
          "and_all__U1277":{
            "modref":"corebit.and"
          },
          "and_all__U1278":{
            "modref":"corebit.and"
          },
          "and_all__U1279":{
            "modref":"corebit.and"
          },
          "and_all__U1280":{
            "modref":"corebit.and"
          },
          "and_all__U1281":{
            "modref":"corebit.and"
          },
          "and_all__U1282":{
            "modref":"corebit.and"
          },
          "and_all__U1283":{
            "modref":"corebit.and"
          },
          "and_all__U1284":{
            "modref":"corebit.and"
          },
          "and_all__U1285":{
            "modref":"corebit.and"
          },
          "and_all__U1286":{
            "modref":"corebit.and"
          },
          "and_all__U1287":{
            "modref":"corebit.and"
          },
          "and_all__U1288":{
            "modref":"corebit.and"
          },
          "and_all__U1289":{
            "modref":"corebit.and"
          },
          "and_all__U1290":{
            "modref":"corebit.and"
          },
          "and_all__U1291":{
            "modref":"corebit.and"
          },
          "and_all__U1292":{
            "modref":"corebit.and"
          },
          "and_all__U1293":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U1214.in0"],
          ["self.valid_in_1","and_all__U1214.in1"],
          ["and_all__U1215.in0","and_all__U1214.out"],
          ["self.valid_in_2","and_all__U1215.in1"],
          ["and_all__U1216.in0","and_all__U1215.out"],
          ["self.valid_in_3","and_all__U1216.in1"],
          ["and_all__U1217.in0","and_all__U1216.out"],
          ["self.valid_in_4","and_all__U1217.in1"],
          ["and_all__U1218.in0","and_all__U1217.out"],
          ["self.valid_in_5","and_all__U1218.in1"],
          ["and_all__U1219.in0","and_all__U1218.out"],
          ["self.valid_in_6","and_all__U1219.in1"],
          ["and_all__U1220.in0","and_all__U1219.out"],
          ["self.valid_in_7","and_all__U1220.in1"],
          ["and_all__U1221.in0","and_all__U1220.out"],
          ["self.valid_in_8","and_all__U1221.in1"],
          ["self.valid_out_0","and_all__U1221.out"],
          ["self.valid_in_1","and_all__U1222.in0"],
          ["self.valid_in_2","and_all__U1222.in1"],
          ["and_all__U1223.in0","and_all__U1222.out"],
          ["self.valid_in_3","and_all__U1223.in1"],
          ["and_all__U1224.in0","and_all__U1223.out"],
          ["self.valid_in_4","and_all__U1224.in1"],
          ["and_all__U1225.in0","and_all__U1224.out"],
          ["self.valid_in_5","and_all__U1225.in1"],
          ["and_all__U1226.in0","and_all__U1225.out"],
          ["self.valid_in_6","and_all__U1226.in1"],
          ["and_all__U1227.in0","and_all__U1226.out"],
          ["self.valid_in_7","and_all__U1227.in1"],
          ["and_all__U1228.in0","and_all__U1227.out"],
          ["self.valid_in_8","and_all__U1228.in1"],
          ["and_all__U1229.in0","and_all__U1228.out"],
          ["self.ready_out_0","and_all__U1229.in1"],
          ["self.ready_in_0","and_all__U1229.out"],
          ["self.valid_in_0","and_all__U1230.in0"],
          ["self.valid_in_2","and_all__U1230.in1"],
          ["and_all__U1231.in0","and_all__U1230.out"],
          ["self.valid_in_3","and_all__U1231.in1"],
          ["and_all__U1232.in0","and_all__U1231.out"],
          ["self.valid_in_4","and_all__U1232.in1"],
          ["and_all__U1233.in0","and_all__U1232.out"],
          ["self.valid_in_5","and_all__U1233.in1"],
          ["and_all__U1234.in0","and_all__U1233.out"],
          ["self.valid_in_6","and_all__U1234.in1"],
          ["and_all__U1235.in0","and_all__U1234.out"],
          ["self.valid_in_7","and_all__U1235.in1"],
          ["and_all__U1236.in0","and_all__U1235.out"],
          ["self.valid_in_8","and_all__U1236.in1"],
          ["and_all__U1237.in0","and_all__U1236.out"],
          ["self.ready_out_0","and_all__U1237.in1"],
          ["self.ready_in_1","and_all__U1237.out"],
          ["self.valid_in_0","and_all__U1238.in0"],
          ["self.valid_in_1","and_all__U1238.in1"],
          ["and_all__U1239.in0","and_all__U1238.out"],
          ["self.valid_in_3","and_all__U1239.in1"],
          ["and_all__U1240.in0","and_all__U1239.out"],
          ["self.valid_in_4","and_all__U1240.in1"],
          ["and_all__U1241.in0","and_all__U1240.out"],
          ["self.valid_in_5","and_all__U1241.in1"],
          ["and_all__U1242.in0","and_all__U1241.out"],
          ["self.valid_in_6","and_all__U1242.in1"],
          ["and_all__U1243.in0","and_all__U1242.out"],
          ["self.valid_in_7","and_all__U1243.in1"],
          ["and_all__U1244.in0","and_all__U1243.out"],
          ["self.valid_in_8","and_all__U1244.in1"],
          ["and_all__U1245.in0","and_all__U1244.out"],
          ["self.ready_out_0","and_all__U1245.in1"],
          ["self.ready_in_2","and_all__U1245.out"],
          ["self.valid_in_0","and_all__U1246.in0"],
          ["self.valid_in_1","and_all__U1246.in1"],
          ["and_all__U1247.in0","and_all__U1246.out"],
          ["self.valid_in_2","and_all__U1247.in1"],
          ["and_all__U1248.in0","and_all__U1247.out"],
          ["self.valid_in_4","and_all__U1248.in1"],
          ["and_all__U1249.in0","and_all__U1248.out"],
          ["self.valid_in_5","and_all__U1249.in1"],
          ["and_all__U1250.in0","and_all__U1249.out"],
          ["self.valid_in_6","and_all__U1250.in1"],
          ["and_all__U1251.in0","and_all__U1250.out"],
          ["self.valid_in_7","and_all__U1251.in1"],
          ["and_all__U1252.in0","and_all__U1251.out"],
          ["self.valid_in_8","and_all__U1252.in1"],
          ["and_all__U1253.in0","and_all__U1252.out"],
          ["self.ready_out_0","and_all__U1253.in1"],
          ["self.ready_in_3","and_all__U1253.out"],
          ["self.valid_in_0","and_all__U1254.in0"],
          ["self.valid_in_1","and_all__U1254.in1"],
          ["and_all__U1255.in0","and_all__U1254.out"],
          ["self.valid_in_2","and_all__U1255.in1"],
          ["and_all__U1256.in0","and_all__U1255.out"],
          ["self.valid_in_3","and_all__U1256.in1"],
          ["and_all__U1257.in0","and_all__U1256.out"],
          ["self.valid_in_5","and_all__U1257.in1"],
          ["and_all__U1258.in0","and_all__U1257.out"],
          ["self.valid_in_6","and_all__U1258.in1"],
          ["and_all__U1259.in0","and_all__U1258.out"],
          ["self.valid_in_7","and_all__U1259.in1"],
          ["and_all__U1260.in0","and_all__U1259.out"],
          ["self.valid_in_8","and_all__U1260.in1"],
          ["and_all__U1261.in0","and_all__U1260.out"],
          ["self.ready_out_0","and_all__U1261.in1"],
          ["self.ready_in_4","and_all__U1261.out"],
          ["self.valid_in_0","and_all__U1262.in0"],
          ["self.valid_in_1","and_all__U1262.in1"],
          ["and_all__U1263.in0","and_all__U1262.out"],
          ["self.valid_in_2","and_all__U1263.in1"],
          ["and_all__U1264.in0","and_all__U1263.out"],
          ["self.valid_in_3","and_all__U1264.in1"],
          ["and_all__U1265.in0","and_all__U1264.out"],
          ["self.valid_in_4","and_all__U1265.in1"],
          ["and_all__U1266.in0","and_all__U1265.out"],
          ["self.valid_in_6","and_all__U1266.in1"],
          ["and_all__U1267.in0","and_all__U1266.out"],
          ["self.valid_in_7","and_all__U1267.in1"],
          ["and_all__U1268.in0","and_all__U1267.out"],
          ["self.valid_in_8","and_all__U1268.in1"],
          ["and_all__U1269.in0","and_all__U1268.out"],
          ["self.ready_out_0","and_all__U1269.in1"],
          ["self.ready_in_5","and_all__U1269.out"],
          ["self.valid_in_0","and_all__U1270.in0"],
          ["self.valid_in_1","and_all__U1270.in1"],
          ["and_all__U1271.in0","and_all__U1270.out"],
          ["self.valid_in_2","and_all__U1271.in1"],
          ["and_all__U1272.in0","and_all__U1271.out"],
          ["self.valid_in_3","and_all__U1272.in1"],
          ["and_all__U1273.in0","and_all__U1272.out"],
          ["self.valid_in_4","and_all__U1273.in1"],
          ["and_all__U1274.in0","and_all__U1273.out"],
          ["self.valid_in_5","and_all__U1274.in1"],
          ["and_all__U1275.in0","and_all__U1274.out"],
          ["self.valid_in_7","and_all__U1275.in1"],
          ["and_all__U1276.in0","and_all__U1275.out"],
          ["self.valid_in_8","and_all__U1276.in1"],
          ["and_all__U1277.in0","and_all__U1276.out"],
          ["self.ready_out_0","and_all__U1277.in1"],
          ["self.ready_in_6","and_all__U1277.out"],
          ["self.valid_in_0","and_all__U1278.in0"],
          ["self.valid_in_1","and_all__U1278.in1"],
          ["and_all__U1279.in0","and_all__U1278.out"],
          ["self.valid_in_2","and_all__U1279.in1"],
          ["and_all__U1280.in0","and_all__U1279.out"],
          ["self.valid_in_3","and_all__U1280.in1"],
          ["and_all__U1281.in0","and_all__U1280.out"],
          ["self.valid_in_4","and_all__U1281.in1"],
          ["and_all__U1282.in0","and_all__U1281.out"],
          ["self.valid_in_5","and_all__U1282.in1"],
          ["and_all__U1283.in0","and_all__U1282.out"],
          ["self.valid_in_6","and_all__U1283.in1"],
          ["and_all__U1284.in0","and_all__U1283.out"],
          ["self.valid_in_8","and_all__U1284.in1"],
          ["and_all__U1285.in0","and_all__U1284.out"],
          ["self.ready_out_0","and_all__U1285.in1"],
          ["self.ready_in_7","and_all__U1285.out"],
          ["self.valid_in_0","and_all__U1286.in0"],
          ["self.valid_in_1","and_all__U1286.in1"],
          ["and_all__U1287.in0","and_all__U1286.out"],
          ["self.valid_in_2","and_all__U1287.in1"],
          ["and_all__U1288.in0","and_all__U1287.out"],
          ["self.valid_in_3","and_all__U1288.in1"],
          ["and_all__U1289.in0","and_all__U1288.out"],
          ["self.valid_in_4","and_all__U1289.in1"],
          ["and_all__U1290.in0","and_all__U1289.out"],
          ["self.valid_in_5","and_all__U1290.in1"],
          ["and_all__U1291.in0","and_all__U1290.out"],
          ["self.valid_in_6","and_all__U1291.in1"],
          ["and_all__U1292.in0","and_all__U1291.out"],
          ["self.valid_in_7","and_all__U1292.in1"],
          ["and_all__U1293.in0","and_all__U1292.out"],
          ["self.ready_out_0","and_all__U1293.in1"],
          ["self.ready_in_8","and_all__U1293.out"]
        ]
      },
      "flow_ctrl__U1407":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1408":{
            "modref":"corebit.and"
          },
          "and_all__U1409":{
            "modref":"corebit.and"
          },
          "and_all__U1410":{
            "modref":"corebit.and"
          },
          "and_all__U1411":{
            "modref":"corebit.and"
          },
          "and_all__U1412":{
            "modref":"corebit.and"
          },
          "and_all__U1413":{
            "modref":"corebit.and"
          },
          "and_all__U1414":{
            "modref":"corebit.and"
          },
          "and_all__U1415":{
            "modref":"corebit.and"
          },
          "and_all__U1416":{
            "modref":"corebit.and"
          },
          "and_all__U1417":{
            "modref":"corebit.and"
          },
          "and_all__U1418":{
            "modref":"corebit.and"
          },
          "and_all__U1419":{
            "modref":"corebit.and"
          },
          "and_all__U1420":{
            "modref":"corebit.and"
          },
          "and_all__U1421":{
            "modref":"corebit.and"
          },
          "and_all__U1422":{
            "modref":"corebit.and"
          },
          "and_all__U1423":{
            "modref":"corebit.and"
          },
          "and_all__U1424":{
            "modref":"corebit.and"
          },
          "and_all__U1425":{
            "modref":"corebit.and"
          },
          "and_all__U1426":{
            "modref":"corebit.and"
          },
          "and_all__U1427":{
            "modref":"corebit.and"
          },
          "and_all__U1428":{
            "modref":"corebit.and"
          },
          "and_all__U1429":{
            "modref":"corebit.and"
          },
          "and_all__U1430":{
            "modref":"corebit.and"
          },
          "and_all__U1431":{
            "modref":"corebit.and"
          },
          "and_all__U1432":{
            "modref":"corebit.and"
          },
          "and_all__U1433":{
            "modref":"corebit.and"
          },
          "and_all__U1434":{
            "modref":"corebit.and"
          },
          "and_all__U1435":{
            "modref":"corebit.and"
          },
          "and_all__U1436":{
            "modref":"corebit.and"
          },
          "and_all__U1437":{
            "modref":"corebit.and"
          },
          "and_all__U1438":{
            "modref":"corebit.and"
          },
          "and_all__U1439":{
            "modref":"corebit.and"
          },
          "and_all__U1440":{
            "modref":"corebit.and"
          },
          "and_all__U1441":{
            "modref":"corebit.and"
          },
          "and_all__U1442":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U1408.in0"],
          ["self.valid_in_1","and_all__U1408.in1"],
          ["and_all__U1409.in0","and_all__U1408.out"],
          ["self.valid_in_2","and_all__U1409.in1"],
          ["and_all__U1410.in0","and_all__U1409.out"],
          ["self.valid_in_3","and_all__U1410.in1"],
          ["and_all__U1411.in0","and_all__U1410.out"],
          ["self.valid_in_4","and_all__U1411.in1"],
          ["and_all__U1412.in0","and_all__U1411.out"],
          ["self.valid_in_5","and_all__U1412.in1"],
          ["self.valid_out_0","and_all__U1412.out"],
          ["self.valid_in_1","and_all__U1413.in0"],
          ["self.valid_in_2","and_all__U1413.in1"],
          ["and_all__U1414.in0","and_all__U1413.out"],
          ["self.valid_in_3","and_all__U1414.in1"],
          ["and_all__U1415.in0","and_all__U1414.out"],
          ["self.valid_in_4","and_all__U1415.in1"],
          ["and_all__U1416.in0","and_all__U1415.out"],
          ["self.valid_in_5","and_all__U1416.in1"],
          ["and_all__U1417.in0","and_all__U1416.out"],
          ["self.ready_out_0","and_all__U1417.in1"],
          ["self.ready_in_0","and_all__U1417.out"],
          ["self.valid_in_0","and_all__U1418.in0"],
          ["self.valid_in_2","and_all__U1418.in1"],
          ["and_all__U1419.in0","and_all__U1418.out"],
          ["self.valid_in_3","and_all__U1419.in1"],
          ["and_all__U1420.in0","and_all__U1419.out"],
          ["self.valid_in_4","and_all__U1420.in1"],
          ["and_all__U1421.in0","and_all__U1420.out"],
          ["self.valid_in_5","and_all__U1421.in1"],
          ["and_all__U1422.in0","and_all__U1421.out"],
          ["self.ready_out_0","and_all__U1422.in1"],
          ["self.ready_in_1","and_all__U1422.out"],
          ["self.valid_in_0","and_all__U1423.in0"],
          ["self.valid_in_1","and_all__U1423.in1"],
          ["and_all__U1424.in0","and_all__U1423.out"],
          ["self.valid_in_3","and_all__U1424.in1"],
          ["and_all__U1425.in0","and_all__U1424.out"],
          ["self.valid_in_4","and_all__U1425.in1"],
          ["and_all__U1426.in0","and_all__U1425.out"],
          ["self.valid_in_5","and_all__U1426.in1"],
          ["and_all__U1427.in0","and_all__U1426.out"],
          ["self.ready_out_0","and_all__U1427.in1"],
          ["self.ready_in_2","and_all__U1427.out"],
          ["self.valid_in_0","and_all__U1428.in0"],
          ["self.valid_in_1","and_all__U1428.in1"],
          ["and_all__U1429.in0","and_all__U1428.out"],
          ["self.valid_in_2","and_all__U1429.in1"],
          ["and_all__U1430.in0","and_all__U1429.out"],
          ["self.valid_in_4","and_all__U1430.in1"],
          ["and_all__U1431.in0","and_all__U1430.out"],
          ["self.valid_in_5","and_all__U1431.in1"],
          ["and_all__U1432.in0","and_all__U1431.out"],
          ["self.ready_out_0","and_all__U1432.in1"],
          ["self.ready_in_3","and_all__U1432.out"],
          ["self.valid_in_0","and_all__U1433.in0"],
          ["self.valid_in_1","and_all__U1433.in1"],
          ["and_all__U1434.in0","and_all__U1433.out"],
          ["self.valid_in_2","and_all__U1434.in1"],
          ["and_all__U1435.in0","and_all__U1434.out"],
          ["self.valid_in_3","and_all__U1435.in1"],
          ["and_all__U1436.in0","and_all__U1435.out"],
          ["self.valid_in_5","and_all__U1436.in1"],
          ["and_all__U1437.in0","and_all__U1436.out"],
          ["self.ready_out_0","and_all__U1437.in1"],
          ["self.ready_in_4","and_all__U1437.out"],
          ["self.valid_in_0","and_all__U1438.in0"],
          ["self.valid_in_1","and_all__U1438.in1"],
          ["and_all__U1439.in0","and_all__U1438.out"],
          ["self.valid_in_2","and_all__U1439.in1"],
          ["and_all__U1440.in0","and_all__U1439.out"],
          ["self.valid_in_3","and_all__U1440.in1"],
          ["and_all__U1441.in0","and_all__U1440.out"],
          ["self.valid_in_4","and_all__U1441.in1"],
          ["and_all__U1442.in0","and_all__U1441.out"],
          ["self.ready_out_0","and_all__U1442.in1"],
          ["self.ready_in_5","and_all__U1442.out"]
        ]
      },
      "flow_ctrl__U1443":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1444":{
            "modref":"corebit.and"
          },
          "and_all__U1445":{
            "modref":"corebit.and"
          },
          "and_all__U1446":{
            "modref":"corebit.and"
          },
          "and_all__U1447":{
            "modref":"corebit.and"
          },
          "and_all__U1448":{
            "modref":"corebit.and"
          },
          "and_all__U1449":{
            "modref":"corebit.and"
          },
          "and_all__U1450":{
            "modref":"corebit.and"
          },
          "and_all__U1451":{
            "modref":"corebit.and"
          },
          "and_all__U1452":{
            "modref":"corebit.and"
          },
          "and_all__U1453":{
            "modref":"corebit.and"
          },
          "and_all__U1454":{
            "modref":"corebit.and"
          },
          "and_all__U1455":{
            "modref":"corebit.and"
          },
          "and_all__U1456":{
            "modref":"corebit.and"
          },
          "and_all__U1457":{
            "modref":"corebit.and"
          },
          "and_all__U1458":{
            "modref":"corebit.and"
          },
          "and_all__U1459":{
            "modref":"corebit.and"
          },
          "and_all__U1460":{
            "modref":"corebit.and"
          },
          "and_all__U1461":{
            "modref":"corebit.and"
          },
          "and_all__U1462":{
            "modref":"corebit.and"
          },
          "and_all__U1463":{
            "modref":"corebit.and"
          },
          "and_all__U1464":{
            "modref":"corebit.and"
          },
          "and_all__U1465":{
            "modref":"corebit.and"
          },
          "and_all__U1466":{
            "modref":"corebit.and"
          },
          "and_all__U1467":{
            "modref":"corebit.and"
          },
          "and_all__U1468":{
            "modref":"corebit.and"
          },
          "and_all__U1469":{
            "modref":"corebit.and"
          },
          "and_all__U1470":{
            "modref":"corebit.and"
          },
          "and_all__U1471":{
            "modref":"corebit.and"
          },
          "and_all__U1472":{
            "modref":"corebit.and"
          },
          "and_all__U1473":{
            "modref":"corebit.and"
          },
          "and_all__U1474":{
            "modref":"corebit.and"
          },
          "and_all__U1475":{
            "modref":"corebit.and"
          },
          "and_all__U1476":{
            "modref":"corebit.and"
          },
          "and_all__U1477":{
            "modref":"corebit.and"
          },
          "and_all__U1478":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U1444.in0"],
          ["self.valid_in_1","and_all__U1444.in1"],
          ["and_all__U1445.in0","and_all__U1444.out"],
          ["self.valid_in_2","and_all__U1445.in1"],
          ["and_all__U1446.in0","and_all__U1445.out"],
          ["self.valid_in_3","and_all__U1446.in1"],
          ["and_all__U1447.in0","and_all__U1446.out"],
          ["self.valid_in_4","and_all__U1447.in1"],
          ["and_all__U1448.in0","and_all__U1447.out"],
          ["self.valid_in_5","and_all__U1448.in1"],
          ["self.valid_out_0","and_all__U1448.out"],
          ["self.valid_in_1","and_all__U1449.in0"],
          ["self.valid_in_2","and_all__U1449.in1"],
          ["and_all__U1450.in0","and_all__U1449.out"],
          ["self.valid_in_3","and_all__U1450.in1"],
          ["and_all__U1451.in0","and_all__U1450.out"],
          ["self.valid_in_4","and_all__U1451.in1"],
          ["and_all__U1452.in0","and_all__U1451.out"],
          ["self.valid_in_5","and_all__U1452.in1"],
          ["and_all__U1453.in0","and_all__U1452.out"],
          ["self.ready_out_0","and_all__U1453.in1"],
          ["self.ready_in_0","and_all__U1453.out"],
          ["self.valid_in_0","and_all__U1454.in0"],
          ["self.valid_in_2","and_all__U1454.in1"],
          ["and_all__U1455.in0","and_all__U1454.out"],
          ["self.valid_in_3","and_all__U1455.in1"],
          ["and_all__U1456.in0","and_all__U1455.out"],
          ["self.valid_in_4","and_all__U1456.in1"],
          ["and_all__U1457.in0","and_all__U1456.out"],
          ["self.valid_in_5","and_all__U1457.in1"],
          ["and_all__U1458.in0","and_all__U1457.out"],
          ["self.ready_out_0","and_all__U1458.in1"],
          ["self.ready_in_1","and_all__U1458.out"],
          ["self.valid_in_0","and_all__U1459.in0"],
          ["self.valid_in_1","and_all__U1459.in1"],
          ["and_all__U1460.in0","and_all__U1459.out"],
          ["self.valid_in_3","and_all__U1460.in1"],
          ["and_all__U1461.in0","and_all__U1460.out"],
          ["self.valid_in_4","and_all__U1461.in1"],
          ["and_all__U1462.in0","and_all__U1461.out"],
          ["self.valid_in_5","and_all__U1462.in1"],
          ["and_all__U1463.in0","and_all__U1462.out"],
          ["self.ready_out_0","and_all__U1463.in1"],
          ["self.ready_in_2","and_all__U1463.out"],
          ["self.valid_in_0","and_all__U1464.in0"],
          ["self.valid_in_1","and_all__U1464.in1"],
          ["and_all__U1465.in0","and_all__U1464.out"],
          ["self.valid_in_2","and_all__U1465.in1"],
          ["and_all__U1466.in0","and_all__U1465.out"],
          ["self.valid_in_4","and_all__U1466.in1"],
          ["and_all__U1467.in0","and_all__U1466.out"],
          ["self.valid_in_5","and_all__U1467.in1"],
          ["and_all__U1468.in0","and_all__U1467.out"],
          ["self.ready_out_0","and_all__U1468.in1"],
          ["self.ready_in_3","and_all__U1468.out"],
          ["self.valid_in_0","and_all__U1469.in0"],
          ["self.valid_in_1","and_all__U1469.in1"],
          ["and_all__U1470.in0","and_all__U1469.out"],
          ["self.valid_in_2","and_all__U1470.in1"],
          ["and_all__U1471.in0","and_all__U1470.out"],
          ["self.valid_in_3","and_all__U1471.in1"],
          ["and_all__U1472.in0","and_all__U1471.out"],
          ["self.valid_in_5","and_all__U1472.in1"],
          ["and_all__U1473.in0","and_all__U1472.out"],
          ["self.ready_out_0","and_all__U1473.in1"],
          ["self.ready_in_4","and_all__U1473.out"],
          ["self.valid_in_0","and_all__U1474.in0"],
          ["self.valid_in_1","and_all__U1474.in1"],
          ["and_all__U1475.in0","and_all__U1474.out"],
          ["self.valid_in_2","and_all__U1475.in1"],
          ["and_all__U1476.in0","and_all__U1475.out"],
          ["self.valid_in_3","and_all__U1476.in1"],
          ["and_all__U1477.in0","and_all__U1476.out"],
          ["self.valid_in_4","and_all__U1477.in1"],
          ["and_all__U1478.in0","and_all__U1477.out"],
          ["self.ready_out_0","and_all__U1478.in1"],
          ["self.ready_in_5","and_all__U1478.out"]
        ]
      },
      "flow_ctrl__U15":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U17":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U17.in0","and_all__U16.out"],
          ["self.ready_out_0","and_all__U17.in1"],
          ["self.ready_in_0","and_all__U17.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U18":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U19":{
            "modref":"corebit.and"
          },
          "and_all__U20":{
            "modref":"corebit.and"
          },
          "and_all__U21":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U19.in0"],
          ["self.valid_in_1","and_all__U19.in1"],
          ["self.valid_out_0","and_all__U19.out"],
          ["self.valid_in_1","and_all__U20.in0"],
          ["self.ready_out_0","and_all__U20.in1"],
          ["self.ready_in_0","and_all__U20.out"],
          ["self.valid_in_0","and_all__U21.in0"],
          ["self.ready_out_0","and_all__U21.in1"],
          ["self.ready_in_1","and_all__U21.out"]
        ]
      },
      "flow_ctrl__U22":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U23.out"]
        ]
      },
      "flow_ctrl__U24":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U25":{
            "modref":"corebit.and"
          },
          "and_all__U26":{
            "modref":"corebit.and"
          },
          "and_all__U27":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U25.in0"],
          ["self.valid_in_1","and_all__U25.in1"],
          ["self.valid_out_0","and_all__U25.out"],
          ["self.valid_in_1","and_all__U26.in0"],
          ["self.ready_out_0","and_all__U26.in1"],
          ["self.ready_in_0","and_all__U26.out"],
          ["self.valid_in_0","and_all__U27.in0"],
          ["self.ready_out_0","and_all__U27.in1"],
          ["self.ready_in_1","and_all__U27.out"]
        ]
      },
      "flow_ctrl__U28":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U29":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U30":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U30.in0","and_all__U29.out"],
          ["self.ready_out_0","and_all__U30.in1"],
          ["self.ready_in_0","and_all__U30.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U3":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U5":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U5.in0","and_all__U4.out"],
          ["self.ready_out_0","and_all__U5.in1"],
          ["self.ready_in_0","and_all__U5.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U31":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U32":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U32.out"]
        ]
      },
      "flow_ctrl__U33":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U34":{
            "modref":"corebit.and"
          },
          "and_all__U35":{
            "modref":"corebit.and"
          },
          "and_all__U36":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U34.in0"],
          ["self.valid_in_1","and_all__U34.in1"],
          ["self.valid_out_0","and_all__U34.out"],
          ["self.valid_in_1","and_all__U35.in0"],
          ["self.ready_out_0","and_all__U35.in1"],
          ["self.ready_in_0","and_all__U35.out"],
          ["self.valid_in_0","and_all__U36.in0"],
          ["self.ready_out_0","and_all__U36.in1"],
          ["self.ready_in_1","and_all__U36.out"]
        ]
      },
      "flow_ctrl__U37":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U38":{
            "modref":"corebit.and"
          },
          "and_all__U39":{
            "modref":"corebit.and"
          },
          "and_all__U40":{
            "modref":"corebit.and"
          },
          "and_all__U41":{
            "modref":"corebit.and"
          },
          "and_all__U42":{
            "modref":"corebit.and"
          },
          "and_all__U43":{
            "modref":"corebit.and"
          },
          "and_all__U44":{
            "modref":"corebit.and"
          },
          "and_all__U45":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U38.in0"],
          ["self.valid_in_1","and_all__U38.in1"],
          ["and_all__U39.in0","and_all__U38.out"],
          ["self.valid_in_2","and_all__U39.in1"],
          ["self.valid_out_0","and_all__U39.out"],
          ["self.valid_in_1","and_all__U40.in0"],
          ["self.valid_in_2","and_all__U40.in1"],
          ["and_all__U41.in0","and_all__U40.out"],
          ["self.ready_out_0","and_all__U41.in1"],
          ["self.ready_in_0","and_all__U41.out"],
          ["self.valid_in_0","and_all__U42.in0"],
          ["self.valid_in_2","and_all__U42.in1"],
          ["and_all__U43.in0","and_all__U42.out"],
          ["self.ready_out_0","and_all__U43.in1"],
          ["self.ready_in_1","and_all__U43.out"],
          ["self.valid_in_0","and_all__U44.in0"],
          ["self.valid_in_1","and_all__U44.in1"],
          ["and_all__U45.in0","and_all__U44.out"],
          ["self.ready_out_0","and_all__U45.in1"],
          ["self.ready_in_2","and_all__U45.out"]
        ]
      },
      "flow_ctrl__U442":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U443":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U444":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U444.in0","and_all__U443.out"],
          ["self.ready_out_0","and_all__U444.in1"],
          ["self.ready_in_0","and_all__U444.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U457":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U458":{
            "modref":"corebit.and"
          },
          "and_all__U459":{
            "modref":"corebit.and"
          },
          "and_all__U460":{
            "modref":"corebit.and"
          },
          "and_all__U461":{
            "modref":"corebit.and"
          },
          "and_all__U462":{
            "modref":"corebit.and"
          },
          "and_all__U463":{
            "modref":"corebit.and"
          },
          "and_all__U464":{
            "modref":"corebit.and"
          },
          "and_all__U465":{
            "modref":"corebit.and"
          },
          "and_all__U466":{
            "modref":"corebit.and"
          },
          "and_all__U467":{
            "modref":"corebit.and"
          },
          "and_all__U468":{
            "modref":"corebit.and"
          },
          "and_all__U469":{
            "modref":"corebit.and"
          },
          "and_all__U470":{
            "modref":"corebit.and"
          },
          "and_all__U471":{
            "modref":"corebit.and"
          },
          "and_all__U472":{
            "modref":"corebit.and"
          },
          "and_all__U473":{
            "modref":"corebit.and"
          },
          "and_all__U474":{
            "modref":"corebit.and"
          },
          "and_all__U475":{
            "modref":"corebit.and"
          },
          "and_all__U476":{
            "modref":"corebit.and"
          },
          "and_all__U477":{
            "modref":"corebit.and"
          },
          "and_all__U478":{
            "modref":"corebit.and"
          },
          "and_all__U479":{
            "modref":"corebit.and"
          },
          "and_all__U480":{
            "modref":"corebit.and"
          },
          "and_all__U481":{
            "modref":"corebit.and"
          },
          "and_all__U482":{
            "modref":"corebit.and"
          },
          "and_all__U483":{
            "modref":"corebit.and"
          },
          "and_all__U484":{
            "modref":"corebit.and"
          },
          "and_all__U485":{
            "modref":"corebit.and"
          },
          "and_all__U486":{
            "modref":"corebit.and"
          },
          "and_all__U487":{
            "modref":"corebit.and"
          },
          "and_all__U488":{
            "modref":"corebit.and"
          },
          "and_all__U489":{
            "modref":"corebit.and"
          },
          "and_all__U490":{
            "modref":"corebit.and"
          },
          "and_all__U491":{
            "modref":"corebit.and"
          },
          "and_all__U492":{
            "modref":"corebit.and"
          },
          "and_all__U493":{
            "modref":"corebit.and"
          },
          "and_all__U494":{
            "modref":"corebit.and"
          },
          "and_all__U495":{
            "modref":"corebit.and"
          },
          "and_all__U496":{
            "modref":"corebit.and"
          },
          "and_all__U497":{
            "modref":"corebit.and"
          },
          "and_all__U498":{
            "modref":"corebit.and"
          },
          "and_all__U499":{
            "modref":"corebit.and"
          },
          "and_all__U500":{
            "modref":"corebit.and"
          },
          "and_all__U501":{
            "modref":"corebit.and"
          },
          "and_all__U502":{
            "modref":"corebit.and"
          },
          "and_all__U503":{
            "modref":"corebit.and"
          },
          "and_all__U504":{
            "modref":"corebit.and"
          },
          "and_all__U505":{
            "modref":"corebit.and"
          },
          "and_all__U506":{
            "modref":"corebit.and"
          },
          "and_all__U507":{
            "modref":"corebit.and"
          },
          "and_all__U508":{
            "modref":"corebit.and"
          },
          "and_all__U509":{
            "modref":"corebit.and"
          },
          "and_all__U510":{
            "modref":"corebit.and"
          },
          "and_all__U511":{
            "modref":"corebit.and"
          },
          "and_all__U512":{
            "modref":"corebit.and"
          },
          "and_all__U513":{
            "modref":"corebit.and"
          },
          "and_all__U514":{
            "modref":"corebit.and"
          },
          "and_all__U515":{
            "modref":"corebit.and"
          },
          "and_all__U516":{
            "modref":"corebit.and"
          },
          "and_all__U517":{
            "modref":"corebit.and"
          },
          "and_all__U518":{
            "modref":"corebit.and"
          },
          "and_all__U519":{
            "modref":"corebit.and"
          },
          "and_all__U520":{
            "modref":"corebit.and"
          },
          "and_all__U521":{
            "modref":"corebit.and"
          },
          "and_all__U522":{
            "modref":"corebit.and"
          },
          "and_all__U523":{
            "modref":"corebit.and"
          },
          "and_all__U524":{
            "modref":"corebit.and"
          },
          "and_all__U525":{
            "modref":"corebit.and"
          },
          "and_all__U526":{
            "modref":"corebit.and"
          },
          "and_all__U527":{
            "modref":"corebit.and"
          },
          "and_all__U528":{
            "modref":"corebit.and"
          },
          "and_all__U529":{
            "modref":"corebit.and"
          },
          "and_all__U530":{
            "modref":"corebit.and"
          },
          "and_all__U531":{
            "modref":"corebit.and"
          },
          "and_all__U532":{
            "modref":"corebit.and"
          },
          "and_all__U533":{
            "modref":"corebit.and"
          },
          "and_all__U534":{
            "modref":"corebit.and"
          },
          "and_all__U535":{
            "modref":"corebit.and"
          },
          "and_all__U536":{
            "modref":"corebit.and"
          },
          "and_all__U537":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U458.in0"],
          ["self.valid_in_1","and_all__U458.in1"],
          ["and_all__U459.in0","and_all__U458.out"],
          ["self.valid_in_2","and_all__U459.in1"],
          ["and_all__U460.in0","and_all__U459.out"],
          ["self.valid_in_3","and_all__U460.in1"],
          ["and_all__U461.in0","and_all__U460.out"],
          ["self.valid_in_4","and_all__U461.in1"],
          ["and_all__U462.in0","and_all__U461.out"],
          ["self.valid_in_5","and_all__U462.in1"],
          ["and_all__U463.in0","and_all__U462.out"],
          ["self.valid_in_6","and_all__U463.in1"],
          ["and_all__U464.in0","and_all__U463.out"],
          ["self.valid_in_7","and_all__U464.in1"],
          ["and_all__U465.in0","and_all__U464.out"],
          ["self.valid_in_8","and_all__U465.in1"],
          ["self.valid_out_0","and_all__U465.out"],
          ["self.valid_in_1","and_all__U466.in0"],
          ["self.valid_in_2","and_all__U466.in1"],
          ["and_all__U467.in0","and_all__U466.out"],
          ["self.valid_in_3","and_all__U467.in1"],
          ["and_all__U468.in0","and_all__U467.out"],
          ["self.valid_in_4","and_all__U468.in1"],
          ["and_all__U469.in0","and_all__U468.out"],
          ["self.valid_in_5","and_all__U469.in1"],
          ["and_all__U470.in0","and_all__U469.out"],
          ["self.valid_in_6","and_all__U470.in1"],
          ["and_all__U471.in0","and_all__U470.out"],
          ["self.valid_in_7","and_all__U471.in1"],
          ["and_all__U472.in0","and_all__U471.out"],
          ["self.valid_in_8","and_all__U472.in1"],
          ["and_all__U473.in0","and_all__U472.out"],
          ["self.ready_out_0","and_all__U473.in1"],
          ["self.ready_in_0","and_all__U473.out"],
          ["self.valid_in_0","and_all__U474.in0"],
          ["self.valid_in_2","and_all__U474.in1"],
          ["and_all__U475.in0","and_all__U474.out"],
          ["self.valid_in_3","and_all__U475.in1"],
          ["and_all__U476.in0","and_all__U475.out"],
          ["self.valid_in_4","and_all__U476.in1"],
          ["and_all__U477.in0","and_all__U476.out"],
          ["self.valid_in_5","and_all__U477.in1"],
          ["and_all__U478.in0","and_all__U477.out"],
          ["self.valid_in_6","and_all__U478.in1"],
          ["and_all__U479.in0","and_all__U478.out"],
          ["self.valid_in_7","and_all__U479.in1"],
          ["and_all__U480.in0","and_all__U479.out"],
          ["self.valid_in_8","and_all__U480.in1"],
          ["and_all__U481.in0","and_all__U480.out"],
          ["self.ready_out_0","and_all__U481.in1"],
          ["self.ready_in_1","and_all__U481.out"],
          ["self.valid_in_0","and_all__U482.in0"],
          ["self.valid_in_1","and_all__U482.in1"],
          ["and_all__U483.in0","and_all__U482.out"],
          ["self.valid_in_3","and_all__U483.in1"],
          ["and_all__U484.in0","and_all__U483.out"],
          ["self.valid_in_4","and_all__U484.in1"],
          ["and_all__U485.in0","and_all__U484.out"],
          ["self.valid_in_5","and_all__U485.in1"],
          ["and_all__U486.in0","and_all__U485.out"],
          ["self.valid_in_6","and_all__U486.in1"],
          ["and_all__U487.in0","and_all__U486.out"],
          ["self.valid_in_7","and_all__U487.in1"],
          ["and_all__U488.in0","and_all__U487.out"],
          ["self.valid_in_8","and_all__U488.in1"],
          ["and_all__U489.in0","and_all__U488.out"],
          ["self.ready_out_0","and_all__U489.in1"],
          ["self.ready_in_2","and_all__U489.out"],
          ["self.valid_in_0","and_all__U490.in0"],
          ["self.valid_in_1","and_all__U490.in1"],
          ["and_all__U491.in0","and_all__U490.out"],
          ["self.valid_in_2","and_all__U491.in1"],
          ["and_all__U492.in0","and_all__U491.out"],
          ["self.valid_in_4","and_all__U492.in1"],
          ["and_all__U493.in0","and_all__U492.out"],
          ["self.valid_in_5","and_all__U493.in1"],
          ["and_all__U494.in0","and_all__U493.out"],
          ["self.valid_in_6","and_all__U494.in1"],
          ["and_all__U495.in0","and_all__U494.out"],
          ["self.valid_in_7","and_all__U495.in1"],
          ["and_all__U496.in0","and_all__U495.out"],
          ["self.valid_in_8","and_all__U496.in1"],
          ["and_all__U497.in0","and_all__U496.out"],
          ["self.ready_out_0","and_all__U497.in1"],
          ["self.ready_in_3","and_all__U497.out"],
          ["self.valid_in_0","and_all__U498.in0"],
          ["self.valid_in_1","and_all__U498.in1"],
          ["and_all__U499.in0","and_all__U498.out"],
          ["self.valid_in_2","and_all__U499.in1"],
          ["and_all__U500.in0","and_all__U499.out"],
          ["self.valid_in_3","and_all__U500.in1"],
          ["and_all__U501.in0","and_all__U500.out"],
          ["self.valid_in_5","and_all__U501.in1"],
          ["and_all__U502.in0","and_all__U501.out"],
          ["self.valid_in_6","and_all__U502.in1"],
          ["and_all__U503.in0","and_all__U502.out"],
          ["self.valid_in_7","and_all__U503.in1"],
          ["and_all__U504.in0","and_all__U503.out"],
          ["self.valid_in_8","and_all__U504.in1"],
          ["and_all__U505.in0","and_all__U504.out"],
          ["self.ready_out_0","and_all__U505.in1"],
          ["self.ready_in_4","and_all__U505.out"],
          ["self.valid_in_0","and_all__U506.in0"],
          ["self.valid_in_1","and_all__U506.in1"],
          ["and_all__U507.in0","and_all__U506.out"],
          ["self.valid_in_2","and_all__U507.in1"],
          ["and_all__U508.in0","and_all__U507.out"],
          ["self.valid_in_3","and_all__U508.in1"],
          ["and_all__U509.in0","and_all__U508.out"],
          ["self.valid_in_4","and_all__U509.in1"],
          ["and_all__U510.in0","and_all__U509.out"],
          ["self.valid_in_6","and_all__U510.in1"],
          ["and_all__U511.in0","and_all__U510.out"],
          ["self.valid_in_7","and_all__U511.in1"],
          ["and_all__U512.in0","and_all__U511.out"],
          ["self.valid_in_8","and_all__U512.in1"],
          ["and_all__U513.in0","and_all__U512.out"],
          ["self.ready_out_0","and_all__U513.in1"],
          ["self.ready_in_5","and_all__U513.out"],
          ["self.valid_in_0","and_all__U514.in0"],
          ["self.valid_in_1","and_all__U514.in1"],
          ["and_all__U515.in0","and_all__U514.out"],
          ["self.valid_in_2","and_all__U515.in1"],
          ["and_all__U516.in0","and_all__U515.out"],
          ["self.valid_in_3","and_all__U516.in1"],
          ["and_all__U517.in0","and_all__U516.out"],
          ["self.valid_in_4","and_all__U517.in1"],
          ["and_all__U518.in0","and_all__U517.out"],
          ["self.valid_in_5","and_all__U518.in1"],
          ["and_all__U519.in0","and_all__U518.out"],
          ["self.valid_in_7","and_all__U519.in1"],
          ["and_all__U520.in0","and_all__U519.out"],
          ["self.valid_in_8","and_all__U520.in1"],
          ["and_all__U521.in0","and_all__U520.out"],
          ["self.ready_out_0","and_all__U521.in1"],
          ["self.ready_in_6","and_all__U521.out"],
          ["self.valid_in_0","and_all__U522.in0"],
          ["self.valid_in_1","and_all__U522.in1"],
          ["and_all__U523.in0","and_all__U522.out"],
          ["self.valid_in_2","and_all__U523.in1"],
          ["and_all__U524.in0","and_all__U523.out"],
          ["self.valid_in_3","and_all__U524.in1"],
          ["and_all__U525.in0","and_all__U524.out"],
          ["self.valid_in_4","and_all__U525.in1"],
          ["and_all__U526.in0","and_all__U525.out"],
          ["self.valid_in_5","and_all__U526.in1"],
          ["and_all__U527.in0","and_all__U526.out"],
          ["self.valid_in_6","and_all__U527.in1"],
          ["and_all__U528.in0","and_all__U527.out"],
          ["self.valid_in_8","and_all__U528.in1"],
          ["and_all__U529.in0","and_all__U528.out"],
          ["self.ready_out_0","and_all__U529.in1"],
          ["self.ready_in_7","and_all__U529.out"],
          ["self.valid_in_0","and_all__U530.in0"],
          ["self.valid_in_1","and_all__U530.in1"],
          ["and_all__U531.in0","and_all__U530.out"],
          ["self.valid_in_2","and_all__U531.in1"],
          ["and_all__U532.in0","and_all__U531.out"],
          ["self.valid_in_3","and_all__U532.in1"],
          ["and_all__U533.in0","and_all__U532.out"],
          ["self.valid_in_4","and_all__U533.in1"],
          ["and_all__U534.in0","and_all__U533.out"],
          ["self.valid_in_5","and_all__U534.in1"],
          ["and_all__U535.in0","and_all__U534.out"],
          ["self.valid_in_6","and_all__U535.in1"],
          ["and_all__U536.in0","and_all__U535.out"],
          ["self.valid_in_7","and_all__U536.in1"],
          ["and_all__U537.in0","and_all__U536.out"],
          ["self.ready_out_0","and_all__U537.in1"],
          ["self.ready_in_8","and_all__U537.out"]
        ]
      },
      "flow_ctrl__U46":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U47":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U48":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U48.in0","and_all__U47.out"],
          ["self.ready_out_0","and_all__U48.in1"],
          ["self.ready_in_0","and_all__U48.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U49":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U50":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U51":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U51.in0","and_all__U50.out"],
          ["self.ready_out_0","and_all__U51.in1"],
          ["self.ready_in_0","and_all__U51.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U6":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U8":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U8.in0","and_all__U7.out"],
          ["self.ready_out_0","and_all__U8.in1"],
          ["self.ready_in_0","and_all__U8.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U651":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U652":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U653":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U653.in0","and_all__U652.out"],
          ["self.ready_out_0","and_all__U653.in1"],
          ["self.ready_in_0","and_all__U653.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U654":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U655":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U656":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U656.in0","and_all__U655.out"],
          ["self.ready_out_0","and_all__U656.in1"],
          ["self.ready_in_0","and_all__U656.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U693":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U694":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U695":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U695.in0","and_all__U694.out"],
          ["self.ready_out_0","and_all__U695.in1"],
          ["self.ready_in_0","and_all__U695.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U696":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U697":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U698":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U698.in0","and_all__U697.out"],
          ["self.ready_out_0","and_all__U698.in1"],
          ["self.ready_in_0","and_all__U698.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U735":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U736":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U737":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U737.in0","and_all__U736.out"],
          ["self.ready_out_0","and_all__U737.in1"],
          ["self.ready_in_0","and_all__U737.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U750":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U751":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U752":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U752.in0","and_all__U751.out"],
          ["self.ready_out_0","and_all__U752.in1"],
          ["self.ready_in_0","and_all__U752.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U765":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U766":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U767":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U767.in0","and_all__U766.out"],
          ["self.ready_out_0","and_all__U767.in1"],
          ["self.ready_in_0","and_all__U767.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U780":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U781":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U782":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U782.in0","and_all__U781.out"],
          ["self.ready_out_0","and_all__U782.in1"],
          ["self.ready_in_0","and_all__U782.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U795":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U796":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U797":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U797.in0","and_all__U796.out"],
          ["self.ready_out_0","and_all__U797.in1"],
          ["self.ready_in_0","and_all__U797.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U810":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U811":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U812":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U812.in0","and_all__U811.out"],
          ["self.ready_out_0","and_all__U812.in1"],
          ["self.ready_in_0","and_all__U812.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U825":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U826":{
            "modref":"corebit.and"
          },
          "and_all__U827":{
            "modref":"corebit.and"
          },
          "and_all__U828":{
            "modref":"corebit.and"
          },
          "and_all__U829":{
            "modref":"corebit.and"
          },
          "and_all__U830":{
            "modref":"corebit.and"
          },
          "and_all__U831":{
            "modref":"corebit.and"
          },
          "and_all__U832":{
            "modref":"corebit.and"
          },
          "and_all__U833":{
            "modref":"corebit.and"
          },
          "and_all__U834":{
            "modref":"corebit.and"
          },
          "and_all__U835":{
            "modref":"corebit.and"
          },
          "and_all__U836":{
            "modref":"corebit.and"
          },
          "and_all__U837":{
            "modref":"corebit.and"
          },
          "and_all__U838":{
            "modref":"corebit.and"
          },
          "and_all__U839":{
            "modref":"corebit.and"
          },
          "and_all__U840":{
            "modref":"corebit.and"
          },
          "and_all__U841":{
            "modref":"corebit.and"
          },
          "and_all__U842":{
            "modref":"corebit.and"
          },
          "and_all__U843":{
            "modref":"corebit.and"
          },
          "and_all__U844":{
            "modref":"corebit.and"
          },
          "and_all__U845":{
            "modref":"corebit.and"
          },
          "and_all__U846":{
            "modref":"corebit.and"
          },
          "and_all__U847":{
            "modref":"corebit.and"
          },
          "and_all__U848":{
            "modref":"corebit.and"
          },
          "and_all__U849":{
            "modref":"corebit.and"
          },
          "and_all__U850":{
            "modref":"corebit.and"
          },
          "and_all__U851":{
            "modref":"corebit.and"
          },
          "and_all__U852":{
            "modref":"corebit.and"
          },
          "and_all__U853":{
            "modref":"corebit.and"
          },
          "and_all__U854":{
            "modref":"corebit.and"
          },
          "and_all__U855":{
            "modref":"corebit.and"
          },
          "and_all__U856":{
            "modref":"corebit.and"
          },
          "and_all__U857":{
            "modref":"corebit.and"
          },
          "and_all__U858":{
            "modref":"corebit.and"
          },
          "and_all__U859":{
            "modref":"corebit.and"
          },
          "and_all__U860":{
            "modref":"corebit.and"
          },
          "and_all__U861":{
            "modref":"corebit.and"
          },
          "and_all__U862":{
            "modref":"corebit.and"
          },
          "and_all__U863":{
            "modref":"corebit.and"
          },
          "and_all__U864":{
            "modref":"corebit.and"
          },
          "and_all__U865":{
            "modref":"corebit.and"
          },
          "and_all__U866":{
            "modref":"corebit.and"
          },
          "and_all__U867":{
            "modref":"corebit.and"
          },
          "and_all__U868":{
            "modref":"corebit.and"
          },
          "and_all__U869":{
            "modref":"corebit.and"
          },
          "and_all__U870":{
            "modref":"corebit.and"
          },
          "and_all__U871":{
            "modref":"corebit.and"
          },
          "and_all__U872":{
            "modref":"corebit.and"
          },
          "and_all__U873":{
            "modref":"corebit.and"
          },
          "and_all__U874":{
            "modref":"corebit.and"
          },
          "and_all__U875":{
            "modref":"corebit.and"
          },
          "and_all__U876":{
            "modref":"corebit.and"
          },
          "and_all__U877":{
            "modref":"corebit.and"
          },
          "and_all__U878":{
            "modref":"corebit.and"
          },
          "and_all__U879":{
            "modref":"corebit.and"
          },
          "and_all__U880":{
            "modref":"corebit.and"
          },
          "and_all__U881":{
            "modref":"corebit.and"
          },
          "and_all__U882":{
            "modref":"corebit.and"
          },
          "and_all__U883":{
            "modref":"corebit.and"
          },
          "and_all__U884":{
            "modref":"corebit.and"
          },
          "and_all__U885":{
            "modref":"corebit.and"
          },
          "and_all__U886":{
            "modref":"corebit.and"
          },
          "and_all__U887":{
            "modref":"corebit.and"
          },
          "and_all__U888":{
            "modref":"corebit.and"
          },
          "and_all__U889":{
            "modref":"corebit.and"
          },
          "and_all__U890":{
            "modref":"corebit.and"
          },
          "and_all__U891":{
            "modref":"corebit.and"
          },
          "and_all__U892":{
            "modref":"corebit.and"
          },
          "and_all__U893":{
            "modref":"corebit.and"
          },
          "and_all__U894":{
            "modref":"corebit.and"
          },
          "and_all__U895":{
            "modref":"corebit.and"
          },
          "and_all__U896":{
            "modref":"corebit.and"
          },
          "and_all__U897":{
            "modref":"corebit.and"
          },
          "and_all__U898":{
            "modref":"corebit.and"
          },
          "and_all__U899":{
            "modref":"corebit.and"
          },
          "and_all__U900":{
            "modref":"corebit.and"
          },
          "and_all__U901":{
            "modref":"corebit.and"
          },
          "and_all__U902":{
            "modref":"corebit.and"
          },
          "and_all__U903":{
            "modref":"corebit.and"
          },
          "and_all__U904":{
            "modref":"corebit.and"
          },
          "and_all__U905":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U826.in0"],
          ["self.valid_in_1","and_all__U826.in1"],
          ["and_all__U827.in0","and_all__U826.out"],
          ["self.valid_in_2","and_all__U827.in1"],
          ["and_all__U828.in0","and_all__U827.out"],
          ["self.valid_in_3","and_all__U828.in1"],
          ["and_all__U829.in0","and_all__U828.out"],
          ["self.valid_in_4","and_all__U829.in1"],
          ["and_all__U830.in0","and_all__U829.out"],
          ["self.valid_in_5","and_all__U830.in1"],
          ["and_all__U831.in0","and_all__U830.out"],
          ["self.valid_in_6","and_all__U831.in1"],
          ["and_all__U832.in0","and_all__U831.out"],
          ["self.valid_in_7","and_all__U832.in1"],
          ["and_all__U833.in0","and_all__U832.out"],
          ["self.valid_in_8","and_all__U833.in1"],
          ["self.valid_out_0","and_all__U833.out"],
          ["self.valid_in_1","and_all__U834.in0"],
          ["self.valid_in_2","and_all__U834.in1"],
          ["and_all__U835.in0","and_all__U834.out"],
          ["self.valid_in_3","and_all__U835.in1"],
          ["and_all__U836.in0","and_all__U835.out"],
          ["self.valid_in_4","and_all__U836.in1"],
          ["and_all__U837.in0","and_all__U836.out"],
          ["self.valid_in_5","and_all__U837.in1"],
          ["and_all__U838.in0","and_all__U837.out"],
          ["self.valid_in_6","and_all__U838.in1"],
          ["and_all__U839.in0","and_all__U838.out"],
          ["self.valid_in_7","and_all__U839.in1"],
          ["and_all__U840.in0","and_all__U839.out"],
          ["self.valid_in_8","and_all__U840.in1"],
          ["and_all__U841.in0","and_all__U840.out"],
          ["self.ready_out_0","and_all__U841.in1"],
          ["self.ready_in_0","and_all__U841.out"],
          ["self.valid_in_0","and_all__U842.in0"],
          ["self.valid_in_2","and_all__U842.in1"],
          ["and_all__U843.in0","and_all__U842.out"],
          ["self.valid_in_3","and_all__U843.in1"],
          ["and_all__U844.in0","and_all__U843.out"],
          ["self.valid_in_4","and_all__U844.in1"],
          ["and_all__U845.in0","and_all__U844.out"],
          ["self.valid_in_5","and_all__U845.in1"],
          ["and_all__U846.in0","and_all__U845.out"],
          ["self.valid_in_6","and_all__U846.in1"],
          ["and_all__U847.in0","and_all__U846.out"],
          ["self.valid_in_7","and_all__U847.in1"],
          ["and_all__U848.in0","and_all__U847.out"],
          ["self.valid_in_8","and_all__U848.in1"],
          ["and_all__U849.in0","and_all__U848.out"],
          ["self.ready_out_0","and_all__U849.in1"],
          ["self.ready_in_1","and_all__U849.out"],
          ["self.valid_in_0","and_all__U850.in0"],
          ["self.valid_in_1","and_all__U850.in1"],
          ["and_all__U851.in0","and_all__U850.out"],
          ["self.valid_in_3","and_all__U851.in1"],
          ["and_all__U852.in0","and_all__U851.out"],
          ["self.valid_in_4","and_all__U852.in1"],
          ["and_all__U853.in0","and_all__U852.out"],
          ["self.valid_in_5","and_all__U853.in1"],
          ["and_all__U854.in0","and_all__U853.out"],
          ["self.valid_in_6","and_all__U854.in1"],
          ["and_all__U855.in0","and_all__U854.out"],
          ["self.valid_in_7","and_all__U855.in1"],
          ["and_all__U856.in0","and_all__U855.out"],
          ["self.valid_in_8","and_all__U856.in1"],
          ["and_all__U857.in0","and_all__U856.out"],
          ["self.ready_out_0","and_all__U857.in1"],
          ["self.ready_in_2","and_all__U857.out"],
          ["self.valid_in_0","and_all__U858.in0"],
          ["self.valid_in_1","and_all__U858.in1"],
          ["and_all__U859.in0","and_all__U858.out"],
          ["self.valid_in_2","and_all__U859.in1"],
          ["and_all__U860.in0","and_all__U859.out"],
          ["self.valid_in_4","and_all__U860.in1"],
          ["and_all__U861.in0","and_all__U860.out"],
          ["self.valid_in_5","and_all__U861.in1"],
          ["and_all__U862.in0","and_all__U861.out"],
          ["self.valid_in_6","and_all__U862.in1"],
          ["and_all__U863.in0","and_all__U862.out"],
          ["self.valid_in_7","and_all__U863.in1"],
          ["and_all__U864.in0","and_all__U863.out"],
          ["self.valid_in_8","and_all__U864.in1"],
          ["and_all__U865.in0","and_all__U864.out"],
          ["self.ready_out_0","and_all__U865.in1"],
          ["self.ready_in_3","and_all__U865.out"],
          ["self.valid_in_0","and_all__U866.in0"],
          ["self.valid_in_1","and_all__U866.in1"],
          ["and_all__U867.in0","and_all__U866.out"],
          ["self.valid_in_2","and_all__U867.in1"],
          ["and_all__U868.in0","and_all__U867.out"],
          ["self.valid_in_3","and_all__U868.in1"],
          ["and_all__U869.in0","and_all__U868.out"],
          ["self.valid_in_5","and_all__U869.in1"],
          ["and_all__U870.in0","and_all__U869.out"],
          ["self.valid_in_6","and_all__U870.in1"],
          ["and_all__U871.in0","and_all__U870.out"],
          ["self.valid_in_7","and_all__U871.in1"],
          ["and_all__U872.in0","and_all__U871.out"],
          ["self.valid_in_8","and_all__U872.in1"],
          ["and_all__U873.in0","and_all__U872.out"],
          ["self.ready_out_0","and_all__U873.in1"],
          ["self.ready_in_4","and_all__U873.out"],
          ["self.valid_in_0","and_all__U874.in0"],
          ["self.valid_in_1","and_all__U874.in1"],
          ["and_all__U875.in0","and_all__U874.out"],
          ["self.valid_in_2","and_all__U875.in1"],
          ["and_all__U876.in0","and_all__U875.out"],
          ["self.valid_in_3","and_all__U876.in1"],
          ["and_all__U877.in0","and_all__U876.out"],
          ["self.valid_in_4","and_all__U877.in1"],
          ["and_all__U878.in0","and_all__U877.out"],
          ["self.valid_in_6","and_all__U878.in1"],
          ["and_all__U879.in0","and_all__U878.out"],
          ["self.valid_in_7","and_all__U879.in1"],
          ["and_all__U880.in0","and_all__U879.out"],
          ["self.valid_in_8","and_all__U880.in1"],
          ["and_all__U881.in0","and_all__U880.out"],
          ["self.ready_out_0","and_all__U881.in1"],
          ["self.ready_in_5","and_all__U881.out"],
          ["self.valid_in_0","and_all__U882.in0"],
          ["self.valid_in_1","and_all__U882.in1"],
          ["and_all__U883.in0","and_all__U882.out"],
          ["self.valid_in_2","and_all__U883.in1"],
          ["and_all__U884.in0","and_all__U883.out"],
          ["self.valid_in_3","and_all__U884.in1"],
          ["and_all__U885.in0","and_all__U884.out"],
          ["self.valid_in_4","and_all__U885.in1"],
          ["and_all__U886.in0","and_all__U885.out"],
          ["self.valid_in_5","and_all__U886.in1"],
          ["and_all__U887.in0","and_all__U886.out"],
          ["self.valid_in_7","and_all__U887.in1"],
          ["and_all__U888.in0","and_all__U887.out"],
          ["self.valid_in_8","and_all__U888.in1"],
          ["and_all__U889.in0","and_all__U888.out"],
          ["self.ready_out_0","and_all__U889.in1"],
          ["self.ready_in_6","and_all__U889.out"],
          ["self.valid_in_0","and_all__U890.in0"],
          ["self.valid_in_1","and_all__U890.in1"],
          ["and_all__U891.in0","and_all__U890.out"],
          ["self.valid_in_2","and_all__U891.in1"],
          ["and_all__U892.in0","and_all__U891.out"],
          ["self.valid_in_3","and_all__U892.in1"],
          ["and_all__U893.in0","and_all__U892.out"],
          ["self.valid_in_4","and_all__U893.in1"],
          ["and_all__U894.in0","and_all__U893.out"],
          ["self.valid_in_5","and_all__U894.in1"],
          ["and_all__U895.in0","and_all__U894.out"],
          ["self.valid_in_6","and_all__U895.in1"],
          ["and_all__U896.in0","and_all__U895.out"],
          ["self.valid_in_8","and_all__U896.in1"],
          ["and_all__U897.in0","and_all__U896.out"],
          ["self.ready_out_0","and_all__U897.in1"],
          ["self.ready_in_7","and_all__U897.out"],
          ["self.valid_in_0","and_all__U898.in0"],
          ["self.valid_in_1","and_all__U898.in1"],
          ["and_all__U899.in0","and_all__U898.out"],
          ["self.valid_in_2","and_all__U899.in1"],
          ["and_all__U900.in0","and_all__U899.out"],
          ["self.valid_in_3","and_all__U900.in1"],
          ["and_all__U901.in0","and_all__U900.out"],
          ["self.valid_in_4","and_all__U901.in1"],
          ["and_all__U902.in0","and_all__U901.out"],
          ["self.valid_in_5","and_all__U902.in1"],
          ["and_all__U903.in0","and_all__U902.out"],
          ["self.valid_in_6","and_all__U903.in1"],
          ["and_all__U904.in0","and_all__U903.out"],
          ["self.valid_in_7","and_all__U904.in1"],
          ["and_all__U905.in0","and_all__U904.out"],
          ["self.ready_out_0","and_all__U905.in1"],
          ["self.ready_in_8","and_all__U905.out"]
        ]
      },
      "flow_ctrl__U9":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U10.out"]
        ]
      },
      "grad_x_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_grad_x_stencil_write_wen","BitIn"],
          ["op_hcompute_grad_x_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_write_data_ready","Bit"],
          ["op_hcompute_grad_x_stencil_write_data_valid","BitIn"],
          ["op_hcompute_lxx_stencil_read_ren","BitIn"],
          ["op_hcompute_lxx_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_read_rready","Bit"],
          ["op_hcompute_lxx_stencil_read_data_ready","BitIn"],
          ["op_hcompute_lxx_stencil_read_data_valid","Bit"],
          ["op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_ren","BitIn"],
          ["op_hcompute_lxy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read_rready","Bit"],
          ["op_hcompute_lxy_stencil_read_data_ready","BitIn"],
          ["op_hcompute_lxy_stencil_read_data_valid","Bit"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U692":{
            "modref":"corebit.and"
          },
          "ctrl__U677":{
            "modref":"global.affine_controller__U658"
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U691"], "data_width":["Int",16], "depth":["Int",0]}
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_valid_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxy_stencil_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_x_stencil_op_hcompute_lxy_stencil_5_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxy_stencil_5_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetgrad_x_stencil_op_hcompute_grad_x_stencil_54_U689":{
            "modref":"global.aff__U678"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lxx_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U651"
          },
          "op_hcompute_lxy_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U654"
          },
          "row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","grad_x_stencil_sr__U657"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U690":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["grad_x_stencil_op_hcompute_lxy_stencil_5_ready_net.out","and_all__U692.in0"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_ready_net.out","and_all__U692.in1"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr.ready_out","and_all__U692.out"],
          ["inner_bank_offsetgrad_x_stencil_op_hcompute_grad_x_stencil_54_U689.d","ctrl__U677.d"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_idx_ready","ctrl__U677.ready"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_idx_valid","ctrl__U677.valid"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr.out_data.0","grad_x_stencil_op_hcompute_lxx_stencil_8_net.in"],
          ["self.op_hcompute_lxx_stencil_read.0","grad_x_stencil_op_hcompute_lxx_stencil_8_net.out"],
          ["op_hcompute_lxx_stencil_read_flow_ctrl.ready_in_0","grad_x_stencil_op_hcompute_lxx_stencil_8_ready_net.in"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr_net.out","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.in_data"],
          ["grad_x_stencil_op_hcompute_lxy_stencil_5_net.in","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.out_data.0"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr_ready_net.in","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.ready_in"],
          ["self.rst_n","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.rst_n"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr_valid_net.out","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.valid_in"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_valid_net.in","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.valid_out"],
          ["grad_x_stencil_op_hcompute_lxy_stencil_5_valid_net.in","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.valid_out"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_data","grad_x_stencil_op_hcompute_lxx_stencil_8_sr_net.in"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_data_ready","grad_x_stencil_op_hcompute_lxx_stencil_8_sr_ready_net.out"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_data_valid","grad_x_stencil_op_hcompute_lxx_stencil_8_sr_valid_net.in"],
          ["op_hcompute_lxx_stencil_read_flow_ctrl.valid_in_0","grad_x_stencil_op_hcompute_lxx_stencil_8_valid_net.out"],
          ["self.op_hcompute_lxy_stencil_read.0","grad_x_stencil_op_hcompute_lxy_stencil_5_net.out"],
          ["op_hcompute_lxy_stencil_read_flow_ctrl.ready_in_0","grad_x_stencil_op_hcompute_lxy_stencil_5_ready_net.in"],
          ["op_hcompute_lxy_stencil_read_flow_ctrl.valid_in_0","grad_x_stencil_op_hcompute_lxy_stencil_5_valid_net.out"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_idx","inner_bank_offsetgrad_x_stencil_op_hcompute_grad_x_stencil_54_U689.out"],
          ["self.op_hcompute_lxx_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_lxy_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_lxx_stencil_read_data_ready","op_hcompute_lxx_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lxx_stencil_read_data_valid","op_hcompute_lxx_stencil_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_lxy_stencil_read_data_ready","op_hcompute_lxy_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lxy_stencil_read_data_valid","op_hcompute_lxy_stencil_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.nreset_i"],
          ["self.op_hcompute_grad_x_stencil_write.0","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.push_data"],
          ["self.op_hcompute_grad_x_stencil_write_data_ready","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.push_data_ready"],
          ["self.op_hcompute_grad_x_stencil_write_data_valid","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.push_data_valid"],
          ["zero_cst_U690.out","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_will_update"]
        ]
      },
      "grad_y_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_grad_y_stencil_write_wen","BitIn"],
          ["op_hcompute_grad_y_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_write_data_ready","Bit"],
          ["op_hcompute_grad_y_stencil_write_data_valid","BitIn"],
          ["op_hcompute_lxy_stencil_read_ren","BitIn"],
          ["op_hcompute_lxy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read_rready","Bit"],
          ["op_hcompute_lxy_stencil_read_data_ready","BitIn"],
          ["op_hcompute_lxy_stencil_read_data_valid","Bit"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_read_ren","BitIn"],
          ["op_hcompute_lyy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_read_rready","Bit"],
          ["op_hcompute_lyy_stencil_read_data_ready","BitIn"],
          ["op_hcompute_lyy_stencil_read_data_valid","Bit"],
          ["op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U734":{
            "modref":"corebit.and"
          },
          "ctrl__U719":{
            "modref":"global.affine_controller__U700"
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U733"], "data_width":["Int",16], "depth":["Int",0]}
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_valid_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lyy_stencil_3_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_y_stencil_op_hcompute_lyy_stencil_3_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lyy_stencil_3_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetgrad_y_stencil_op_hcompute_grad_y_stencil_47_U731":{
            "modref":"global.aff__U720"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lxy_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U693"
          },
          "op_hcompute_lyy_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U696"
          },
          "row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","grad_y_stencil_sr__U699"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U732":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["grad_y_stencil_op_hcompute_lyy_stencil_3_ready_net.out","and_all__U734.in0"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_ready_net.out","and_all__U734.in1"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr.ready_out","and_all__U734.out"],
          ["inner_bank_offsetgrad_y_stencil_op_hcompute_grad_y_stencil_47_U731.d","ctrl__U719.d"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_idx_ready","ctrl__U719.ready"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_idx_valid","ctrl__U719.valid"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr.out_data.0","grad_y_stencil_op_hcompute_lxy_stencil_6_net.in"],
          ["self.op_hcompute_lxy_stencil_read.0","grad_y_stencil_op_hcompute_lxy_stencil_6_net.out"],
          ["op_hcompute_lxy_stencil_read_flow_ctrl.ready_in_0","grad_y_stencil_op_hcompute_lxy_stencil_6_ready_net.in"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr_net.out","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.in_data"],
          ["grad_y_stencil_op_hcompute_lyy_stencil_3_net.in","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.out_data.0"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr_ready_net.in","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.ready_in"],
          ["self.rst_n","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.rst_n"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr_valid_net.out","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.valid_in"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_valid_net.in","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.valid_out"],
          ["grad_y_stencil_op_hcompute_lyy_stencil_3_valid_net.in","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.valid_out"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_data","grad_y_stencil_op_hcompute_lxy_stencil_6_sr_net.in"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_data_ready","grad_y_stencil_op_hcompute_lxy_stencil_6_sr_ready_net.out"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_data_valid","grad_y_stencil_op_hcompute_lxy_stencil_6_sr_valid_net.in"],
          ["op_hcompute_lxy_stencil_read_flow_ctrl.valid_in_0","grad_y_stencil_op_hcompute_lxy_stencil_6_valid_net.out"],
          ["self.op_hcompute_lyy_stencil_read.0","grad_y_stencil_op_hcompute_lyy_stencil_3_net.out"],
          ["op_hcompute_lyy_stencil_read_flow_ctrl.ready_in_0","grad_y_stencil_op_hcompute_lyy_stencil_3_ready_net.in"],
          ["op_hcompute_lyy_stencil_read_flow_ctrl.valid_in_0","grad_y_stencil_op_hcompute_lyy_stencil_3_valid_net.out"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_idx","inner_bank_offsetgrad_y_stencil_op_hcompute_grad_y_stencil_47_U731.out"],
          ["self.op_hcompute_lxy_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_lyy_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_lxy_stencil_read_data_ready","op_hcompute_lxy_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lxy_stencil_read_data_valid","op_hcompute_lxy_stencil_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_lyy_stencil_read_data_ready","op_hcompute_lyy_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lyy_stencil_read_data_valid","op_hcompute_lyy_stencil_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.nreset_i"],
          ["self.op_hcompute_grad_y_stencil_write.0","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.push_data"],
          ["self.op_hcompute_grad_y_stencil_write_data_ready","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.push_data_ready"],
          ["self.op_hcompute_grad_y_stencil_write_data_valid","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.push_data_valid"],
          ["zero_cst_U732.out","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_will_update"]
        ]
      },
      "harris":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","BitIn"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en_ready","BitIn"]
        ]],
        "instances":{
          "cim_output_stencil":{
            "modref":"global.cim_output_stencil_ub"
          },
          "cim_stencil":{
            "modref":"global.cim_stencil_ub"
          },
          "grad_x_stencil":{
            "modref":"global.grad_x_stencil_ub"
          },
          "grad_y_stencil":{
            "modref":"global.grad_y_stencil_ub"
          },
          "lgxx_stencil":{
            "modref":"global.lgxx_stencil_ub"
          },
          "lgxx_stencil_clkwrk_dsa0":{
            "modref":"global.lgxx_stencil_clkwrk_dsa0_ub"
          },
          "lgxy_stencil":{
            "modref":"global.lgxy_stencil_ub"
          },
          "lgxy_stencil_clkwrk_dsa1":{
            "modref":"global.lgxy_stencil_clkwrk_dsa1_ub"
          },
          "lgyy_stencil":{
            "modref":"global.lgyy_stencil_ub"
          },
          "lgyy_stencil_clkwrk_dsa2":{
            "modref":"global.lgyy_stencil_clkwrk_dsa2_ub"
          },
          "lxx_stencil":{
            "modref":"global.lxx_stencil_ub"
          },
          "lxy_stencil":{
            "modref":"global.lxy_stencil_ub"
          },
          "lyy_stencil":{
            "modref":"global.lyy_stencil_ub"
          },
          "op_hcompute_cim_output_stencil":{
            "modref":"global.cu_op_hcompute_cim_output_stencil"
          },
          "op_hcompute_cim_output_stencil_exe_start":{
            "modref":"global.op_hcompute_cim_output_stencil_exe_start_pt__U412"
          },
          "op_hcompute_cim_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_cim_output_stencil_exe_start_control_vars_pt__U413"
          },
          "op_hcompute_cim_output_stencil_port_controller":{
            "modref":"global.affine_controller__U390"
          },
          "op_hcompute_cim_output_stencil_read_ready":{
            "modref":"global.op_hcompute_cim_output_stencil_read_ready_pt__U409"
          },
          "op_hcompute_cim_output_stencil_read_start":{
            "modref":"global.op_hcompute_cim_output_stencil_read_start_pt__U410"
          },
          "op_hcompute_cim_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_cim_output_stencil_read_start_control_vars_pt__U411"
          },
          "op_hcompute_cim_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_cim_output_stencil"
          },
          "op_hcompute_cim_output_stencil_write_start":{
            "modref":"global.op_hcompute_cim_output_stencil_write_start_pt__U414"
          },
          "op_hcompute_cim_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_cim_output_stencil_write_start_control_vars_pt__U415"
          },
          "op_hcompute_cim_stencil":{
            "modref":"global.cu_op_hcompute_cim_stencil"
          },
          "op_hcompute_cim_stencil_exe_start":{
            "modref":"global.op_hcompute_cim_stencil_exe_start_pt__U386"
          },
          "op_hcompute_cim_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_cim_stencil_exe_start_control_vars_pt__U387"
          },
          "op_hcompute_cim_stencil_port_controller":{
            "modref":"global.affine_controller__U364"
          },
          "op_hcompute_cim_stencil_read_ready":{
            "modref":"global.op_hcompute_cim_stencil_read_ready_pt__U383"
          },
          "op_hcompute_cim_stencil_read_start":{
            "modref":"global.op_hcompute_cim_stencil_read_start_pt__U384"
          },
          "op_hcompute_cim_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_cim_stencil_read_start_control_vars_pt__U385"
          },
          "op_hcompute_cim_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_cim_stencil"
          },
          "op_hcompute_cim_stencil_write_start":{
            "modref":"global.op_hcompute_cim_stencil_write_start_pt__U388"
          },
          "op_hcompute_cim_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_cim_stencil_write_start_control_vars_pt__U389"
          },
          "op_hcompute_grad_x_stencil":{
            "modref":"global.cu_op_hcompute_grad_x_stencil"
          },
          "op_hcompute_grad_x_stencil_exe_start":{
            "modref":"global.op_hcompute_grad_x_stencil_exe_start_pt__U100"
          },
          "op_hcompute_grad_x_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_grad_x_stencil_exe_start_control_vars_pt__U101"
          },
          "op_hcompute_grad_x_stencil_port_controller":{
            "modref":"global.affine_controller__U78"
          },
          "op_hcompute_grad_x_stencil_read_ready":{
            "modref":"global.op_hcompute_grad_x_stencil_read_ready_pt__U97"
          },
          "op_hcompute_grad_x_stencil_read_start":{
            "modref":"global.op_hcompute_grad_x_stencil_read_start_pt__U98"
          },
          "op_hcompute_grad_x_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_grad_x_stencil_read_start_control_vars_pt__U99"
          },
          "op_hcompute_grad_x_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_grad_x_stencil"
          },
          "op_hcompute_grad_x_stencil_write_start":{
            "modref":"global.op_hcompute_grad_x_stencil_write_start_pt__U102"
          },
          "op_hcompute_grad_x_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_grad_x_stencil_write_start_control_vars_pt__U103"
          },
          "op_hcompute_grad_y_stencil":{
            "modref":"global.cu_op_hcompute_grad_y_stencil"
          },
          "op_hcompute_grad_y_stencil_exe_start":{
            "modref":"global.op_hcompute_grad_y_stencil_exe_start_pt__U204"
          },
          "op_hcompute_grad_y_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_grad_y_stencil_exe_start_control_vars_pt__U205"
          },
          "op_hcompute_grad_y_stencil_port_controller":{
            "modref":"global.affine_controller__U182"
          },
          "op_hcompute_grad_y_stencil_read_ready":{
            "modref":"global.op_hcompute_grad_y_stencil_read_ready_pt__U201"
          },
          "op_hcompute_grad_y_stencil_read_start":{
            "modref":"global.op_hcompute_grad_y_stencil_read_start_pt__U202"
          },
          "op_hcompute_grad_y_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_grad_y_stencil_read_start_control_vars_pt__U203"
          },
          "op_hcompute_grad_y_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_grad_y_stencil"
          },
          "op_hcompute_grad_y_stencil_write_start":{
            "modref":"global.op_hcompute_grad_y_stencil_write_start_pt__U206"
          },
          "op_hcompute_grad_y_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_grad_y_stencil_write_start_control_vars_pt__U207"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U438"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U439"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U416"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U435"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U436"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U437"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U440"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U441"
          },
          "op_hcompute_lgxx_stencil":{
            "modref":"global.cu_op_hcompute_lgxx_stencil"
          },
          "op_hcompute_lgxx_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxx_stencil_1"
          },
          "op_hcompute_lgxx_stencil_1_exe_start":{
            "modref":"global.op_hcompute_lgxx_stencil_1_exe_start_pt__U178"
          },
          "op_hcompute_lgxx_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_1_exe_start_control_vars_pt__U179"
          },
          "op_hcompute_lgxx_stencil_1_port_controller":{
            "modref":"global.affine_controller__U156"
          },
          "op_hcompute_lgxx_stencil_1_read_ready":{
            "modref":"global.op_hcompute_lgxx_stencil_1_read_ready_pt__U175"
          },
          "op_hcompute_lgxx_stencil_1_read_start":{
            "modref":"global.op_hcompute_lgxx_stencil_1_read_start_pt__U176"
          },
          "op_hcompute_lgxx_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_1_read_start_control_vars_pt__U177"
          },
          "op_hcompute_lgxx_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgxx_stencil_1"
          },
          "op_hcompute_lgxx_stencil_1_write_start":{
            "modref":"global.op_hcompute_lgxx_stencil_1_write_start_pt__U180"
          },
          "op_hcompute_lgxx_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_1_write_start_control_vars_pt__U181"
          },
          "op_hcompute_lgxx_stencil_exe_start":{
            "modref":"global.op_hcompute_lgxx_stencil_exe_start_pt__U152"
          },
          "op_hcompute_lgxx_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_exe_start_control_vars_pt__U153"
          },
          "op_hcompute_lgxx_stencil_port_controller":{
            "modref":"global.affine_controller__U130"
          },
          "op_hcompute_lgxx_stencil_read_ready":{
            "modref":"global.op_hcompute_lgxx_stencil_read_ready_pt__U149"
          },
          "op_hcompute_lgxx_stencil_read_start":{
            "modref":"global.op_hcompute_lgxx_stencil_read_start_pt__U150"
          },
          "op_hcompute_lgxx_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_read_start_control_vars_pt__U151"
          },
          "op_hcompute_lgxx_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgxx_stencil"
          },
          "op_hcompute_lgxx_stencil_write_start":{
            "modref":"global.op_hcompute_lgxx_stencil_write_start_pt__U154"
          },
          "op_hcompute_lgxx_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_write_start_control_vars_pt__U155"
          },
          "op_hcompute_lgxy_stencil":{
            "modref":"global.cu_op_hcompute_lgxy_stencil"
          },
          "op_hcompute_lgxy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxy_stencil_1"
          },
          "op_hcompute_lgxy_stencil_1_exe_start":{
            "modref":"global.op_hcompute_lgxy_stencil_1_exe_start_pt__U282"
          },
          "op_hcompute_lgxy_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_1_exe_start_control_vars_pt__U283"
          },
          "op_hcompute_lgxy_stencil_1_port_controller":{
            "modref":"global.affine_controller__U260"
          },
          "op_hcompute_lgxy_stencil_1_read_ready":{
            "modref":"global.op_hcompute_lgxy_stencil_1_read_ready_pt__U279"
          },
          "op_hcompute_lgxy_stencil_1_read_start":{
            "modref":"global.op_hcompute_lgxy_stencil_1_read_start_pt__U280"
          },
          "op_hcompute_lgxy_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_1_read_start_control_vars_pt__U281"
          },
          "op_hcompute_lgxy_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgxy_stencil_1"
          },
          "op_hcompute_lgxy_stencil_1_write_start":{
            "modref":"global.op_hcompute_lgxy_stencil_1_write_start_pt__U284"
          },
          "op_hcompute_lgxy_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_1_write_start_control_vars_pt__U285"
          },
          "op_hcompute_lgxy_stencil_exe_start":{
            "modref":"global.op_hcompute_lgxy_stencil_exe_start_pt__U256"
          },
          "op_hcompute_lgxy_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_exe_start_control_vars_pt__U257"
          },
          "op_hcompute_lgxy_stencil_port_controller":{
            "modref":"global.affine_controller__U234"
          },
          "op_hcompute_lgxy_stencil_read_ready":{
            "modref":"global.op_hcompute_lgxy_stencil_read_ready_pt__U253"
          },
          "op_hcompute_lgxy_stencil_read_start":{
            "modref":"global.op_hcompute_lgxy_stencil_read_start_pt__U254"
          },
          "op_hcompute_lgxy_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_read_start_control_vars_pt__U255"
          },
          "op_hcompute_lgxy_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgxy_stencil"
          },
          "op_hcompute_lgxy_stencil_write_start":{
            "modref":"global.op_hcompute_lgxy_stencil_write_start_pt__U258"
          },
          "op_hcompute_lgxy_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_write_start_control_vars_pt__U259"
          },
          "op_hcompute_lgyy_stencil":{
            "modref":"global.cu_op_hcompute_lgyy_stencil"
          },
          "op_hcompute_lgyy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgyy_stencil_1"
          },
          "op_hcompute_lgyy_stencil_1_exe_start":{
            "modref":"global.op_hcompute_lgyy_stencil_1_exe_start_pt__U360"
          },
          "op_hcompute_lgyy_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_1_exe_start_control_vars_pt__U361"
          },
          "op_hcompute_lgyy_stencil_1_port_controller":{
            "modref":"global.affine_controller__U338"
          },
          "op_hcompute_lgyy_stencil_1_read_ready":{
            "modref":"global.op_hcompute_lgyy_stencil_1_read_ready_pt__U357"
          },
          "op_hcompute_lgyy_stencil_1_read_start":{
            "modref":"global.op_hcompute_lgyy_stencil_1_read_start_pt__U358"
          },
          "op_hcompute_lgyy_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_1_read_start_control_vars_pt__U359"
          },
          "op_hcompute_lgyy_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgyy_stencil_1"
          },
          "op_hcompute_lgyy_stencil_1_write_start":{
            "modref":"global.op_hcompute_lgyy_stencil_1_write_start_pt__U362"
          },
          "op_hcompute_lgyy_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_1_write_start_control_vars_pt__U363"
          },
          "op_hcompute_lgyy_stencil_exe_start":{
            "modref":"global.op_hcompute_lgyy_stencil_exe_start_pt__U334"
          },
          "op_hcompute_lgyy_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_exe_start_control_vars_pt__U335"
          },
          "op_hcompute_lgyy_stencil_port_controller":{
            "modref":"global.affine_controller__U312"
          },
          "op_hcompute_lgyy_stencil_read_ready":{
            "modref":"global.op_hcompute_lgyy_stencil_read_ready_pt__U331"
          },
          "op_hcompute_lgyy_stencil_read_start":{
            "modref":"global.op_hcompute_lgyy_stencil_read_start_pt__U332"
          },
          "op_hcompute_lgyy_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_read_start_control_vars_pt__U333"
          },
          "op_hcompute_lgyy_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgyy_stencil"
          },
          "op_hcompute_lgyy_stencil_write_start":{
            "modref":"global.op_hcompute_lgyy_stencil_write_start_pt__U336"
          },
          "op_hcompute_lgyy_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_write_start_control_vars_pt__U337"
          },
          "op_hcompute_lxx_stencil":{
            "modref":"global.cu_op_hcompute_lxx_stencil"
          },
          "op_hcompute_lxx_stencil_exe_start":{
            "modref":"global.op_hcompute_lxx_stencil_exe_start_pt__U126"
          },
          "op_hcompute_lxx_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lxx_stencil_exe_start_control_vars_pt__U127"
          },
          "op_hcompute_lxx_stencil_port_controller":{
            "modref":"global.affine_controller__U104"
          },
          "op_hcompute_lxx_stencil_read_ready":{
            "modref":"global.op_hcompute_lxx_stencil_read_ready_pt__U123"
          },
          "op_hcompute_lxx_stencil_read_start":{
            "modref":"global.op_hcompute_lxx_stencil_read_start_pt__U124"
          },
          "op_hcompute_lxx_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lxx_stencil_read_start_control_vars_pt__U125"
          },
          "op_hcompute_lxx_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lxx_stencil"
          },
          "op_hcompute_lxx_stencil_write_start":{
            "modref":"global.op_hcompute_lxx_stencil_write_start_pt__U128"
          },
          "op_hcompute_lxx_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lxx_stencil_write_start_control_vars_pt__U129"
          },
          "op_hcompute_lxy_stencil":{
            "modref":"global.cu_op_hcompute_lxy_stencil"
          },
          "op_hcompute_lxy_stencil_exe_start":{
            "modref":"global.op_hcompute_lxy_stencil_exe_start_pt__U230"
          },
          "op_hcompute_lxy_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lxy_stencil_exe_start_control_vars_pt__U231"
          },
          "op_hcompute_lxy_stencil_port_controller":{
            "modref":"global.affine_controller__U208"
          },
          "op_hcompute_lxy_stencil_read_ready":{
            "modref":"global.op_hcompute_lxy_stencil_read_ready_pt__U227"
          },
          "op_hcompute_lxy_stencil_read_start":{
            "modref":"global.op_hcompute_lxy_stencil_read_start_pt__U228"
          },
          "op_hcompute_lxy_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lxy_stencil_read_start_control_vars_pt__U229"
          },
          "op_hcompute_lxy_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lxy_stencil"
          },
          "op_hcompute_lxy_stencil_write_start":{
            "modref":"global.op_hcompute_lxy_stencil_write_start_pt__U232"
          },
          "op_hcompute_lxy_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lxy_stencil_write_start_control_vars_pt__U233"
          },
          "op_hcompute_lyy_stencil":{
            "modref":"global.cu_op_hcompute_lyy_stencil"
          },
          "op_hcompute_lyy_stencil_exe_start":{
            "modref":"global.op_hcompute_lyy_stencil_exe_start_pt__U308"
          },
          "op_hcompute_lyy_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lyy_stencil_exe_start_control_vars_pt__U309"
          },
          "op_hcompute_lyy_stencil_port_controller":{
            "modref":"global.affine_controller__U286"
          },
          "op_hcompute_lyy_stencil_read_ready":{
            "modref":"global.op_hcompute_lyy_stencil_read_ready_pt__U305"
          },
          "op_hcompute_lyy_stencil_read_start":{
            "modref":"global.op_hcompute_lyy_stencil_read_start_pt__U306"
          },
          "op_hcompute_lyy_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lyy_stencil_read_start_control_vars_pt__U307"
          },
          "op_hcompute_lyy_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lyy_stencil"
          },
          "op_hcompute_lyy_stencil_write_start":{
            "modref":"global.op_hcompute_lyy_stencil_write_start_pt__U310"
          },
          "op_hcompute_lyy_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lyy_stencil_write_start_control_vars_pt__U311"
          },
          "op_hcompute_padded16_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_padded16_global_wrapper_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U74"
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars_pt__U75"
          },
          "op_hcompute_padded16_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U52"
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_read_ready_pt__U71"
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U72"
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_read_start_control_vars_pt__U73"
          },
          "op_hcompute_padded16_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_padded16_global_wrapper_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U76"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars_pt__U77"
          },
          "padded16_global_wrapper_stencil":{
            "modref":"global.padded16_global_wrapper_stencil_ub"
          }
        },
        "connections":[
          ["self.flush","cim_output_stencil.flush"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write","cim_output_stencil.op_hcompute_cim_output_stencil_write"],
          ["op_hcompute_cim_output_stencil_write_start_control_vars.out","cim_output_stencil.op_hcompute_cim_output_stencil_write_ctrl_vars"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write_ready","cim_output_stencil.op_hcompute_cim_output_stencil_write_data_ready"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write_valid","cim_output_stencil.op_hcompute_cim_output_stencil_write_data_valid"],
          ["op_hcompute_cim_output_stencil_write_start.out","cim_output_stencil.op_hcompute_cim_output_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read","cim_output_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","cim_output_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read_ready","cim_output_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read_valid","cim_output_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","cim_output_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_cim_output_stencil","cim_output_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","cim_output_stencil.rst_n"],
          ["self.flush","cim_stencil.flush"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read","cim_stencil.op_hcompute_cim_output_stencil_read"],
          ["op_hcompute_cim_output_stencil_port_controller.d","cim_stencil.op_hcompute_cim_output_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read_ready","cim_stencil.op_hcompute_cim_output_stencil_read_data_ready"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read_valid","cim_stencil.op_hcompute_cim_output_stencil_read_data_valid"],
          ["op_hcompute_cim_output_stencil_read_start.out","cim_stencil.op_hcompute_cim_output_stencil_read_ren"],
          ["op_hcompute_cim_output_stencil_ready_join.ready_in_cim_stencil","cim_stencil.op_hcompute_cim_output_stencil_read_rready"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write","cim_stencil.op_hcompute_cim_stencil_write"],
          ["op_hcompute_cim_stencil_write_start_control_vars.out","cim_stencil.op_hcompute_cim_stencil_write_ctrl_vars"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write_ready","cim_stencil.op_hcompute_cim_stencil_write_data_ready"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write_valid","cim_stencil.op_hcompute_cim_stencil_write_data_valid"],
          ["op_hcompute_cim_stencil_write_start.out","cim_stencil.op_hcompute_cim_stencil_write_wen"],
          ["self.rst_n","cim_stencil.rst_n"],
          ["self.flush","grad_x_stencil.flush"],
          ["op_hcompute_grad_x_stencil.grad_x_stencil_op_hcompute_grad_x_stencil_write","grad_x_stencil.op_hcompute_grad_x_stencil_write"],
          ["op_hcompute_grad_x_stencil_write_start_control_vars.out","grad_x_stencil.op_hcompute_grad_x_stencil_write_ctrl_vars"],
          ["op_hcompute_grad_x_stencil.grad_x_stencil_op_hcompute_grad_x_stencil_write_ready","grad_x_stencil.op_hcompute_grad_x_stencil_write_data_ready"],
          ["op_hcompute_grad_x_stencil.grad_x_stencil_op_hcompute_grad_x_stencil_write_valid","grad_x_stencil.op_hcompute_grad_x_stencil_write_data_valid"],
          ["op_hcompute_grad_x_stencil_write_start.out","grad_x_stencil.op_hcompute_grad_x_stencil_write_wen"],
          ["op_hcompute_lxx_stencil.grad_x_stencil_op_hcompute_lxx_stencil_read","grad_x_stencil.op_hcompute_lxx_stencil_read"],
          ["op_hcompute_lxx_stencil_port_controller.d","grad_x_stencil.op_hcompute_lxx_stencil_read_ctrl_vars"],
          ["op_hcompute_lxx_stencil.grad_x_stencil_op_hcompute_lxx_stencil_read_ready","grad_x_stencil.op_hcompute_lxx_stencil_read_data_ready"],
          ["op_hcompute_lxx_stencil.grad_x_stencil_op_hcompute_lxx_stencil_read_valid","grad_x_stencil.op_hcompute_lxx_stencil_read_data_valid"],
          ["op_hcompute_lxx_stencil_read_start.out","grad_x_stencil.op_hcompute_lxx_stencil_read_ren"],
          ["op_hcompute_lxx_stencil_ready_join.ready_in_grad_x_stencil","grad_x_stencil.op_hcompute_lxx_stencil_read_rready"],
          ["op_hcompute_lxy_stencil.grad_x_stencil_op_hcompute_lxy_stencil_read","grad_x_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lxy_stencil_port_controller.d","grad_x_stencil.op_hcompute_lxy_stencil_read_ctrl_vars"],
          ["op_hcompute_lxy_stencil.grad_x_stencil_op_hcompute_lxy_stencil_read_ready","grad_x_stencil.op_hcompute_lxy_stencil_read_data_ready"],
          ["op_hcompute_lxy_stencil.grad_x_stencil_op_hcompute_lxy_stencil_read_valid","grad_x_stencil.op_hcompute_lxy_stencil_read_data_valid"],
          ["op_hcompute_lxy_stencil_read_start.out","grad_x_stencil.op_hcompute_lxy_stencil_read_ren"],
          ["op_hcompute_lxy_stencil_ready_join.ready_in_grad_x_stencil","grad_x_stencil.op_hcompute_lxy_stencil_read_rready"],
          ["self.rst_n","grad_x_stencil.rst_n"],
          ["self.flush","grad_y_stencil.flush"],
          ["op_hcompute_grad_y_stencil.grad_y_stencil_op_hcompute_grad_y_stencil_write","grad_y_stencil.op_hcompute_grad_y_stencil_write"],
          ["op_hcompute_grad_y_stencil_write_start_control_vars.out","grad_y_stencil.op_hcompute_grad_y_stencil_write_ctrl_vars"],
          ["op_hcompute_grad_y_stencil.grad_y_stencil_op_hcompute_grad_y_stencil_write_ready","grad_y_stencil.op_hcompute_grad_y_stencil_write_data_ready"],
          ["op_hcompute_grad_y_stencil.grad_y_stencil_op_hcompute_grad_y_stencil_write_valid","grad_y_stencil.op_hcompute_grad_y_stencil_write_data_valid"],
          ["op_hcompute_grad_y_stencil_write_start.out","grad_y_stencil.op_hcompute_grad_y_stencil_write_wen"],
          ["op_hcompute_lxy_stencil.grad_y_stencil_op_hcompute_lxy_stencil_read","grad_y_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lxy_stencil_port_controller.d","grad_y_stencil.op_hcompute_lxy_stencil_read_ctrl_vars"],
          ["op_hcompute_lxy_stencil.grad_y_stencil_op_hcompute_lxy_stencil_read_ready","grad_y_stencil.op_hcompute_lxy_stencil_read_data_ready"],
          ["op_hcompute_lxy_stencil.grad_y_stencil_op_hcompute_lxy_stencil_read_valid","grad_y_stencil.op_hcompute_lxy_stencil_read_data_valid"],
          ["op_hcompute_lxy_stencil_read_start.out","grad_y_stencil.op_hcompute_lxy_stencil_read_ren"],
          ["op_hcompute_lxy_stencil_ready_join.ready_in_grad_y_stencil","grad_y_stencil.op_hcompute_lxy_stencil_read_rready"],
          ["op_hcompute_lyy_stencil.grad_y_stencil_op_hcompute_lyy_stencil_read","grad_y_stencil.op_hcompute_lyy_stencil_read"],
          ["op_hcompute_lyy_stencil_port_controller.d","grad_y_stencil.op_hcompute_lyy_stencil_read_ctrl_vars"],
          ["op_hcompute_lyy_stencil.grad_y_stencil_op_hcompute_lyy_stencil_read_ready","grad_y_stencil.op_hcompute_lyy_stencil_read_data_ready"],
          ["op_hcompute_lyy_stencil.grad_y_stencil_op_hcompute_lyy_stencil_read_valid","grad_y_stencil.op_hcompute_lyy_stencil_read_data_valid"],
          ["op_hcompute_lyy_stencil_read_start.out","grad_y_stencil.op_hcompute_lyy_stencil_read_ren"],
          ["op_hcompute_lyy_stencil_ready_join.ready_in_grad_y_stencil","grad_y_stencil.op_hcompute_lyy_stencil_read_rready"],
          ["self.rst_n","grad_y_stencil.rst_n"],
          ["self.flush","lgxx_stencil.flush"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read","lgxx_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgxx_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read_ready","lgxx_stencil.op_hcompute_cim_stencil_read_data_ready"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read_valid","lgxx_stencil.op_hcompute_cim_stencil_read_data_valid"],
          ["op_hcompute_cim_stencil_read_start.out","lgxx_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_cim_stencil_ready_join.ready_in_lgxx_stencil","lgxx_stencil.op_hcompute_cim_stencil_read_rready"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write","lgxx_stencil.op_hcompute_lgxx_stencil_1_write"],
          ["op_hcompute_lgxx_stencil_1_write_start_control_vars.out","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write_ready","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_data_ready"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write_valid","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_data_valid"],
          ["op_hcompute_lgxx_stencil_1_write_start.out","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_wen"],
          ["self.rst_n","lgxx_stencil.rst_n"],
          ["self.flush","lgxx_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_ready","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_data_ready"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_valid","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_data_valid"],
          ["op_hcompute_lgxx_stencil_1_read_start.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_ren"],
          ["op_hcompute_lgxx_stencil_1_ready_join.ready_in_lgxx_stencil_clkwrk_dsa0","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_rready"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write"],
          ["op_hcompute_lgxx_stencil_write_start_control_vars.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_ctrl_vars"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_ready","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_data_ready"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_valid","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_data_valid"],
          ["op_hcompute_lgxx_stencil_write_start.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_wen"],
          ["self.rst_n","lgxx_stencil_clkwrk_dsa0.rst_n"],
          ["self.flush","lgxy_stencil.flush"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read","lgxy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgxy_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read_ready","lgxy_stencil.op_hcompute_cim_stencil_read_data_ready"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read_valid","lgxy_stencil.op_hcompute_cim_stencil_read_data_valid"],
          ["op_hcompute_cim_stencil_read_start.out","lgxy_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_cim_stencil_ready_join.ready_in_lgxy_stencil","lgxy_stencil.op_hcompute_cim_stencil_read_rready"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write","lgxy_stencil.op_hcompute_lgxy_stencil_1_write"],
          ["op_hcompute_lgxy_stencil_1_write_start_control_vars.out","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write_ready","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_data_ready"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write_valid","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_data_valid"],
          ["op_hcompute_lgxy_stencil_1_write_start.out","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_wen"],
          ["self.rst_n","lgxy_stencil.rst_n"],
          ["self.flush","lgxy_stencil_clkwrk_dsa1.flush"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_ready","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_data_ready"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_valid","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_data_valid"],
          ["op_hcompute_lgxy_stencil_1_read_start.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_ren"],
          ["op_hcompute_lgxy_stencil_1_ready_join.ready_in_lgxy_stencil_clkwrk_dsa1","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_rready"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write"],
          ["op_hcompute_lgxy_stencil_write_start_control_vars.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_ctrl_vars"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_ready","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_data_ready"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_valid","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_data_valid"],
          ["op_hcompute_lgxy_stencil_write_start.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_wen"],
          ["self.rst_n","lgxy_stencil_clkwrk_dsa1.rst_n"],
          ["self.flush","lgyy_stencil.flush"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read","lgyy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgyy_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read_ready","lgyy_stencil.op_hcompute_cim_stencil_read_data_ready"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read_valid","lgyy_stencil.op_hcompute_cim_stencil_read_data_valid"],
          ["op_hcompute_cim_stencil_read_start.out","lgyy_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_cim_stencil_ready_join.ready_in_lgyy_stencil","lgyy_stencil.op_hcompute_cim_stencil_read_rready"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write","lgyy_stencil.op_hcompute_lgyy_stencil_1_write"],
          ["op_hcompute_lgyy_stencil_1_write_start_control_vars.out","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write_ready","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_data_ready"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write_valid","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_data_valid"],
          ["op_hcompute_lgyy_stencil_1_write_start.out","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_wen"],
          ["self.rst_n","lgyy_stencil.rst_n"],
          ["self.flush","lgyy_stencil_clkwrk_dsa2.flush"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_ready","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_data_ready"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_valid","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_data_valid"],
          ["op_hcompute_lgyy_stencil_1_read_start.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_ren"],
          ["op_hcompute_lgyy_stencil_1_ready_join.ready_in_lgyy_stencil_clkwrk_dsa2","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_rready"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write"],
          ["op_hcompute_lgyy_stencil_write_start_control_vars.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_ctrl_vars"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_ready","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_data_ready"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_valid","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_data_valid"],
          ["op_hcompute_lgyy_stencil_write_start.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_wen"],
          ["self.rst_n","lgyy_stencil_clkwrk_dsa2.rst_n"],
          ["self.flush","lxx_stencil.flush"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read","lxx_stencil.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","lxx_stencil.op_hcompute_lgxx_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read_ready","lxx_stencil.op_hcompute_lgxx_stencil_1_read_data_ready"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read_valid","lxx_stencil.op_hcompute_lgxx_stencil_1_read_data_valid"],
          ["op_hcompute_lgxx_stencil_1_read_start.out","lxx_stencil.op_hcompute_lgxx_stencil_1_read_ren"],
          ["op_hcompute_lgxx_stencil_1_ready_join.ready_in_lxx_stencil","lxx_stencil.op_hcompute_lgxx_stencil_1_read_rready"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write","lxx_stencil.op_hcompute_lxx_stencil_write"],
          ["op_hcompute_lxx_stencil_write_start_control_vars.out","lxx_stencil.op_hcompute_lxx_stencil_write_ctrl_vars"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write_ready","lxx_stencil.op_hcompute_lxx_stencil_write_data_ready"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write_valid","lxx_stencil.op_hcompute_lxx_stencil_write_data_valid"],
          ["op_hcompute_lxx_stencil_write_start.out","lxx_stencil.op_hcompute_lxx_stencil_write_wen"],
          ["self.rst_n","lxx_stencil.rst_n"],
          ["self.flush","lxy_stencil.flush"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read","lxy_stencil.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","lxy_stencil.op_hcompute_lgxy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read_ready","lxy_stencil.op_hcompute_lgxy_stencil_1_read_data_ready"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read_valid","lxy_stencil.op_hcompute_lgxy_stencil_1_read_data_valid"],
          ["op_hcompute_lgxy_stencil_1_read_start.out","lxy_stencil.op_hcompute_lgxy_stencil_1_read_ren"],
          ["op_hcompute_lgxy_stencil_1_ready_join.ready_in_lxy_stencil","lxy_stencil.op_hcompute_lgxy_stencil_1_read_rready"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write","lxy_stencil.op_hcompute_lxy_stencil_write"],
          ["op_hcompute_lxy_stencil_write_start_control_vars.out","lxy_stencil.op_hcompute_lxy_stencil_write_ctrl_vars"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write_ready","lxy_stencil.op_hcompute_lxy_stencil_write_data_ready"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write_valid","lxy_stencil.op_hcompute_lxy_stencil_write_data_valid"],
          ["op_hcompute_lxy_stencil_write_start.out","lxy_stencil.op_hcompute_lxy_stencil_write_wen"],
          ["self.rst_n","lxy_stencil.rst_n"],
          ["self.flush","lyy_stencil.flush"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read","lyy_stencil.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","lyy_stencil.op_hcompute_lgyy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read_ready","lyy_stencil.op_hcompute_lgyy_stencil_1_read_data_ready"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read_valid","lyy_stencil.op_hcompute_lgyy_stencil_1_read_data_valid"],
          ["op_hcompute_lgyy_stencil_1_read_start.out","lyy_stencil.op_hcompute_lgyy_stencil_1_read_ren"],
          ["op_hcompute_lgyy_stencil_1_ready_join.ready_in_lyy_stencil","lyy_stencil.op_hcompute_lgyy_stencil_1_read_rready"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write","lyy_stencil.op_hcompute_lyy_stencil_write"],
          ["op_hcompute_lyy_stencil_write_start_control_vars.out","lyy_stencil.op_hcompute_lyy_stencil_write_ctrl_vars"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write_ready","lyy_stencil.op_hcompute_lyy_stencil_write_data_ready"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write_valid","lyy_stencil.op_hcompute_lyy_stencil_write_data_valid"],
          ["op_hcompute_lyy_stencil_write_start.out","lyy_stencil.op_hcompute_lyy_stencil_write_wen"],
          ["self.rst_n","lyy_stencil.rst_n"],
          ["op_hcompute_cim_output_stencil_port_controller.valid","op_hcompute_cim_output_stencil_exe_start.in"],
          ["op_hcompute_cim_output_stencil_port_controller.d","op_hcompute_cim_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_cim_output_stencil_read_start_control_vars.in","op_hcompute_cim_output_stencil_port_controller.d"],
          ["op_hcompute_cim_output_stencil_write_start_control_vars.in","op_hcompute_cim_output_stencil_port_controller.d"],
          ["op_hcompute_cim_output_stencil_read_ready.in","op_hcompute_cim_output_stencil_port_controller.ready"],
          ["op_hcompute_cim_output_stencil_read_start.in","op_hcompute_cim_output_stencil_port_controller.valid"],
          ["op_hcompute_cim_output_stencil_write_start.in","op_hcompute_cim_output_stencil_port_controller.valid"],
          ["op_hcompute_cim_output_stencil_ready_join.ready_out","op_hcompute_cim_output_stencil_read_ready.out"],
          ["op_hcompute_cim_stencil_port_controller.valid","op_hcompute_cim_stencil_exe_start.in"],
          ["op_hcompute_cim_stencil_port_controller.d","op_hcompute_cim_stencil_exe_start_control_vars.in"],
          ["op_hcompute_cim_stencil_read_start_control_vars.in","op_hcompute_cim_stencil_port_controller.d"],
          ["op_hcompute_cim_stencil_write_start_control_vars.in","op_hcompute_cim_stencil_port_controller.d"],
          ["op_hcompute_cim_stencil_read_ready.in","op_hcompute_cim_stencil_port_controller.ready"],
          ["op_hcompute_cim_stencil_read_start.in","op_hcompute_cim_stencil_port_controller.valid"],
          ["op_hcompute_cim_stencil_write_start.in","op_hcompute_cim_stencil_port_controller.valid"],
          ["op_hcompute_cim_stencil_ready_join.ready_out","op_hcompute_cim_stencil_read_ready.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read","op_hcompute_grad_x_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_data_ready","op_hcompute_grad_x_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_ready"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_data_valid","op_hcompute_grad_x_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_valid"],
          ["op_hcompute_grad_x_stencil_port_controller.valid","op_hcompute_grad_x_stencil_exe_start.in"],
          ["op_hcompute_grad_x_stencil_port_controller.d","op_hcompute_grad_x_stencil_exe_start_control_vars.in"],
          ["op_hcompute_grad_x_stencil_read_start_control_vars.in","op_hcompute_grad_x_stencil_port_controller.d"],
          ["op_hcompute_grad_x_stencil_write_start_control_vars.in","op_hcompute_grad_x_stencil_port_controller.d"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_ctrl_vars","op_hcompute_grad_x_stencil_port_controller.d"],
          ["op_hcompute_grad_x_stencil_read_ready.in","op_hcompute_grad_x_stencil_port_controller.ready"],
          ["op_hcompute_grad_x_stencil_read_start.in","op_hcompute_grad_x_stencil_port_controller.valid"],
          ["op_hcompute_grad_x_stencil_write_start.in","op_hcompute_grad_x_stencil_port_controller.valid"],
          ["op_hcompute_grad_x_stencil_ready_join.ready_out","op_hcompute_grad_x_stencil_read_ready.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_ren","op_hcompute_grad_x_stencil_read_start.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_rready","op_hcompute_grad_x_stencil_ready_join.ready_in_padded16_global_wrapper_stencil"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read","op_hcompute_grad_y_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_data_ready","op_hcompute_grad_y_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_ready"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_data_valid","op_hcompute_grad_y_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_valid"],
          ["op_hcompute_grad_y_stencil_port_controller.valid","op_hcompute_grad_y_stencil_exe_start.in"],
          ["op_hcompute_grad_y_stencil_port_controller.d","op_hcompute_grad_y_stencil_exe_start_control_vars.in"],
          ["op_hcompute_grad_y_stencil_read_start_control_vars.in","op_hcompute_grad_y_stencil_port_controller.d"],
          ["op_hcompute_grad_y_stencil_write_start_control_vars.in","op_hcompute_grad_y_stencil_port_controller.d"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_ctrl_vars","op_hcompute_grad_y_stencil_port_controller.d"],
          ["op_hcompute_grad_y_stencil_read_ready.in","op_hcompute_grad_y_stencil_port_controller.ready"],
          ["op_hcompute_grad_y_stencil_read_start.in","op_hcompute_grad_y_stencil_port_controller.valid"],
          ["op_hcompute_grad_y_stencil_write_start.in","op_hcompute_grad_y_stencil_port_controller.valid"],
          ["op_hcompute_grad_y_stencil_ready_join.ready_out","op_hcompute_grad_y_stencil_read_ready.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_ren","op_hcompute_grad_y_stencil_read_start.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_rready","op_hcompute_grad_y_stencil_ready_join.ready_in_padded16_global_wrapper_stencil"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"],
          ["op_hcompute_lgxx_stencil_1_port_controller.valid","op_hcompute_lgxx_stencil_1_exe_start.in"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","op_hcompute_lgxx_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_lgxx_stencil_1_read_start_control_vars.in","op_hcompute_lgxx_stencil_1_port_controller.d"],
          ["op_hcompute_lgxx_stencil_1_write_start_control_vars.in","op_hcompute_lgxx_stencil_1_port_controller.d"],
          ["op_hcompute_lgxx_stencil_1_read_ready.in","op_hcompute_lgxx_stencil_1_port_controller.ready"],
          ["op_hcompute_lgxx_stencil_1_read_start.in","op_hcompute_lgxx_stencil_1_port_controller.valid"],
          ["op_hcompute_lgxx_stencil_1_write_start.in","op_hcompute_lgxx_stencil_1_port_controller.valid"],
          ["op_hcompute_lgxx_stencil_1_ready_join.ready_out","op_hcompute_lgxx_stencil_1_read_ready.out"],
          ["op_hcompute_lgxx_stencil_port_controller.valid","op_hcompute_lgxx_stencil_exe_start.in"],
          ["op_hcompute_lgxx_stencil_port_controller.d","op_hcompute_lgxx_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lgxx_stencil_read_start_control_vars.in","op_hcompute_lgxx_stencil_port_controller.d"],
          ["op_hcompute_lgxx_stencil_write_start_control_vars.in","op_hcompute_lgxx_stencil_port_controller.d"],
          ["op_hcompute_lgxx_stencil_read_ready.in","op_hcompute_lgxx_stencil_port_controller.ready"],
          ["op_hcompute_lgxx_stencil_read_start.in","op_hcompute_lgxx_stencil_port_controller.valid"],
          ["op_hcompute_lgxx_stencil_write_start.in","op_hcompute_lgxx_stencil_port_controller.valid"],
          ["op_hcompute_lgxx_stencil_ready_join.ready_out","op_hcompute_lgxx_stencil_read_ready.out"],
          ["op_hcompute_lgxy_stencil_1_port_controller.valid","op_hcompute_lgxy_stencil_1_exe_start.in"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","op_hcompute_lgxy_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_lgxy_stencil_1_read_start_control_vars.in","op_hcompute_lgxy_stencil_1_port_controller.d"],
          ["op_hcompute_lgxy_stencil_1_write_start_control_vars.in","op_hcompute_lgxy_stencil_1_port_controller.d"],
          ["op_hcompute_lgxy_stencil_1_read_ready.in","op_hcompute_lgxy_stencil_1_port_controller.ready"],
          ["op_hcompute_lgxy_stencil_1_read_start.in","op_hcompute_lgxy_stencil_1_port_controller.valid"],
          ["op_hcompute_lgxy_stencil_1_write_start.in","op_hcompute_lgxy_stencil_1_port_controller.valid"],
          ["op_hcompute_lgxy_stencil_1_ready_join.ready_out","op_hcompute_lgxy_stencil_1_read_ready.out"],
          ["op_hcompute_lgxy_stencil_port_controller.valid","op_hcompute_lgxy_stencil_exe_start.in"],
          ["op_hcompute_lgxy_stencil_port_controller.d","op_hcompute_lgxy_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lgxy_stencil_read_start_control_vars.in","op_hcompute_lgxy_stencil_port_controller.d"],
          ["op_hcompute_lgxy_stencil_write_start_control_vars.in","op_hcompute_lgxy_stencil_port_controller.d"],
          ["op_hcompute_lgxy_stencil_read_ready.in","op_hcompute_lgxy_stencil_port_controller.ready"],
          ["op_hcompute_lgxy_stencil_read_start.in","op_hcompute_lgxy_stencil_port_controller.valid"],
          ["op_hcompute_lgxy_stencil_write_start.in","op_hcompute_lgxy_stencil_port_controller.valid"],
          ["op_hcompute_lgxy_stencil_ready_join.ready_out","op_hcompute_lgxy_stencil_read_ready.out"],
          ["op_hcompute_lgyy_stencil_1_port_controller.valid","op_hcompute_lgyy_stencil_1_exe_start.in"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","op_hcompute_lgyy_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_lgyy_stencil_1_read_start_control_vars.in","op_hcompute_lgyy_stencil_1_port_controller.d"],
          ["op_hcompute_lgyy_stencil_1_write_start_control_vars.in","op_hcompute_lgyy_stencil_1_port_controller.d"],
          ["op_hcompute_lgyy_stencil_1_read_ready.in","op_hcompute_lgyy_stencil_1_port_controller.ready"],
          ["op_hcompute_lgyy_stencil_1_read_start.in","op_hcompute_lgyy_stencil_1_port_controller.valid"],
          ["op_hcompute_lgyy_stencil_1_write_start.in","op_hcompute_lgyy_stencil_1_port_controller.valid"],
          ["op_hcompute_lgyy_stencil_1_ready_join.ready_out","op_hcompute_lgyy_stencil_1_read_ready.out"],
          ["op_hcompute_lgyy_stencil_port_controller.valid","op_hcompute_lgyy_stencil_exe_start.in"],
          ["op_hcompute_lgyy_stencil_port_controller.d","op_hcompute_lgyy_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lgyy_stencil_read_start_control_vars.in","op_hcompute_lgyy_stencil_port_controller.d"],
          ["op_hcompute_lgyy_stencil_write_start_control_vars.in","op_hcompute_lgyy_stencil_port_controller.d"],
          ["op_hcompute_lgyy_stencil_read_ready.in","op_hcompute_lgyy_stencil_port_controller.ready"],
          ["op_hcompute_lgyy_stencil_read_start.in","op_hcompute_lgyy_stencil_port_controller.valid"],
          ["op_hcompute_lgyy_stencil_write_start.in","op_hcompute_lgyy_stencil_port_controller.valid"],
          ["op_hcompute_lgyy_stencil_ready_join.ready_out","op_hcompute_lgyy_stencil_read_ready.out"],
          ["op_hcompute_lxx_stencil_port_controller.valid","op_hcompute_lxx_stencil_exe_start.in"],
          ["op_hcompute_lxx_stencil_port_controller.d","op_hcompute_lxx_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lxx_stencil_read_start_control_vars.in","op_hcompute_lxx_stencil_port_controller.d"],
          ["op_hcompute_lxx_stencil_write_start_control_vars.in","op_hcompute_lxx_stencil_port_controller.d"],
          ["op_hcompute_lxx_stencil_read_ready.in","op_hcompute_lxx_stencil_port_controller.ready"],
          ["op_hcompute_lxx_stencil_read_start.in","op_hcompute_lxx_stencil_port_controller.valid"],
          ["op_hcompute_lxx_stencil_write_start.in","op_hcompute_lxx_stencil_port_controller.valid"],
          ["op_hcompute_lxx_stencil_ready_join.ready_out","op_hcompute_lxx_stencil_read_ready.out"],
          ["op_hcompute_lxy_stencil_port_controller.valid","op_hcompute_lxy_stencil_exe_start.in"],
          ["op_hcompute_lxy_stencil_port_controller.d","op_hcompute_lxy_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lxy_stencil_read_start_control_vars.in","op_hcompute_lxy_stencil_port_controller.d"],
          ["op_hcompute_lxy_stencil_write_start_control_vars.in","op_hcompute_lxy_stencil_port_controller.d"],
          ["op_hcompute_lxy_stencil_read_ready.in","op_hcompute_lxy_stencil_port_controller.ready"],
          ["op_hcompute_lxy_stencil_read_start.in","op_hcompute_lxy_stencil_port_controller.valid"],
          ["op_hcompute_lxy_stencil_write_start.in","op_hcompute_lxy_stencil_port_controller.valid"],
          ["op_hcompute_lxy_stencil_ready_join.ready_out","op_hcompute_lxy_stencil_read_ready.out"],
          ["op_hcompute_lyy_stencil_port_controller.valid","op_hcompute_lyy_stencil_exe_start.in"],
          ["op_hcompute_lyy_stencil_port_controller.d","op_hcompute_lyy_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lyy_stencil_read_start_control_vars.in","op_hcompute_lyy_stencil_port_controller.d"],
          ["op_hcompute_lyy_stencil_write_start_control_vars.in","op_hcompute_lyy_stencil_port_controller.d"],
          ["op_hcompute_lyy_stencil_read_ready.in","op_hcompute_lyy_stencil_port_controller.ready"],
          ["op_hcompute_lyy_stencil_read_start.in","op_hcompute_lyy_stencil_port_controller.valid"],
          ["op_hcompute_lyy_stencil_write_start.in","op_hcompute_lyy_stencil_port_controller.valid"],
          ["op_hcompute_lyy_stencil_ready_join.ready_out","op_hcompute_lyy_stencil_read_ready.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_data_ready","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_ready"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_data_valid","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_valid"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read","op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready","op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.valid","op_hcompute_padded16_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.d","op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_ready.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_padded16_global_wrapper_stencil_ready_join.ready_out","op_hcompute_padded16_global_wrapper_stencil_read_ready.out"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","op_hcompute_padded16_global_wrapper_stencil_read_start.out"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en_ready","op_hcompute_padded16_global_wrapper_stencil_ready_join.ready_in_padded16_stencil"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_wen","op_hcompute_padded16_global_wrapper_stencil_write_start.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_ctrl_vars","op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.out"],
          ["self.flush","padded16_global_wrapper_stencil.flush"],
          ["self.rst_n","padded16_global_wrapper_stencil.rst_n"]
        ]
      },
      "hcompute_cim_output_stencil":{
        "type":["Record",[
          ["out_cim_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "bitand_575_576_577":{
            "modref":"corebit.and"
          },
          "bitand_577_578_579":{
            "modref":"corebit.and"
          },
          "bitand_579_580_581":{
            "modref":"corebit.and"
          },
          "bitand_581_582_583":{
            "modref":"corebit.and"
          },
          "bitand_583_584_585":{
            "modref":"corebit.and"
          },
          "bitand_585_586_587":{
            "modref":"corebit.and"
          },
          "bitand_587_588_589":{
            "modref":"corebit.and"
          },
          "bitand_589_591_592":{
            "modref":"corebit.and"
          },
          "const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mux_5922550":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sle_590_cim_stencil_2_591":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_1_cim_stencil_2_575":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_3_cim_stencil_2_576":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_4_cim_stencil_2_578":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_5_cim_stencil_2_580":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_6_cim_stencil_2_582":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_7_cim_stencil_2_584":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_8_cim_stencil_2_586":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_9_cim_stencil_2_588":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["slt_cim_stencil_1_cim_stencil_2_575.out","bitand_575_576_577.in0"],
          ["slt_cim_stencil_3_cim_stencil_2_576.out","bitand_575_576_577.in1"],
          ["bitand_577_578_579.in0","bitand_575_576_577.out"],
          ["slt_cim_stencil_4_cim_stencil_2_578.out","bitand_577_578_579.in1"],
          ["bitand_579_580_581.in0","bitand_577_578_579.out"],
          ["slt_cim_stencil_5_cim_stencil_2_580.out","bitand_579_580_581.in1"],
          ["bitand_581_582_583.in0","bitand_579_580_581.out"],
          ["slt_cim_stencil_6_cim_stencil_2_582.out","bitand_581_582_583.in1"],
          ["bitand_583_584_585.in0","bitand_581_582_583.out"],
          ["slt_cim_stencil_7_cim_stencil_2_584.out","bitand_583_584_585.in1"],
          ["bitand_585_586_587.in0","bitand_583_584_585.out"],
          ["slt_cim_stencil_8_cim_stencil_2_586.out","bitand_585_586_587.in1"],
          ["bitand_587_588_589.in0","bitand_585_586_587.out"],
          ["slt_cim_stencil_9_cim_stencil_2_588.out","bitand_587_588_589.in1"],
          ["bitand_589_591_592.in0","bitand_587_588_589.out"],
          ["sle_590_cim_stencil_2_591.out","bitand_589_591_592.in1"],
          ["mux_5922550.sel","bitand_589_591_592.out"],
          ["mux_5922550.in0","const_p0_0.out"],
          ["sle_590_cim_stencil_2_591.in0","const_p1__590.out"],
          ["mux_5922550.in1","const_p255_255.out"],
          ["self.out_cim_output_stencil","mux_5922550.out"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in0","self.in0_cim_stencil.0"],
          ["sle_590_cim_stencil_2_591.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_cim_stencil":{
        "type":["Record",[
          ["out_cim_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_529_530_535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_536_537_538":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxx_stencil_2_528_529":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxy_stencil_2_528_532":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgyy_stencil_2_528_530":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_529_530_531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_532_532_533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_535_535_536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_531_533_534":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_534_538_539":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["ashr_lgxx_stencil_2_528_529.out","add_529_530_535.in0"],
          ["ashr_lgyy_stencil_2_528_530.out","add_529_530_535.in1"],
          ["mul_535_535_536.in0","add_529_530_535.out"],
          ["mul_535_535_536.in1","add_529_530_535.out"],
          ["mul_535_535_536.out","ashr_536_537_538.in0"],
          ["const_p4__537.out","ashr_536_537_538.in1"],
          ["sub_534_538_539.in1","ashr_536_537_538.out"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_2_528_529.in0"],
          ["const_p6__528.out","ashr_lgxx_stencil_2_528_529.in1"],
          ["mul_529_530_531.in0","ashr_lgxx_stencil_2_528_529.out"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_2_528_532.in0"],
          ["const_p6__528$2.out","ashr_lgxy_stencil_2_528_532.in1"],
          ["mul_532_532_533.in0","ashr_lgxy_stencil_2_528_532.out"],
          ["mul_532_532_533.in1","ashr_lgxy_stencil_2_528_532.out"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_2_528_530.in0"],
          ["const_p6__528$1.out","ashr_lgyy_stencil_2_528_530.in1"],
          ["mul_529_530_531.in1","ashr_lgyy_stencil_2_528_530.out"],
          ["sub_531_533_534.in0","mul_529_530_531.out"],
          ["sub_531_533_534.in1","mul_532_532_533.out"],
          ["sub_534_538_539.out","self.out_cim_stencil"],
          ["sub_534_538_539.in0","sub_531_533_534.out"]
        ]
      },
      "hcompute_grad_x_stencil":{
        "type":["Record",[
          ["out_grad_x_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_1_275_276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_2_274_275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_3_273_274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_5_273_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_282_283_284":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_280_281_282":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_276_padded16_global_wrapper_stencil_4_277":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_277_278_279":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_279_padded16_global_wrapper_stencil_6_280":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.0","add_padded16_global_wrapper_stencil_1_275_276.in0"],
          ["add_padded16_global_wrapper_stencil_2_274_275.out","add_padded16_global_wrapper_stencil_1_275_276.in1"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in0","add_padded16_global_wrapper_stencil_1_275_276.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","add_padded16_global_wrapper_stencil_2_274_275.in0"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.out","add_padded16_global_wrapper_stencil_2_274_275.in1"],
          ["smax_282_283_284.in1","const_n255__283.out"],
          ["smin_280_281_282.in1","const_p255__281.out"],
          ["mul_padded16_global_wrapper_stencil_5_273_278.in1","const_p2__273$1.out"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.in1","const_p2__273.out"],
          ["self.in0_padded16_global_wrapper_stencil.2","mul_padded16_global_wrapper_stencil_3_273_274.in0"],
          ["self.in0_padded16_global_wrapper_stencil.4","mul_padded16_global_wrapper_stencil_5_273_278.in0"],
          ["sub_277_278_279.in1","mul_padded16_global_wrapper_stencil_5_273_278.out"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in1","self.in0_padded16_global_wrapper_stencil.3"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in1","self.in0_padded16_global_wrapper_stencil.5"],
          ["smax_282_283_284.out","self.out_grad_x_stencil"],
          ["smin_280_281_282.out","smax_282_283_284.in0"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.out","smin_280_281_282.in0"],
          ["sub_277_278_279.in0","sub_276_padded16_global_wrapper_stencil_4_277.out"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in0","sub_277_278_279.out"]
        ]
      },
      "hcompute_grad_y_stencil":{
        "type":["Record",[
          ["out_grad_y_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_7_375_376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_8_374_375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_11_373_378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_9_373_374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_382_383_384":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_380_381_382":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_376_padded16_global_wrapper_stencil_10_377":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_377_378_379":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_379_padded16_global_wrapper_stencil_12_380":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.3","add_padded16_global_wrapper_stencil_7_375_376.in0"],
          ["add_padded16_global_wrapper_stencil_8_374_375.out","add_padded16_global_wrapper_stencil_7_375_376.in1"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in0","add_padded16_global_wrapper_stencil_7_375_376.out"],
          ["self.in0_padded16_global_wrapper_stencil.4","add_padded16_global_wrapper_stencil_8_374_375.in0"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.out","add_padded16_global_wrapper_stencil_8_374_375.in1"],
          ["smax_382_383_384.in1","const_n255__383.out"],
          ["smin_380_381_382.in1","const_p255__381.out"],
          ["mul_padded16_global_wrapper_stencil_11_373_378.in1","const_p2__373$1.out"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.in1","const_p2__373.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","mul_padded16_global_wrapper_stencil_11_373_378.in0"],
          ["sub_377_378_379.in1","mul_padded16_global_wrapper_stencil_11_373_378.out"],
          ["self.in0_padded16_global_wrapper_stencil.5","mul_padded16_global_wrapper_stencil_9_373_374.in0"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in1","self.in0_padded16_global_wrapper_stencil.0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in1","self.in0_padded16_global_wrapper_stencil.2"],
          ["smax_382_383_384.out","self.out_grad_y_stencil"],
          ["smin_380_381_382.out","smax_382_383_384.in0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.out","smin_380_381_382.in0"],
          ["sub_377_378_379.in0","sub_376_padded16_global_wrapper_stencil_10_377.out"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in0","sub_377_378_379.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_output_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_cim_output_stencil.0"]
        ]
      },
      "hcompute_lgxx_stencil":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxx_stencil","const_p0__318.out"]
        ]
      },
      "hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxx_stencil_1_335_336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_1_336_337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_2_334_335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_3_333_334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_4_332_333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_5_331_332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_6_330_331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_7_329_330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_8_lxx_stencil_9_329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxx_stencil.0","add_lgxx_stencil_1_335_336.in0"],
          ["add_lxx_stencil_2_334_335.out","add_lgxx_stencil_1_335_336.in1"],
          ["add_lxx_stencil_1_336_337.in1","add_lgxx_stencil_1_335_336.out"],
          ["self.in1_lxx_stencil.0","add_lxx_stencil_1_336_337.in0"],
          ["self.out_lgxx_stencil","add_lxx_stencil_1_336_337.out"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_2_334_335.in0"],
          ["add_lxx_stencil_3_333_334.out","add_lxx_stencil_2_334_335.in1"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_3_333_334.in0"],
          ["add_lxx_stencil_4_332_333.out","add_lxx_stencil_3_333_334.in1"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_4_332_333.in0"],
          ["add_lxx_stencil_5_331_332.out","add_lxx_stencil_4_332_333.in1"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_5_331_332.in0"],
          ["add_lxx_stencil_6_330_331.out","add_lxx_stencil_5_331_332.in1"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_6_330_331.in0"],
          ["add_lxx_stencil_7_329_330.out","add_lxx_stencil_6_330_331.in1"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_7_329_330.in0"],
          ["add_lxx_stencil_8_lxx_stencil_9_329.out","add_lxx_stencil_7_329_330.in1"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_8_lxx_stencil_9_329.in0"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_8_lxx_stencil_9_329.in1"]
        ]
      },
      "hcompute_lgxy_stencil":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxy_stencil","const_p0__419.out"]
        ]
      },
      "hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxy_stencil_1_436_437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_1_437_438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_2_435_436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_3_434_435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_4_433_434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_5_432_433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_6_431_432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_7_430_431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_8_lxy_stencil_9_430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxy_stencil.0","add_lgxy_stencil_1_436_437.in0"],
          ["add_lxy_stencil_2_435_436.out","add_lgxy_stencil_1_436_437.in1"],
          ["add_lxy_stencil_1_437_438.in1","add_lgxy_stencil_1_436_437.out"],
          ["self.in1_lxy_stencil.0","add_lxy_stencil_1_437_438.in0"],
          ["self.out_lgxy_stencil","add_lxy_stencil_1_437_438.out"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_2_435_436.in0"],
          ["add_lxy_stencil_3_434_435.out","add_lxy_stencil_2_435_436.in1"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_3_434_435.in0"],
          ["add_lxy_stencil_4_433_434.out","add_lxy_stencil_3_434_435.in1"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_4_433_434.in0"],
          ["add_lxy_stencil_5_432_433.out","add_lxy_stencil_4_433_434.in1"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_5_432_433.in0"],
          ["add_lxy_stencil_6_431_432.out","add_lxy_stencil_5_432_433.in1"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_6_431_432.in0"],
          ["add_lxy_stencil_7_430_431.out","add_lxy_stencil_6_431_432.in1"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_7_430_431.in0"],
          ["add_lxy_stencil_8_lxy_stencil_9_430.out","add_lxy_stencil_7_430_431.in1"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_8_lxy_stencil_9_430.in0"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_8_lxy_stencil_9_430.in1"]
        ]
      },
      "hcompute_lgyy_stencil":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgyy_stencil","const_p0__473.out"]
        ]
      },
      "hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgyy_stencil_1_490_491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_1_491_492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_2_489_490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_3_488_489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_4_487_488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_5_486_487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_6_485_486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_7_484_485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_8_lyy_stencil_9_484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgyy_stencil.0","add_lgyy_stencil_1_490_491.in0"],
          ["add_lyy_stencil_2_489_490.out","add_lgyy_stencil_1_490_491.in1"],
          ["add_lyy_stencil_1_491_492.in1","add_lgyy_stencil_1_490_491.out"],
          ["self.in1_lyy_stencil.0","add_lyy_stencil_1_491_492.in0"],
          ["self.out_lgyy_stencil","add_lyy_stencil_1_491_492.out"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_2_489_490.in0"],
          ["add_lyy_stencil_3_488_489.out","add_lyy_stencil_2_489_490.in1"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_3_488_489.in0"],
          ["add_lyy_stencil_4_487_488.out","add_lyy_stencil_3_488_489.in1"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_4_487_488.in0"],
          ["add_lyy_stencil_5_486_487.out","add_lyy_stencil_4_487_488.in1"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_5_486_487.in0"],
          ["add_lyy_stencil_6_485_486.out","add_lyy_stencil_5_486_487.in1"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_6_485_486.in0"],
          ["add_lyy_stencil_7_484_485.out","add_lyy_stencil_6_485_486.in1"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_7_484_485.in0"],
          ["add_lyy_stencil_8_lyy_stencil_9_484.out","add_lyy_stencil_7_484_485.in1"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_8_lyy_stencil_9_484.in0"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_8_lyy_stencil_9_484.in1"]
        ]
      },
      "hcompute_lxx_stencil":{
        "type":["Record",[
          ["out_lxx_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_310_311_312":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_1_grad_x_stencil_1_310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_1_grad_x_stencil_1_310.out","ashr_310_311_312.in0"],
          ["const_p7__311.out","ashr_310_311_312.in1"],
          ["self.out_lxx_stencil","ashr_310_311_312.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in0"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in1"]
        ]
      },
      "hcompute_lxy_stencil":{
        "type":["Record",[
          ["out_lxy_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_410_411_412":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_2_grad_y_stencil_1_410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_2_grad_y_stencil_1_410.out","ashr_410_411_412.in0"],
          ["const_p7__411.out","ashr_410_411_412.in1"],
          ["self.out_lxy_stencil","ashr_410_411_412.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in0"],
          ["self.in1_grad_y_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in1"]
        ]
      },
      "hcompute_lyy_stencil":{
        "type":["Record",[
          ["out_lyy_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_465_466_467":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_y_stencil_2_grad_y_stencil_2_465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_y_stencil_2_grad_y_stencil_2_465.out","ashr_465_466_467.in0"],
          ["const_p7__466.out","ashr_465_466_467.in1"],
          ["self.out_lyy_stencil","ashr_465_466_467.out"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in0"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in1"]
        ]
      },
      "hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["out_padded16_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_padded16_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_padded16_global_wrapper_stencil","self.in0_padded16_stencil.0"]
        ]
      },
      "lgxx_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgxx_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_write_wen","BitIn"],
          ["op_hcompute_lgxx_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write_data_ready","Bit"],
          ["op_hcompute_lgxx_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgxx_stencil_clkwrk_dsa0_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_U764":{
            "modref":"global.aff__U753"
          },
          "lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgxx_stencil_clkwrk_dsa0_BANK_0"
          },
          "lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_ready_net":{
            "modref":"corebit.wire"
          },
          "lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgxx_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U750"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgxx_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgxx_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgxx_stencil_write_wen","bank_0.push_data_valid"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_net.in","bank_0.read_data"],
          ["lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_U764.out","bank_0.read_idx"],
          ["self.op_hcompute_lgxx_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_lgxx_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgxx_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_U764.out","bank_0.update_idx"],
          ["self.op_hcompute_lgxx_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_lgxx_stencil_1_read_ctrl_vars","inner_bank_offsetlgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_U764.d"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_ready_net.out","lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_in_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34"],
          ["self.rst_n","lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.rst_n"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_valid_net.in","lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_out_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_0","lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_ready_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_0","lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_valid_net.out"],
          ["self.op_hcompute_lgxx_stencil_1_read_data_ready","op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgxx_stencil_1_read_data_valid","op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read_rready","Bit"],
          ["op_hcompute_cim_stencil_read_data_ready","BitIn"],
          ["op_hcompute_cim_stencil_read_data_valid","Bit"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgxx_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_lgxx_stencil_1_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgxx_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgxx_stencil_op_hcompute_cim_stencil_62_U749":{
            "modref":"global.aff__U738"
          },
          "lgxx_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgxx_stencil_BANK_0"
          },
          "lgxx_stencil_op_hcompute_cim_stencil_62_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgxx_stencil_op_hcompute_cim_stencil_62_ready_net":{
            "modref":"corebit.wire"
          },
          "lgxx_stencil_op_hcompute_cim_stencil_62_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_cim_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U735"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgxx_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgxx_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgxx_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["lgxx_stencil_op_hcompute_cim_stencil_62_net.in","bank_0.read_data"],
          ["lgxx_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgxx_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgxx_stencil_op_hcompute_cim_stencil_62_U749.out","bank_0.read_idx"],
          ["self.op_hcompute_cim_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgxx_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgxx_stencil_op_hcompute_cim_stencil_62_U749.out","bank_0.update_idx"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_cim_stencil_read_ctrl_vars","inner_bank_offsetlgxx_stencil_op_hcompute_cim_stencil_62_U749.d"],
          ["lgxx_stencil_op_hcompute_cim_stencil_62_ready_net.out","lgxx_stencil_Bank0_read_ctrl_fork.ready_in_lgxx_stencil_op_hcompute_cim_stencil_62"],
          ["self.rst_n","lgxx_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["lgxx_stencil_op_hcompute_cim_stencil_62_valid_net.in","lgxx_stencil_Bank0_read_ctrl_fork.valid_out_lgxx_stencil_op_hcompute_cim_stencil_62"],
          ["self.op_hcompute_cim_stencil_read.0","lgxx_stencil_op_hcompute_cim_stencil_62_net.out"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.ready_in_0","lgxx_stencil_op_hcompute_cim_stencil_62_ready_net.in"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.valid_in_0","lgxx_stencil_op_hcompute_cim_stencil_62_valid_net.out"],
          ["self.op_hcompute_cim_stencil_read_data_ready","op_hcompute_cim_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_cim_stencil_read_data_valid","op_hcompute_cim_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgxy_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgxy_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_write_wen","BitIn"],
          ["op_hcompute_lgxy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write_data_ready","Bit"],
          ["op_hcompute_lgxy_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgxy_stencil_clkwrk_dsa1_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_U794":{
            "modref":"global.aff__U783"
          },
          "lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgxy_stencil_clkwrk_dsa1_BANK_0"
          },
          "lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_ready_net":{
            "modref":"corebit.wire"
          },
          "lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgxy_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U780"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgxy_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgxy_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgxy_stencil_write_wen","bank_0.push_data_valid"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_net.in","bank_0.read_data"],
          ["lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_U794.out","bank_0.read_idx"],
          ["self.op_hcompute_lgxy_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_lgxy_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgxy_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_U794.out","bank_0.update_idx"],
          ["self.op_hcompute_lgxy_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_lgxy_stencil_1_read_ctrl_vars","inner_bank_offsetlgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_U794.d"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_ready_net.out","lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.ready_in_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22"],
          ["self.rst_n","lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.rst_n"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_valid_net.in","lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.valid_out_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_0","lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_ready_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_0","lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_valid_net.out"],
          ["self.op_hcompute_lgxy_stencil_1_read_data_ready","op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgxy_stencil_1_read_data_valid","op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read_rready","Bit"],
          ["op_hcompute_cim_stencil_read_data_ready","BitIn"],
          ["op_hcompute_cim_stencil_read_data_valid","Bit"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgxy_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_lgxy_stencil_1_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgxy_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgxy_stencil_op_hcompute_cim_stencil_63_U779":{
            "modref":"global.aff__U768"
          },
          "lgxy_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgxy_stencil_BANK_0"
          },
          "lgxy_stencil_op_hcompute_cim_stencil_63_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgxy_stencil_op_hcompute_cim_stencil_63_ready_net":{
            "modref":"corebit.wire"
          },
          "lgxy_stencil_op_hcompute_cim_stencil_63_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_cim_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U765"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgxy_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgxy_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgxy_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["lgxy_stencil_op_hcompute_cim_stencil_63_net.in","bank_0.read_data"],
          ["lgxy_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgxy_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgxy_stencil_op_hcompute_cim_stencil_63_U779.out","bank_0.read_idx"],
          ["self.op_hcompute_cim_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgxy_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgxy_stencil_op_hcompute_cim_stencil_63_U779.out","bank_0.update_idx"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_cim_stencil_read_ctrl_vars","inner_bank_offsetlgxy_stencil_op_hcompute_cim_stencil_63_U779.d"],
          ["lgxy_stencil_op_hcompute_cim_stencil_63_ready_net.out","lgxy_stencil_Bank0_read_ctrl_fork.ready_in_lgxy_stencil_op_hcompute_cim_stencil_63"],
          ["self.rst_n","lgxy_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["lgxy_stencil_op_hcompute_cim_stencil_63_valid_net.in","lgxy_stencil_Bank0_read_ctrl_fork.valid_out_lgxy_stencil_op_hcompute_cim_stencil_63"],
          ["self.op_hcompute_cim_stencil_read.0","lgxy_stencil_op_hcompute_cim_stencil_63_net.out"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.ready_in_0","lgxy_stencil_op_hcompute_cim_stencil_63_ready_net.in"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.valid_in_0","lgxy_stencil_op_hcompute_cim_stencil_63_valid_net.out"],
          ["self.op_hcompute_cim_stencil_read_data_ready","op_hcompute_cim_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_cim_stencil_read_data_valid","op_hcompute_cim_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgyy_stencil_clkwrk_dsa2_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgyy_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_write_wen","BitIn"],
          ["op_hcompute_lgyy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write_data_ready","Bit"],
          ["op_hcompute_lgyy_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgyy_stencil_clkwrk_dsa2_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_U824":{
            "modref":"global.aff__U813"
          },
          "lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgyy_stencil_clkwrk_dsa2_BANK_0"
          },
          "lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_ready_net":{
            "modref":"corebit.wire"
          },
          "lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgyy_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U810"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgyy_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgyy_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgyy_stencil_write_wen","bank_0.push_data_valid"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_net.in","bank_0.read_data"],
          ["lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_U824.out","bank_0.read_idx"],
          ["self.op_hcompute_lgyy_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_lgyy_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgyy_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_U824.out","bank_0.update_idx"],
          ["self.op_hcompute_lgyy_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_lgyy_stencil_1_read_ctrl_vars","inner_bank_offsetlgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_U824.d"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_ready_net.out","lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.ready_in_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10"],
          ["self.rst_n","lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.rst_n"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_valid_net.in","lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.valid_out_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_0","lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_ready_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_0","lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_valid_net.out"],
          ["self.op_hcompute_lgyy_stencil_1_read_data_ready","op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgyy_stencil_1_read_data_valid","op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read_rready","Bit"],
          ["op_hcompute_cim_stencil_read_data_ready","BitIn"],
          ["op_hcompute_cim_stencil_read_data_valid","Bit"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgyy_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_lgyy_stencil_1_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgyy_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgyy_stencil_op_hcompute_cim_stencil_64_U809":{
            "modref":"global.aff__U798"
          },
          "lgyy_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgyy_stencil_BANK_0"
          },
          "lgyy_stencil_op_hcompute_cim_stencil_64_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgyy_stencil_op_hcompute_cim_stencil_64_ready_net":{
            "modref":"corebit.wire"
          },
          "lgyy_stencil_op_hcompute_cim_stencil_64_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_cim_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U795"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgyy_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgyy_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgyy_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["lgyy_stencil_op_hcompute_cim_stencil_64_net.in","bank_0.read_data"],
          ["lgyy_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgyy_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgyy_stencil_op_hcompute_cim_stencil_64_U809.out","bank_0.read_idx"],
          ["self.op_hcompute_cim_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgyy_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgyy_stencil_op_hcompute_cim_stencil_64_U809.out","bank_0.update_idx"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_cim_stencil_read_ctrl_vars","inner_bank_offsetlgyy_stencil_op_hcompute_cim_stencil_64_U809.d"],
          ["lgyy_stencil_op_hcompute_cim_stencil_64_ready_net.out","lgyy_stencil_Bank0_read_ctrl_fork.ready_in_lgyy_stencil_op_hcompute_cim_stencil_64"],
          ["self.rst_n","lgyy_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["lgyy_stencil_op_hcompute_cim_stencil_64_valid_net.in","lgyy_stencil_Bank0_read_ctrl_fork.valid_out_lgyy_stencil_op_hcompute_cim_stencil_64"],
          ["self.op_hcompute_cim_stencil_read.0","lgyy_stencil_op_hcompute_cim_stencil_64_net.out"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.ready_in_0","lgyy_stencil_op_hcompute_cim_stencil_64_ready_net.in"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.valid_in_0","lgyy_stencil_op_hcompute_cim_stencil_64_valid_net.out"],
          ["self.op_hcompute_cim_stencil_read_data_ready","op_hcompute_cim_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_cim_stencil_read_data_valid","op_hcompute_cim_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgxx_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lxx_stencil_write_wen","BitIn"],
          ["op_hcompute_lxx_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write_data_ready","Bit"],
          ["op_hcompute_lxx_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U1015":{
            "modref":"corebit.and"
          },
          "and_all__U1016":{
            "modref":"corebit.and"
          },
          "and_all__U1017":{
            "modref":"corebit.and"
          },
          "and_all__U1018":{
            "modref":"corebit.and"
          },
          "and_all__U941":{
            "modref":"corebit.and"
          },
          "and_all__U942":{
            "modref":"corebit.and"
          },
          "and_all__U978":{
            "modref":"corebit.and"
          },
          "and_all__U979":{
            "modref":"corebit.and"
          },
          "ctrl__U1000":{
            "modref":"global.affine_controller__U981"
          },
          "ctrl__U926":{
            "modref":"global.affine_controller__U907"
          },
          "ctrl__U963":{
            "modref":"global.affine_controller__U944"
          },
          "inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1012":{
            "modref":"global.aff__U1001"
          },
          "inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U938":{
            "modref":"global.aff__U927"
          },
          "inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U975":{
            "modref":"global.aff__U964"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_35_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_35_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_36_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_36_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U940"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_38_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_38_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_39_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_39_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U977"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_41_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_41_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1014"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_43_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_43_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgxx_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U825"
          },
          "row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxx_stencil_sr__U906"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxx_stencil_sr__U943"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxx_stencil_sr__U980"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U1013":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U939":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U976":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_41_ready_net.out","and_all__U1015.in0"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_ready_net.out","and_all__U1015.in1"],
          ["and_all__U1016.in0","and_all__U1015.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_43_ready_net.out","and_all__U1016.in1"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.ready_out","and_all__U1016.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.push_data_ready","and_all__U1017.in0"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.push_data_ready","and_all__U1017.in1"],
          ["and_all__U1018.in0","and_all__U1017.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.push_data_ready","and_all__U1018.in1"],
          ["self.op_hcompute_lxx_stencil_write_data_ready","and_all__U1018.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_35_ready_net.out","and_all__U941.in0"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_ready_net.out","and_all__U941.in1"],
          ["and_all__U942.in0","and_all__U941.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_36_ready_net.out","and_all__U942.in1"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.ready_out","and_all__U942.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_38_ready_net.out","and_all__U978.in0"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_ready_net.out","and_all__U978.in1"],
          ["and_all__U979.in0","and_all__U978.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_39_ready_net.out","and_all__U979.in1"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.ready_out","and_all__U979.out"],
          ["inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1012.d","ctrl__U1000.d"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_idx_ready","ctrl__U1000.ready"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_idx_valid","ctrl__U1000.valid"],
          ["inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U938.d","ctrl__U926.d"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_idx_ready","ctrl__U926.ready"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_idx_valid","ctrl__U926.valid"],
          ["inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U975.d","ctrl__U963.d"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_idx_ready","ctrl__U963.ready"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_idx_valid","ctrl__U963.valid"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_idx","inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1012.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_idx","inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U938.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_idx","inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U975.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.out_data.2","lxx_stencil_op_hcompute_lgxx_stencil_1_35_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","lxx_stencil_op_hcompute_lgxx_stencil_1_35_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_0","lxx_stencil_op_hcompute_lgxx_stencil_1_35_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_35_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_0","lxx_stencil_op_hcompute_lgxx_stencil_1_35_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.out_data.1","lxx_stencil_op_hcompute_lgxx_stencil_1_36_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.1","lxx_stencil_op_hcompute_lgxx_stencil_1_36_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_1","lxx_stencil_op_hcompute_lgxx_stencil_1_36_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_36_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_1","lxx_stencil_op_hcompute_lgxx_stencil_1_36_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.out_data.0","lxx_stencil_op_hcompute_lgxx_stencil_1_37_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.2","lxx_stencil_op_hcompute_lgxx_stencil_1_37_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_2","lxx_stencil_op_hcompute_lgxx_stencil_1_37_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.in_data"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_ready_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.ready_in"],
          ["self.rst_n","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.rst_n"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_valid_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.valid_in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_valid_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.valid_out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_data","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_net.in"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_data_ready","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_ready_net.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_data_valid","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_2","lxx_stencil_op_hcompute_lgxx_stencil_1_37_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.out_data.2","lxx_stencil_op_hcompute_lgxx_stencil_1_38_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.3","lxx_stencil_op_hcompute_lgxx_stencil_1_38_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_3","lxx_stencil_op_hcompute_lgxx_stencil_1_38_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_38_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_3","lxx_stencil_op_hcompute_lgxx_stencil_1_38_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.out_data.1","lxx_stencil_op_hcompute_lgxx_stencil_1_39_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.4","lxx_stencil_op_hcompute_lgxx_stencil_1_39_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_4","lxx_stencil_op_hcompute_lgxx_stencil_1_39_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_39_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_4","lxx_stencil_op_hcompute_lgxx_stencil_1_39_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.out_data.0","lxx_stencil_op_hcompute_lgxx_stencil_1_40_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.5","lxx_stencil_op_hcompute_lgxx_stencil_1_40_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_5","lxx_stencil_op_hcompute_lgxx_stencil_1_40_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.in_data"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_ready_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.ready_in"],
          ["self.rst_n","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.rst_n"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_valid_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.valid_in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_valid_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.valid_out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_data","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_net.in"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_data_ready","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_ready_net.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_data_valid","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_5","lxx_stencil_op_hcompute_lgxx_stencil_1_40_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.out_data.2","lxx_stencil_op_hcompute_lgxx_stencil_1_41_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.6","lxx_stencil_op_hcompute_lgxx_stencil_1_41_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_6","lxx_stencil_op_hcompute_lgxx_stencil_1_41_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_41_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_6","lxx_stencil_op_hcompute_lgxx_stencil_1_41_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.out_data.0","lxx_stencil_op_hcompute_lgxx_stencil_1_42_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.7","lxx_stencil_op_hcompute_lgxx_stencil_1_42_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_7","lxx_stencil_op_hcompute_lgxx_stencil_1_42_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.in_data"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_43_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.out_data.1"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_ready_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.ready_in"],
          ["self.rst_n","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.rst_n"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_valid_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.valid_in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_valid_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.valid_out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_43_valid_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.valid_out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_data","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_net.in"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_data_ready","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_ready_net.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_data_valid","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_7","lxx_stencil_op_hcompute_lgxx_stencil_1_42_valid_net.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.8","lxx_stencil_op_hcompute_lgxx_stencil_1_43_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_8","lxx_stencil_op_hcompute_lgxx_stencil_1_43_ready_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_8","lxx_stencil_op_hcompute_lgxx_stencil_1_43_valid_net.out"],
          ["self.op_hcompute_lgxx_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_lgxx_stencil_1_read_data_ready","op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgxx_stencil_1_read_data_valid","op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.nreset_i"],
          ["self.op_hcompute_lxx_stencil_write.0","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.push_data"],
          ["self.op_hcompute_lxx_stencil_write_data_valid","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.push_data_valid"],
          ["zero_cst_U939.out","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_will_update"],
          ["self.rst_n","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.nreset_i"],
          ["self.op_hcompute_lxx_stencil_write.0","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.push_data"],
          ["self.op_hcompute_lxx_stencil_write_data_valid","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.push_data_valid"],
          ["zero_cst_U976.out","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_will_update"],
          ["self.rst_n","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.nreset_i"],
          ["self.op_hcompute_lxx_stencil_write.0","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.push_data"],
          ["self.op_hcompute_lxx_stencil_write_data_valid","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.push_data_valid"],
          ["zero_cst_U1013.out","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_will_update"]
        ]
      },
      "lxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgxy_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_write_wen","BitIn"],
          ["op_hcompute_lxy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write_data_ready","Bit"],
          ["op_hcompute_lxy_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U1135":{
            "modref":"corebit.and"
          },
          "and_all__U1136":{
            "modref":"corebit.and"
          },
          "and_all__U1172":{
            "modref":"corebit.and"
          },
          "and_all__U1173":{
            "modref":"corebit.and"
          },
          "and_all__U1209":{
            "modref":"corebit.and"
          },
          "and_all__U1210":{
            "modref":"corebit.and"
          },
          "and_all__U1211":{
            "modref":"corebit.and"
          },
          "and_all__U1212":{
            "modref":"corebit.and"
          },
          "ctrl__U1120":{
            "modref":"global.affine_controller__U1101"
          },
          "ctrl__U1157":{
            "modref":"global.affine_controller__U1138"
          },
          "ctrl__U1194":{
            "modref":"global.affine_controller__U1175"
          },
          "inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1132":{
            "modref":"global.aff__U1121"
          },
          "inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1169":{
            "modref":"global.aff__U1158"
          },
          "inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1206":{
            "modref":"global.aff__U1195"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_23_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_23_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_24_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_24_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_24_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1134"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_26_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_26_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_27_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_27_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_27_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1171"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_29_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_29_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_29_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1208"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_31_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_31_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_31_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgxy_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1019"
          },
          "row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxy_stencil_sr__U1100"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxy_stencil_sr__U1137"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxy_stencil_sr__U1174"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U1133":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1170":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1207":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_23_ready_net.out","and_all__U1135.in0"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_ready_net.out","and_all__U1135.in1"],
          ["and_all__U1136.in0","and_all__U1135.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_24_ready_net.out","and_all__U1136.in1"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.ready_out","and_all__U1136.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_26_ready_net.out","and_all__U1172.in0"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_ready_net.out","and_all__U1172.in1"],
          ["and_all__U1173.in0","and_all__U1172.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_27_ready_net.out","and_all__U1173.in1"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.ready_out","and_all__U1173.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_29_ready_net.out","and_all__U1209.in0"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_ready_net.out","and_all__U1209.in1"],
          ["and_all__U1210.in0","and_all__U1209.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_31_ready_net.out","and_all__U1210.in1"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.ready_out","and_all__U1210.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.push_data_ready","and_all__U1211.in0"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.push_data_ready","and_all__U1211.in1"],
          ["and_all__U1212.in0","and_all__U1211.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.push_data_ready","and_all__U1212.in1"],
          ["self.op_hcompute_lxy_stencil_write_data_ready","and_all__U1212.out"],
          ["inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1132.d","ctrl__U1120.d"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_idx_ready","ctrl__U1120.ready"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_idx_valid","ctrl__U1120.valid"],
          ["inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1169.d","ctrl__U1157.d"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_idx_ready","ctrl__U1157.ready"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_idx_valid","ctrl__U1157.valid"],
          ["inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1206.d","ctrl__U1194.d"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_idx_ready","ctrl__U1194.ready"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_idx_valid","ctrl__U1194.valid"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_idx","inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1132.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_idx","inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1169.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_idx","inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1206.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.out_data.2","lxy_stencil_op_hcompute_lgxy_stencil_1_23_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","lxy_stencil_op_hcompute_lgxy_stencil_1_23_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_0","lxy_stencil_op_hcompute_lgxy_stencil_1_23_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_23_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_0","lxy_stencil_op_hcompute_lgxy_stencil_1_23_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.out_data.1","lxy_stencil_op_hcompute_lgxy_stencil_1_24_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.1","lxy_stencil_op_hcompute_lgxy_stencil_1_24_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_1","lxy_stencil_op_hcompute_lgxy_stencil_1_24_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_24_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_1","lxy_stencil_op_hcompute_lgxy_stencil_1_24_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.out_data.0","lxy_stencil_op_hcompute_lgxy_stencil_1_25_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.2","lxy_stencil_op_hcompute_lgxy_stencil_1_25_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_2","lxy_stencil_op_hcompute_lgxy_stencil_1_25_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.in_data"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_ready_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.ready_in"],
          ["self.rst_n","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.rst_n"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_valid_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.valid_in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_valid_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.valid_out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_data","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_net.in"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_data_ready","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_ready_net.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_data_valid","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_2","lxy_stencil_op_hcompute_lgxy_stencil_1_25_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.out_data.2","lxy_stencil_op_hcompute_lgxy_stencil_1_26_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.3","lxy_stencil_op_hcompute_lgxy_stencil_1_26_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_3","lxy_stencil_op_hcompute_lgxy_stencil_1_26_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_26_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_3","lxy_stencil_op_hcompute_lgxy_stencil_1_26_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.out_data.1","lxy_stencil_op_hcompute_lgxy_stencil_1_27_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.4","lxy_stencil_op_hcompute_lgxy_stencil_1_27_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_4","lxy_stencil_op_hcompute_lgxy_stencil_1_27_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_27_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_4","lxy_stencil_op_hcompute_lgxy_stencil_1_27_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.out_data.0","lxy_stencil_op_hcompute_lgxy_stencil_1_28_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.5","lxy_stencil_op_hcompute_lgxy_stencil_1_28_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_5","lxy_stencil_op_hcompute_lgxy_stencil_1_28_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.in_data"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_ready_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.ready_in"],
          ["self.rst_n","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.rst_n"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_valid_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.valid_in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_valid_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.valid_out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_data","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_net.in"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_data_ready","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_ready_net.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_data_valid","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_5","lxy_stencil_op_hcompute_lgxy_stencil_1_28_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.out_data.2","lxy_stencil_op_hcompute_lgxy_stencil_1_29_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.6","lxy_stencil_op_hcompute_lgxy_stencil_1_29_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_6","lxy_stencil_op_hcompute_lgxy_stencil_1_29_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_29_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_6","lxy_stencil_op_hcompute_lgxy_stencil_1_29_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.out_data.0","lxy_stencil_op_hcompute_lgxy_stencil_1_30_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.7","lxy_stencil_op_hcompute_lgxy_stencil_1_30_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_7","lxy_stencil_op_hcompute_lgxy_stencil_1_30_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.in_data"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_31_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.out_data.1"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_ready_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.ready_in"],
          ["self.rst_n","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.rst_n"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_valid_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.valid_in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_valid_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.valid_out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_31_valid_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.valid_out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_data","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_net.in"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_data_ready","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_ready_net.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_data_valid","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_7","lxy_stencil_op_hcompute_lgxy_stencil_1_30_valid_net.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.8","lxy_stencil_op_hcompute_lgxy_stencil_1_31_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_8","lxy_stencil_op_hcompute_lgxy_stencil_1_31_ready_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_8","lxy_stencil_op_hcompute_lgxy_stencil_1_31_valid_net.out"],
          ["self.op_hcompute_lgxy_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_lgxy_stencil_1_read_data_ready","op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgxy_stencil_1_read_data_valid","op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.nreset_i"],
          ["self.op_hcompute_lxy_stencil_write.0","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.push_data"],
          ["self.op_hcompute_lxy_stencil_write_data_valid","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.push_data_valid"],
          ["zero_cst_U1133.out","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_will_update"],
          ["self.rst_n","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.nreset_i"],
          ["self.op_hcompute_lxy_stencil_write.0","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.push_data"],
          ["self.op_hcompute_lxy_stencil_write_data_valid","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.push_data_valid"],
          ["zero_cst_U1170.out","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_will_update"],
          ["self.rst_n","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.nreset_i"],
          ["self.op_hcompute_lxy_stencil_write.0","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.push_data"],
          ["self.op_hcompute_lxy_stencil_write_data_valid","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.push_data_valid"],
          ["zero_cst_U1207.out","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_will_update"]
        ]
      },
      "lyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgyy_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_write_wen","BitIn"],
          ["op_hcompute_lyy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write_data_ready","Bit"],
          ["op_hcompute_lyy_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U1329":{
            "modref":"corebit.and"
          },
          "and_all__U1330":{
            "modref":"corebit.and"
          },
          "and_all__U1366":{
            "modref":"corebit.and"
          },
          "and_all__U1367":{
            "modref":"corebit.and"
          },
          "and_all__U1403":{
            "modref":"corebit.and"
          },
          "and_all__U1404":{
            "modref":"corebit.and"
          },
          "and_all__U1405":{
            "modref":"corebit.and"
          },
          "and_all__U1406":{
            "modref":"corebit.and"
          },
          "ctrl__U1314":{
            "modref":"global.affine_controller__U1295"
          },
          "ctrl__U1351":{
            "modref":"global.affine_controller__U1332"
          },
          "ctrl__U1388":{
            "modref":"global.affine_controller__U1369"
          },
          "inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1326":{
            "modref":"global.aff__U1315"
          },
          "inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1363":{
            "modref":"global.aff__U1352"
          },
          "inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1400":{
            "modref":"global.aff__U1389"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_11_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_11_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_12_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_12_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1328"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_14_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_14_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_15_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_15_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1365"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_17_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_17_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1402"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_19_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_19_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgyy_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1213"
          },
          "row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lyy_stencil_sr__U1294"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lyy_stencil_sr__U1331"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lyy_stencil_sr__U1368"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U1327":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1364":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1401":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_ready_net.out","and_all__U1329.in0"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_11_ready_net.out","and_all__U1329.in1"],
          ["and_all__U1330.in0","and_all__U1329.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_12_ready_net.out","and_all__U1330.in1"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.ready_out","and_all__U1330.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_ready_net.out","and_all__U1366.in0"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_14_ready_net.out","and_all__U1366.in1"],
          ["and_all__U1367.in0","and_all__U1366.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_15_ready_net.out","and_all__U1367.in1"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.ready_out","and_all__U1367.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_17_ready_net.out","and_all__U1403.in0"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_ready_net.out","and_all__U1403.in1"],
          ["and_all__U1404.in0","and_all__U1403.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_19_ready_net.out","and_all__U1404.in1"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.ready_out","and_all__U1404.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.push_data_ready","and_all__U1405.in0"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.push_data_ready","and_all__U1405.in1"],
          ["and_all__U1406.in0","and_all__U1405.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.push_data_ready","and_all__U1406.in1"],
          ["self.op_hcompute_lyy_stencil_write_data_ready","and_all__U1406.out"],
          ["inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1326.d","ctrl__U1314.d"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_idx_ready","ctrl__U1314.ready"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_idx_valid","ctrl__U1314.valid"],
          ["inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1363.d","ctrl__U1351.d"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_idx_ready","ctrl__U1351.ready"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_idx_valid","ctrl__U1351.valid"],
          ["inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1400.d","ctrl__U1388.d"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_idx_ready","ctrl__U1388.ready"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_idx_valid","ctrl__U1388.valid"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_idx","inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1326.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_idx","inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1363.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_idx","inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1400.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.out_data.2","lyy_stencil_op_hcompute_lgyy_stencil_1_11_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","lyy_stencil_op_hcompute_lgyy_stencil_1_11_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_0","lyy_stencil_op_hcompute_lgyy_stencil_1_11_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_11_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_0","lyy_stencil_op_hcompute_lgyy_stencil_1_11_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.out_data.1","lyy_stencil_op_hcompute_lgyy_stencil_1_12_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.1","lyy_stencil_op_hcompute_lgyy_stencil_1_12_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_1","lyy_stencil_op_hcompute_lgyy_stencil_1_12_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_12_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_1","lyy_stencil_op_hcompute_lgyy_stencil_1_12_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.out_data.0","lyy_stencil_op_hcompute_lgyy_stencil_1_13_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.2","lyy_stencil_op_hcompute_lgyy_stencil_1_13_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_2","lyy_stencil_op_hcompute_lgyy_stencil_1_13_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.in_data"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_ready_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.ready_in"],
          ["self.rst_n","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.rst_n"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_valid_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.valid_in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_valid_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.valid_out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_data","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_net.in"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_data_ready","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_ready_net.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_data_valid","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_2","lyy_stencil_op_hcompute_lgyy_stencil_1_13_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.out_data.2","lyy_stencil_op_hcompute_lgyy_stencil_1_14_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.3","lyy_stencil_op_hcompute_lgyy_stencil_1_14_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_3","lyy_stencil_op_hcompute_lgyy_stencil_1_14_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_14_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_3","lyy_stencil_op_hcompute_lgyy_stencil_1_14_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.out_data.1","lyy_stencil_op_hcompute_lgyy_stencil_1_15_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.4","lyy_stencil_op_hcompute_lgyy_stencil_1_15_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_4","lyy_stencil_op_hcompute_lgyy_stencil_1_15_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_15_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_4","lyy_stencil_op_hcompute_lgyy_stencil_1_15_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.out_data.0","lyy_stencil_op_hcompute_lgyy_stencil_1_16_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.5","lyy_stencil_op_hcompute_lgyy_stencil_1_16_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_5","lyy_stencil_op_hcompute_lgyy_stencil_1_16_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.in_data"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_ready_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.ready_in"],
          ["self.rst_n","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.rst_n"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_valid_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.valid_in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_valid_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.valid_out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_data","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_net.in"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_data_ready","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_ready_net.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_data_valid","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_5","lyy_stencil_op_hcompute_lgyy_stencil_1_16_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.out_data.2","lyy_stencil_op_hcompute_lgyy_stencil_1_17_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.6","lyy_stencil_op_hcompute_lgyy_stencil_1_17_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_6","lyy_stencil_op_hcompute_lgyy_stencil_1_17_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_17_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_6","lyy_stencil_op_hcompute_lgyy_stencil_1_17_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.out_data.0","lyy_stencil_op_hcompute_lgyy_stencil_1_18_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.7","lyy_stencil_op_hcompute_lgyy_stencil_1_18_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_7","lyy_stencil_op_hcompute_lgyy_stencil_1_18_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.in_data"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_19_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.out_data.1"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_ready_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.ready_in"],
          ["self.rst_n","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.rst_n"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_valid_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.valid_in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_valid_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.valid_out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_19_valid_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.valid_out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_data","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_net.in"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_data_ready","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_ready_net.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_data_valid","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_7","lyy_stencil_op_hcompute_lgyy_stencil_1_18_valid_net.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.8","lyy_stencil_op_hcompute_lgyy_stencil_1_19_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_8","lyy_stencil_op_hcompute_lgyy_stencil_1_19_ready_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_8","lyy_stencil_op_hcompute_lgyy_stencil_1_19_valid_net.out"],
          ["self.op_hcompute_lgyy_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_lgyy_stencil_1_read_data_ready","op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgyy_stencil_1_read_data_valid","op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.nreset_i"],
          ["self.op_hcompute_lyy_stencil_write.0","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.push_data"],
          ["self.op_hcompute_lyy_stencil_write_data_valid","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.push_data_valid"],
          ["zero_cst_U1327.out","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_will_update"],
          ["self.rst_n","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.nreset_i"],
          ["self.op_hcompute_lyy_stencil_write.0","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.push_data"],
          ["self.op_hcompute_lyy_stencil_write_data_valid","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.push_data_valid"],
          ["zero_cst_U1364.out","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_will_update"],
          ["self.rst_n","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.nreset_i"],
          ["self.op_hcompute_lyy_stencil_write.0","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.push_data"],
          ["self.op_hcompute_lyy_stencil_write_data_valid","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.push_data_valid"],
          ["zero_cst_U1401.out","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_will_update"]
        ]
      },
      "op_hcompute_cim_output_stencil_exe_start_control_vars_pt__U413":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_exe_start_pt__U412":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_read_ready_pt__U409":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_read_start_control_vars_pt__U411":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_read_start_pt__U410":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_write_start_control_vars_pt__U415":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_write_start_pt__U414":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_exe_start_control_vars_pt__U387":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_exe_start_pt__U386":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_read_ready_pt__U383":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_read_start_control_vars_pt__U385":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_read_start_pt__U384":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_write_start_control_vars_pt__U389":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_write_start_pt__U388":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_exe_start_control_vars_pt__U101":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_exe_start_pt__U100":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_read_ready_pt__U97":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_read_start_control_vars_pt__U99":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_read_start_pt__U98":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_write_start_control_vars_pt__U103":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_write_start_pt__U102":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_exe_start_control_vars_pt__U205":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_exe_start_pt__U204":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_read_ready_pt__U201":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_read_start_control_vars_pt__U203":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_read_start_pt__U202":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_write_start_control_vars_pt__U207":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_write_start_pt__U206":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U439":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U438":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U435":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U437":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U436":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U441":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U440":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_exe_start_control_vars_pt__U179":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_exe_start_pt__U178":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_read_ready_pt__U175":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_read_start_control_vars_pt__U177":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_read_start_pt__U176":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_write_start_control_vars_pt__U181":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_write_start_pt__U180":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_exe_start_control_vars_pt__U153":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_exe_start_pt__U152":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_read_ready_pt__U149":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_read_start_control_vars_pt__U151":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_read_start_pt__U150":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_write_start_control_vars_pt__U155":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_write_start_pt__U154":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_exe_start_control_vars_pt__U283":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_exe_start_pt__U282":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_read_ready_pt__U279":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_read_start_control_vars_pt__U281":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_read_start_pt__U280":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_write_start_control_vars_pt__U285":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_write_start_pt__U284":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_exe_start_control_vars_pt__U257":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_exe_start_pt__U256":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_read_ready_pt__U253":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_read_start_control_vars_pt__U255":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_read_start_pt__U254":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_write_start_control_vars_pt__U259":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_write_start_pt__U258":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_exe_start_control_vars_pt__U361":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_exe_start_pt__U360":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_read_ready_pt__U357":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_read_start_control_vars_pt__U359":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_read_start_pt__U358":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_write_start_control_vars_pt__U363":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_write_start_pt__U362":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_exe_start_control_vars_pt__U335":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_exe_start_pt__U334":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_read_ready_pt__U331":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_read_start_control_vars_pt__U333":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_read_start_pt__U332":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_write_start_control_vars_pt__U337":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_write_start_pt__U336":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_exe_start_control_vars_pt__U127":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_exe_start_pt__U126":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_read_ready_pt__U123":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_read_start_control_vars_pt__U125":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_read_start_pt__U124":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_write_start_control_vars_pt__U129":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_write_start_pt__U128":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_exe_start_control_vars_pt__U231":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_exe_start_pt__U230":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_read_ready_pt__U227":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_read_start_control_vars_pt__U229":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_read_start_pt__U228":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_write_start_control_vars_pt__U233":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_write_start_pt__U232":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_exe_start_control_vars_pt__U309":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_exe_start_pt__U308":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_read_ready_pt__U305":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_read_start_control_vars_pt__U307":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_read_start_pt__U306":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_write_start_control_vars_pt__U311":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_write_start_pt__U310":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars_pt__U75":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U74":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_ready_pt__U71":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_start_control_vars_pt__U73":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U72":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars_pt__U77":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U76":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "padded16_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_grad_x_stencil_read_ren","BitIn"],
          ["op_hcompute_grad_x_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_read_rready","Bit"],
          ["op_hcompute_grad_x_stencil_read_data_ready","BitIn"],
          ["op_hcompute_grad_x_stencil_read_data_valid","Bit"],
          ["op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_y_stencil_read_ren","BitIn"],
          ["op_hcompute_grad_y_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_read_rready","Bit"],
          ["op_hcompute_grad_y_stencil_read_data_ready","BitIn"],
          ["op_hcompute_grad_y_stencil_read_data_valid","Bit"],
          ["op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U1514":{
            "modref":"corebit.and"
          },
          "and_all__U1515":{
            "modref":"corebit.and"
          },
          "and_all__U1516":{
            "modref":"corebit.and"
          },
          "and_all__U1517":{
            "modref":"corebit.and"
          },
          "and_all__U1553":{
            "modref":"corebit.and"
          },
          "and_all__U1554":{
            "modref":"corebit.and"
          },
          "and_all__U1555":{
            "modref":"corebit.and"
          },
          "and_all__U1556":{
            "modref":"corebit.and"
          },
          "and_all__U1592":{
            "modref":"corebit.and"
          },
          "and_all__U1593":{
            "modref":"corebit.and"
          },
          "and_all__U1594":{
            "modref":"corebit.and"
          },
          "ctrl__U1499":{
            "modref":"global.affine_controller__U1480"
          },
          "ctrl__U1538":{
            "modref":"global.affine_controller__U1519"
          },
          "ctrl__U1577":{
            "modref":"global.affine_controller__U1558"
          },
          "inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1511":{
            "modref":"global.aff__U1500"
          },
          "inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1550":{
            "modref":"global.aff__U1539"
          },
          "inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1589":{
            "modref":"global.aff__U1578"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_grad_x_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1407"
          },
          "op_hcompute_grad_y_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1443"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1513"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1552"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1591"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_valid_net":{
            "modref":"corebit.wire"
          },
          "row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","padded16_global_wrapper_stencil_sr__U1479"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","padded16_global_wrapper_stencil_sr__U1518"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","padded16_global_wrapper_stencil_sr__U1557"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U1512":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1551":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1590":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_ready_net.out","and_all__U1514.in0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_ready_net.out","and_all__U1514.in1"],
          ["and_all__U1515.in0","and_all__U1514.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_ready_net.out","and_all__U1515.in1"],
          ["and_all__U1516.in0","and_all__U1515.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_ready_net.out","and_all__U1516.in1"],
          ["and_all__U1517.in0","and_all__U1516.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_ready_net.out","and_all__U1517.in1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.ready_out","and_all__U1517.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_ready_net.out","and_all__U1553.in0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_ready_net.out","and_all__U1553.in1"],
          ["and_all__U1554.in0","and_all__U1553.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_ready_net.out","and_all__U1554.in1"],
          ["and_all__U1555.in0","and_all__U1554.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_ready_net.out","and_all__U1555.in1"],
          ["and_all__U1556.in0","and_all__U1555.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_ready_net.out","and_all__U1556.in1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.ready_out","and_all__U1556.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_ready_net.out","and_all__U1592.in0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_ready_net.out","and_all__U1592.in1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.ready_out","and_all__U1592.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.push_data_ready","and_all__U1593.in0"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.push_data_ready","and_all__U1593.in1"],
          ["and_all__U1594.in0","and_all__U1593.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.push_data_ready","and_all__U1594.in1"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write_data_ready","and_all__U1594.out"],
          ["inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1511.d","ctrl__U1499.d"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_idx_ready","ctrl__U1499.ready"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_idx_valid","ctrl__U1499.valid"],
          ["inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1550.d","ctrl__U1538.d"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_idx_ready","ctrl__U1538.ready"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_idx_valid","ctrl__U1538.valid"],
          ["inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1589.d","ctrl__U1577.d"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_idx_ready","ctrl__U1577.ready"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_idx_valid","ctrl__U1577.valid"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_idx","inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1511.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_idx","inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1550.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_idx","inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1589.out"],
          ["self.op_hcompute_grad_x_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_grad_y_stencil_read_rready","one_cst.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_3"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_4"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_5"],
          ["self.op_hcompute_grad_x_stencil_read_data_ready","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_out_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_3"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_4"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_5"],
          ["self.op_hcompute_grad_x_stencil_read_data_valid","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_out_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_3"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_4"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_5"],
          ["self.op_hcompute_grad_y_stencil_read_data_ready","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_out_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_3"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_4"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_5"],
          ["self.op_hcompute_grad_y_stencil_read_data_valid","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_out_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.0","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_net.in"],
          ["self.op_hcompute_grad_x_stencil_read.0","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_net.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.in_data"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_ready_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.ready_in"],
          ["self.rst_n","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.rst_n"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_valid_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_data","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_net.in"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_data_ready","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_ready_net.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_data_valid","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_valid_net.in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.0","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_net.in"],
          ["self.op_hcompute_grad_x_stencil_read.1","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_net.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.in_data"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_ready_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.ready_in"],
          ["self.rst_n","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.rst_n"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_valid_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_data","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_net.in"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_data_ready","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_ready_net.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_data_valid","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_valid_net.in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.out_data.0","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_net.in"],
          ["self.op_hcompute_grad_x_stencil_read.2","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_net.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.in_data"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_ready_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.ready_in"],
          ["self.rst_n","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.rst_n"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_valid_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.valid_in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.valid_out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_data","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_net.in"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_data_ready","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_ready_net.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_data_valid","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_valid_net.in"],
          ["self.op_hcompute_grad_x_stencil_read.3","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_net.out"],
          ["self.op_hcompute_grad_x_stencil_read.4","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_net.out"],
          ["self.op_hcompute_grad_x_stencil_read.5","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.0","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.1","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.2","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.3","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.4","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.5","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_net.out"],
          ["self.rst_n","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.nreset_i"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.push_data"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write_data_valid","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.push_data_valid"],
          ["zero_cst_U1512.out","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_will_update"],
          ["self.rst_n","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.nreset_i"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.push_data"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write_data_valid","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.push_data_valid"],
          ["zero_cst_U1551.out","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_will_update"],
          ["self.rst_n","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.nreset_i"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.push_data"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write_data_valid","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.push_data_valid"],
          ["zero_cst_U1590.out","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_will_update"]
        ]
      },
      "ready_and_mod_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["ready_in_cim_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_cim_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["ready_in_lgxx_stencil","BitIn"],
          ["ready_in_lgxy_stencil","BitIn"],
          ["ready_in_lgyy_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1602":{
            "modref":"corebit.and"
          },
          "and_all__U1603":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_lgxx_stencil","and_all__U1602.in0"],
          ["self.ready_in_lgxy_stencil","and_all__U1602.in1"],
          ["and_all__U1603.in0","and_all__U1602.out"],
          ["self.ready_in_lgyy_stencil","and_all__U1603.in1"],
          ["self.ready_out","and_all__U1603.out"]
        ]
      },
      "ready_and_mod_op_hcompute_grad_x_stencil":{
        "type":["Record",[
          ["ready_in_padded16_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_padded16_global_wrapper_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_grad_y_stencil":{
        "type":["Record",[
          ["ready_in_padded16_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_padded16_global_wrapper_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_cim_output_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_cim_output_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1595":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U1595.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["ready_in_lgxx_stencil_clkwrk_dsa0","BitIn"],
          ["ready_in_lxx_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1596":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_lgxx_stencil_clkwrk_dsa0","and_all__U1596.in0"],
          ["self.ready_in_lxx_stencil","and_all__U1596.in1"],
          ["self.ready_out","and_all__U1596.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1598":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U1598.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["ready_in_lgxy_stencil_clkwrk_dsa1","BitIn"],
          ["ready_in_lxy_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1599":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_lgxy_stencil_clkwrk_dsa1","and_all__U1599.in0"],
          ["self.ready_in_lxy_stencil","and_all__U1599.in1"],
          ["self.ready_out","and_all__U1599.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1600":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U1600.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["ready_in_lgyy_stencil_clkwrk_dsa2","BitIn"],
          ["ready_in_lyy_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1601":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_lgyy_stencil_clkwrk_dsa2","and_all__U1601.in0"],
          ["self.ready_in_lyy_stencil","and_all__U1601.in1"],
          ["self.ready_out","and_all__U1601.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["ready_in_grad_x_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_grad_x_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["ready_in_grad_x_stencil","BitIn"],
          ["ready_in_grad_y_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1597":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_grad_x_stencil","and_all__U1597.in0"],
          ["self.ready_in_grad_y_stencil","and_all__U1597.in1"],
          ["self.ready_out","and_all__U1597.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["ready_in_grad_y_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_grad_y_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_padded16_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_padded16_stencil"]
        ]
      },
      "update_drain_fork_mod_cim_output_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_cim_output_stencil_op_hcompute_hw_output_stencil_46","BitIn"],
          ["valid_out_cim_output_stencil_op_hcompute_hw_output_stencil_46","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_cim_output_stencil_op_hcompute_hw_output_stencil_46"],
          ["self.valid_out_cim_output_stencil_op_hcompute_hw_output_stencil_46","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgxx_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_lgxx_stencil_op_hcompute_cim_stencil_62","BitIn"],
          ["valid_out_lgxx_stencil_op_hcompute_cim_stencil_62","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgxx_stencil_op_hcompute_cim_stencil_62"],
          ["self.valid_out_lgxx_stencil_op_hcompute_cim_stencil_62","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgxx_stencil_clkwrk_dsa0_BANK_0":{
        "type":["Record",[
          ["ready_in_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34","BitIn"],
          ["valid_out_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34"],
          ["self.valid_out_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgxy_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_lgxy_stencil_op_hcompute_cim_stencil_63","BitIn"],
          ["valid_out_lgxy_stencil_op_hcompute_cim_stencil_63","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgxy_stencil_op_hcompute_cim_stencil_63"],
          ["self.valid_out_lgxy_stencil_op_hcompute_cim_stencil_63","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgxy_stencil_clkwrk_dsa1_BANK_0":{
        "type":["Record",[
          ["ready_in_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22","BitIn"],
          ["valid_out_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22"],
          ["self.valid_out_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgyy_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_lgyy_stencil_op_hcompute_cim_stencil_64","BitIn"],
          ["valid_out_lgyy_stencil_op_hcompute_cim_stencil_64","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgyy_stencil_op_hcompute_cim_stencil_64"],
          ["self.valid_out_lgyy_stencil_op_hcompute_cim_stencil_64","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgyy_stencil_clkwrk_dsa2_BANK_0":{
        "type":["Record",[
          ["ready_in_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10","BitIn"],
          ["valid_out_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10"],
          ["self.valid_out_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10","self.valid_in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
