{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 21:38:06 2021 " "Info: Processing started: Thu Nov 18 21:38:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1616 -c 1616 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 1616 -c 1616" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dot_matrix1.v(21) " "Warning (10268): Verilog HDL information at dot_matrix1.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dot_matrix1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_matrix1 " "Info: Found entity 1: dot_matrix1" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "D:/FPGA/1616/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1616.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 1616.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1616 " "Info: Found entity 1: 1616" {  } { { "1616.bdf" "" { Schematic "D:/FPGA/1616/1616.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dot_matrix1 " "Info: Elaborating entity \"dot_matrix1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dot_matrix1.v(32) " "Warning (10230): Verilog HDL assignment warning at dot_matrix1.v(32): truncated value with size 32 to match size of target (2)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dot_matrix1.v(41) " "Warning (10230): Verilog HDL assignment warning at dot_matrix1.v(41): truncated value with size 32 to match size of target (4)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt4 dot_matrix1.v(49) " "Warning (10235): Verilog HDL Always Construct warning at dot_matrix1.v(49): variable \"cnt4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt4 dot_matrix1.v(70) " "Warning (10235): Verilog HDL Always Construct warning at dot_matrix1.v(70): variable \"cnt4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt4 dot_matrix1.v(91) " "Warning (10235): Verilog HDL Always Construct warning at dot_matrix1.v(91): variable \"cnt4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt4 dot_matrix1.v(112) " "Warning (10235): Verilog HDL Always Construct warning at dot_matrix1.v(112): variable \"cnt4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row dot_matrix1.v(45) " "Warning (10240): Verilog HDL Always Construct warning at dot_matrix1.v(45): inferring latch(es) for variable \"row\", which holds its previous value in one or more paths through the always construct" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[0\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[1\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[2\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[3\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[4\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[5\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[6\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[7\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[8\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[8\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[9\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[9\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[10\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[10\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[11\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[11\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[12\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[12\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[13\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[13\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[14\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[14\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[15\] dot_matrix1.v(45) " "Info (10041): Inferred latch for \"row\[15\]\" at dot_matrix1.v(45)" {  } { { "dot_matrix1.v" "" { Text "D:/FPGA/1616/dot_matrix1.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/1616/1616.map.smsg " "Info: Generated suppressed messages file D:/FPGA/1616/1616.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Info: Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Info: Implemented 192 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 21:38:09 2021 " "Info: Processing ended: Thu Nov 18 21:38:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
