Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot Conv_comp_sim_behav --prj H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.sim/sim_1/behav/Conv_comp_sim.prj xil_defaultlib.Conv_comp_sim 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sources_1/imports/lab6sources/memutils.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sources_1/new/SUMRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sources_1/new/Accumulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sources_1/new/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sources_1/new/Convolutor.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sources_1/new/TopLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sources_1/imports/project_9/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sim_1/imports/new/Conv_comp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_8/proj_8/proj_8.srcs/sim_1/new/Reg_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.mem_utils
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.Accumulator [accumulator_default]
Compiling architecture behavioral of entity xil_defaultlib.SUMRegister [sumregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Convolutor [convolutor_default]
Compiling architecture behavioral of entity xil_defaultlib.conv_comp_sim
Built simulation snapshot Conv_comp_sim_behav
