
# CHUN-WEI HSU  Ë®±‰øäÂÅâ  

üìû +886 987866696  
üìß [a0987866696@gmail.com](mailto:a0987866696@gmail.com)  

---

## Education  

**National Central University, Taoyuan, Taiwan**  
_Master of Science in Computer Science and Information Engineering_  
*Sep. 2023 - Present*  
GPA  4.2 /4.3

**Chung Yuan Christian University, Taoyuan, Taiwan**  
_Bachelor of Science in Information and Computer Engineering_  
*Sep. 2019 - Jun. 2023*  
GPA  3.9 /4.0

---

## Technical Skills  

### Programming Languages  
C/C++„ÄÅJava„ÄÅPython„ÄÅVerilog„ÄÅARM Assembly Language„ÄÅMIPS  

### Machine Learning  
- **Architecture**: Pytorch„ÄÅTensorFlow  
- **Image Recognition**: ResNet„ÄÅDeepLab„ÄÅSwin Transformer„ÄÅSegformer„ÄÅU-net  
- **Technology**: Semantic Segmentation„ÄÅImage Classification„ÄÅIncremental Learning  

---

## Research  

### **Non-continuous Image Stitching Problem Based on Deep Learning and Computer Vision Techniques**  [Link](https://drive.google.com/file/d/1QKWhET_Y3HBIk-cVLHMOqHQB3q_I_bxq/view?usp=sharing)  
*Undergraduate Capstone Project ‚Äì Funded by the Ministry of Science and Technology (MOST)*  

### **Incremental Scene Classification Using Dual Knowledge Distillation and Classifier Discrepancy on Natural and Remote Sensing Images**  [Link](https://www.mdpi.com/2079-9292/13/3/583)  
*Graduate research ‚Äì Participated in partial experiments and methodology*  

---

## Project  

### [**Linux - System Call**](Linux-Project/Project2)  
Write a new system call `int my_set_process_priority(int x)` so that a process P can use this new system call `my_set_process_priority(int x)` to set the priority of the process as `x` every time when a context switch (i.e., process switch) transfers CPU to process P.  

### [**OurScheme Interpreter**](PL-Project)  
Developed an OurScheme interpreter based on the Lisp dialect, implementing S-expression parsing, evaluation, variable binding, conditional statements, and error handling mechanisms.  

### [**5-stage Pipelined MIPS-Lite CPU**](CO_Project/Final)  
Designed and implemented a 5-stage pipelined CPU capable of executing 16 MIPS instructions (`add`, `sub`, `and`, `or`, `sll`, `slt`, `addiu`, `lw`, `sw`, `beq`, `j`, `jal`, `multu`, `mfhi`, `mflo`, `nop`) using Verilog HDL and simulated with Icarus Verilog.  
