// Seed: 4077926221
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output id_3,
    output logic id_4
);
  assign id_1 = 1'h0 ^ id_2;
  always @(posedge id_2 or posedge id_2) begin
    id_1 <= 1;
    id_1 = 1;
  end
  logic id_5;
endmodule
