Loading plugins phase: Elapsed time ==> 0s.828ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Fluke Z8 Emulator.cyprj -d CY8C4248AZI-L485 -s \\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.921ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Fluke Z8 Emulator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Fluke Z8 Emulator.cyprj -dcpsoc3 Fluke Z8 Emulator.v -verilog
======================================================================

======================================================================
Compiling:  Fluke Z8 Emulator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Fluke Z8 Emulator.cyprj -dcpsoc3 Fluke Z8 Emulator.v -verilog
======================================================================

======================================================================
Compiling:  Fluke Z8 Emulator.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Fluke Z8 Emulator.cyprj -dcpsoc3 -verilog Fluke Z8 Emulator.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Jul 07 15:08:05 2019


======================================================================
Compiling:  Fluke Z8 Emulator.v
Program  :   vpp
Options  :    -yv2 -q10 Fluke Z8 Emulator.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Jul 07 15:08:05 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file '\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Z8ExtBus\Z8ExtBus.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Fluke Z8 Emulator.ctl'.
Note:  Using config. rule 'CTRL1' to set csattribute 'placement_force' on 'CTRL1:'.
Note:  Using config. rule 'CTRL2' to set csattribute 'placement_force' on 'CTRL2:'.

vlogfe:  No errors.


======================================================================
Compiling:  Fluke Z8 Emulator.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Fluke Z8 Emulator.cyprj -dcpsoc3 -verilog Fluke Z8 Emulator.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Jul 07 15:08:05 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\codegentemp\Fluke Z8 Emulator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\codegentemp\Fluke Z8 Emulator.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Z8ExtBus\Z8ExtBus.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Fluke Z8 Emulator.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Fluke Z8 Emulator.cyprj -dcpsoc3 -verilog Fluke Z8 Emulator.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Jul 07 15:08:06 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\codegentemp\Fluke Z8 Emulator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\codegentemp\Fluke Z8 Emulator.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Z8ExtBus\Z8ExtBus.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_133
	Net_142
	Net_143
	Net_144
	Net_145
	Net_146
	Net_147
	Net_148
	Net_153


Deleted 13 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__XTAL1_net_0
Aliasing \PWM_1:Net_75\ to zero
Aliasing \PWM_1:Net_69\ to tmpOE__XTAL1_net_0
Aliasing \PWM_1:Net_66\ to zero
Aliasing \PWM_1:Net_82\ to zero
Aliasing \PWM_1:Net_72\ to zero
Aliasing \CTRL1:clk\ to zero
Aliasing \CTRL1:rst\ to zero
Aliasing \CTRL2:rst\ to zero
Aliasing tmpOE__P1_net_6 to tmpOE__P1_net_7
Aliasing tmpOE__P1_net_5 to tmpOE__P1_net_7
Aliasing tmpOE__P1_net_4 to tmpOE__P1_net_7
Aliasing tmpOE__P1_net_3 to tmpOE__P1_net_7
Aliasing tmpOE__P1_net_2 to tmpOE__P1_net_7
Aliasing tmpOE__P1_net_1 to tmpOE__P1_net_7
Aliasing tmpOE__P1_net_0 to tmpOE__P1_net_7
Aliasing tmpOE__DS_net_0 to tmpOE__XTAL1_net_0
Aliasing tmpOE__RW_net_0 to tmpOE__XTAL1_net_0
Aliasing tmpOE__AS_net_0 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P0_net_3 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P0_net_2 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P0_net_1 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P0_net_0 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P0H_net_3 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P0H_net_2 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P0H_net_1 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P0H_net_0 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P2_net_7 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P2_net_6 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P2_net_5 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P2_net_4 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P2_net_3 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P2_net_2 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P2_net_1 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P2_net_0 to tmpOE__XTAL1_net_0
Aliasing Net_128 to zero
Aliasing tmpOE__DM_net_0 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P35_net_0 to tmpOE__XTAL1_net_0
Aliasing Net_130 to zero
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:cts_wire\ to zero
Aliasing tmpOE__P31_net_0 to tmpOE__XTAL1_net_0
Aliasing tmpOE__P30_net_0 to tmpOE__XTAL1_net_0
Aliasing \Timer_1:Net_81\ to \CTRL2:clk\
Aliasing \Timer_1:Net_75\ to zero
Aliasing \Timer_1:Net_69\ to tmpOE__XTAL1_net_0
Aliasing \Timer_1:Net_66\ to zero
Aliasing \Timer_1:Net_82\ to zero
Aliasing \Timer_1:Net_72\ to zero
Aliasing tmpOE__P36_net_0 to tmpOE__XTAL1_net_0
Removing Lhs of wire one[9] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire \PWM_1:Net_81\[12] = clk_1[1]
Removing Lhs of wire \PWM_1:Net_75\[13] = zero[8]
Removing Lhs of wire \PWM_1:Net_69\[14] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire \PWM_1:Net_66\[15] = zero[8]
Removing Lhs of wire \PWM_1:Net_82\[16] = zero[8]
Removing Lhs of wire \PWM_1:Net_72\[17] = zero[8]
Removing Rhs of wire Net_114[23] = \Z8ExtBus_1:rw\[24]
Removing Rhs of wire Net_115[25] = \Z8ExtBus_1:as\[26]
Removing Rhs of wire Net_113[27] = \Z8ExtBus_1:ds\[28]
Removing Rhs of wire Net_86[29] = \Z8ExtBus_1:p1_oe\[30]
Removing Rhs of wire Net_105[31] = \Z8ExtBus_1:dvalid\[32]
Removing Rhs of wire Net_121[33] = \Z8ExtBus_1:dm\[34]
Removing Lhs of wire \Z8ExtBus_1:seta\[35] = control_15[36]
Removing Rhs of wire control_15[36] = \CTRL2:control_out_7\[112]
Removing Rhs of wire control_15[36] = \CTRL2:control_7\[121]
Removing Lhs of wire \Z8ExtBus_1:setd\[37] = control_14[38]
Removing Rhs of wire control_14[38] = \CTRL2:control_out_6\[113]
Removing Rhs of wire control_14[38] = \CTRL2:control_6\[122]
Removing Lhs of wire \Z8ExtBus_1:setdm\[39] = control_13[40]
Removing Rhs of wire control_13[40] = \CTRL2:control_out_5\[114]
Removing Rhs of wire control_13[40] = \CTRL2:control_5\[123]
Removing Lhs of wire \Z8ExtBus_1:setrw\[41] = control_12[42]
Removing Rhs of wire control_12[42] = \CTRL2:control_out_4\[115]
Removing Rhs of wire control_12[42] = \CTRL2:control_4\[124]
Removing Rhs of wire Net_87_7[43] = \Z8ExtBus_1:ad_7\[44]
Removing Rhs of wire Net_87_6[45] = \Z8ExtBus_1:ad_6\[46]
Removing Rhs of wire Net_87_5[47] = \Z8ExtBus_1:ad_5\[48]
Removing Rhs of wire Net_87_4[49] = \Z8ExtBus_1:ad_4\[50]
Removing Rhs of wire Net_87_3[51] = \Z8ExtBus_1:ad_3\[52]
Removing Rhs of wire Net_87_2[53] = \Z8ExtBus_1:ad_2\[54]
Removing Rhs of wire Net_87_1[55] = \Z8ExtBus_1:ad_1\[56]
Removing Rhs of wire Net_87_0[57] = \Z8ExtBus_1:ad_0\[58]
Removing Rhs of wire Net_117_3[59] = \Z8ExtBus_1:ad_11\[60]
Removing Rhs of wire Net_117_2[61] = \Z8ExtBus_1:ad_10\[62]
Removing Rhs of wire Net_117_1[63] = \Z8ExtBus_1:ad_9\[64]
Removing Rhs of wire Net_117_0[65] = \Z8ExtBus_1:ad_8\[66]
Removing Rhs of wire control_11[71] = \CTRL2:control_out_3\[116]
Removing Rhs of wire control_11[71] = \CTRL2:control_3\[125]
Removing Rhs of wire control_10[72] = \CTRL2:control_out_2\[117]
Removing Rhs of wire control_10[72] = \CTRL2:control_2\[126]
Removing Rhs of wire control_9[73] = \CTRL2:control_out_1\[118]
Removing Rhs of wire control_9[73] = \CTRL2:control_1\[127]
Removing Rhs of wire control_8[74] = \CTRL2:control_out_0\[119]
Removing Rhs of wire control_8[74] = \CTRL2:control_0\[128]
Removing Rhs of wire control_7[75] = \CTRL1:control_out_7\[93]
Removing Rhs of wire control_7[75] = \CTRL1:control_7\[102]
Removing Rhs of wire control_6[77] = \CTRL1:control_out_6\[94]
Removing Rhs of wire control_6[77] = \CTRL1:control_6\[103]
Removing Rhs of wire control_5[79] = \CTRL1:control_out_5\[95]
Removing Rhs of wire control_5[79] = \CTRL1:control_5\[104]
Removing Rhs of wire control_4[81] = \CTRL1:control_out_4\[96]
Removing Rhs of wire control_4[81] = \CTRL1:control_4\[105]
Removing Rhs of wire control_3[83] = \CTRL1:control_out_3\[97]
Removing Rhs of wire control_3[83] = \CTRL1:control_3\[106]
Removing Rhs of wire control_2[85] = \CTRL1:control_out_2\[98]
Removing Rhs of wire control_2[85] = \CTRL1:control_2\[107]
Removing Rhs of wire control_1[87] = \CTRL1:control_out_1\[99]
Removing Rhs of wire control_1[87] = \CTRL1:control_1\[108]
Removing Rhs of wire control_0[89] = \CTRL1:control_out_0\[100]
Removing Rhs of wire control_0[89] = \CTRL1:control_0\[109]
Removing Lhs of wire \CTRL1:clk\[91] = zero[8]
Removing Lhs of wire \CTRL1:rst\[92] = zero[8]
Removing Lhs of wire \CTRL2:clk\[110] = Net_112[67]
Removing Lhs of wire \CTRL2:rst\[111] = zero[8]
Removing Lhs of wire tmpOE__P1_net_7[130] = Net_86[29]
Removing Lhs of wire tmpOE__P1_net_6[131] = Net_86[29]
Removing Lhs of wire tmpOE__P1_net_5[132] = Net_86[29]
Removing Lhs of wire tmpOE__P1_net_4[133] = Net_86[29]
Removing Lhs of wire tmpOE__P1_net_3[134] = Net_86[29]
Removing Lhs of wire tmpOE__P1_net_2[135] = Net_86[29]
Removing Lhs of wire tmpOE__P1_net_1[136] = Net_86[29]
Removing Lhs of wire tmpOE__P1_net_0[137] = Net_86[29]
Removing Lhs of wire \DATA1:status_7\[156] = Net_98_7[138]
Removing Lhs of wire \DATA1:status_6\[157] = Net_98_6[139]
Removing Lhs of wire \DATA1:status_5\[158] = Net_98_5[140]
Removing Lhs of wire \DATA1:status_4\[159] = Net_98_4[141]
Removing Lhs of wire \DATA1:status_3\[160] = Net_98_3[142]
Removing Lhs of wire \DATA1:status_2\[161] = Net_98_2[143]
Removing Lhs of wire \DATA1:status_1\[162] = Net_98_1[144]
Removing Lhs of wire \DATA1:status_0\[163] = Net_98_0[145]
Removing Lhs of wire tmpOE__DS_net_0[167] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__RW_net_0[173] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__AS_net_0[179] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P0_net_3[185] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P0_net_2[186] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P0_net_1[187] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P0_net_0[188] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P0H_net_3[200] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P0H_net_2[201] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P0H_net_1[202] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P0H_net_0[203] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P2_net_7[215] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P2_net_6[216] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P2_net_5[217] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P2_net_4[218] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P2_net_3[219] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P2_net_2[220] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P2_net_1[221] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P2_net_0[222] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire Net_128[223] = zero[8]
Removing Lhs of wire tmpOE__DM_net_0[243] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P35_net_0[249] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire Net_130[250] = zero[8]
Removing Lhs of wire \UART:select_s_wire\[257] = zero[8]
Removing Lhs of wire \UART:rx_wire\[258] = Net_197[259]
Removing Lhs of wire \UART:Net_1170\[262] = \UART:Net_847\[256]
Removing Lhs of wire \UART:sclk_s_wire\[263] = zero[8]
Removing Lhs of wire \UART:mosi_s_wire\[264] = zero[8]
Removing Lhs of wire \UART:miso_m_wire\[265] = zero[8]
Removing Lhs of wire \UART:cts_wire\[268] = zero[8]
Removing Rhs of wire Net_227[293] = \UART:tx_wire\[271]
Removing Lhs of wire tmpOE__P31_net_0[296] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire tmpOE__P30_net_0[302] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire \Timer_1:Net_81\[307] = Net_112[67]
Removing Lhs of wire \Timer_1:Net_75\[308] = zero[8]
Removing Lhs of wire \Timer_1:Net_69\[309] = tmpOE__XTAL1_net_0[3]
Removing Lhs of wire \Timer_1:Net_66\[310] = zero[8]
Removing Lhs of wire \Timer_1:Net_82\[311] = zero[8]
Removing Lhs of wire \Timer_1:Net_72\[312] = zero[8]
Removing Lhs of wire tmpOE__P36_net_0[320] = tmpOE__XTAL1_net_0[3]

------------------------------------------------------
Aliased 0 equations, 121 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Fluke Z8 Emulator.cyprj" -dcpsoc3 "Fluke Z8 Emulator.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.672ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 07 July 2019 15:08:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace07\Fluke Z8 Emulator.cydsn\Fluke Z8 Emulator.cyprj -d CY8C4248AZI-L485 Fluke Z8 Emulator.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=clk_1_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_2'. Signal=Net_112_ff12
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=30, Signal=Net_112_digital
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_105:macrocell.q
        Effective Clock: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0
        Enable Signal: Net_105:macrocell.q
</CYPRESSTAG>
</CYPRESSTAG>
Info: plm.M0038: The pin named P1(0) at location P1[0] prevents usage of special purposes: TCPWM[2].line. (App=cydsfit)
Info: plm.M0038: The pin named P1(0) at location P1[0] prevents usage of special purposes: SCB[0].uart_rx. (App=cydsfit)
Info: plm.M0038: The pin named P1(0) at location P1[0] prevents usage of special purposes: SCB[0].i2c_scl. (App=cydsfit)
Info: plm.M0038: The pin named P1(0) at location P1[0] prevents usage of special purposes: SCB[0].spi_mosi. (App=cydsfit)
Info: plm.M0038: The pin named P1(1) at location P1[1] prevents usage of special purposes: TCPWM[2].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named P1(1) at location P1[1] prevents usage of special purposes: SCB[0].uart_tx. (App=cydsfit)
Info: plm.M0038: The pin named P1(1) at location P1[1] prevents usage of special purposes: SCB[0].i2c_sda. (App=cydsfit)
Info: plm.M0038: The pin named P1(1) at location P1[1] prevents usage of special purposes: SCB[0].spi_miso. (App=cydsfit)
Info: plm.M0038: The pin named P1(2) at location P1[2] prevents usage of special purposes: TCPWM[3].line. (App=cydsfit)
Info: plm.M0038: The pin named P1(2) at location P1[2] prevents usage of special purposes: SCB[0].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named P1(2) at location P1[2] prevents usage of special purposes: SCB[0].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named P1(3) at location P1[3] prevents usage of special purposes: TCPWM[3].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named P1(3) at location P1[3] prevents usage of special purposes: SCB[0].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named P1(3) at location P1[3] prevents usage of special purposes: SCB[0].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named P1(4) at location P1[4] prevents usage of special purposes: TCPWM[6].line. (App=cydsfit)
Info: plm.M0038: The pin named P1(4) at location P1[4] prevents usage of special purposes: SCB[0].spi_select[1]. (App=cydsfit)
Info: plm.M0038: The pin named P1(5) at location P1[5] prevents usage of special purposes: TCPWM[6].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named P1(5) at location P1[5] prevents usage of special purposes: SCB[0].spi_select[2]. (App=cydsfit)
Info: plm.M0038: The pin named P1(6) at location P1[6] prevents usage of special purposes: TCPWM[7].line. (App=cydsfit)
Info: plm.M0038: The pin named P1(6) at location P1[6] prevents usage of special purposes: SCB[0].spi_select[3]. (App=cydsfit)
Info: plm.M0038: The pin named P1(7) at location P1[7] prevents usage of special purposes: TCPWM[7].line_compl. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = XTAL1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => XTAL1(0)__PA ,
            pin_input => Net_32 ,
            pad => XTAL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(0)__PA ,
            oe => Net_86 ,
            pin_input => Net_87_0 ,
            fb => Net_98_0 ,
            pad => P1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(1)__PA ,
            oe => Net_86 ,
            pin_input => Net_87_1 ,
            fb => Net_98_1 ,
            pad => P1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(2)__PA ,
            oe => Net_86 ,
            pin_input => Net_87_2 ,
            fb => Net_98_2 ,
            pad => P1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(3)__PA ,
            oe => Net_86 ,
            pin_input => Net_87_3 ,
            fb => Net_98_3 ,
            pad => P1(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(4)__PA ,
            oe => Net_86 ,
            pin_input => Net_87_4 ,
            fb => Net_98_4 ,
            pad => P1(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(5)__PA ,
            oe => Net_86 ,
            pin_input => Net_87_5 ,
            fb => Net_98_5 ,
            pad => P1(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(6)__PA ,
            oe => Net_86 ,
            pin_input => Net_87_6 ,
            fb => Net_98_6 ,
            pad => P1(6)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(7)__PA ,
            oe => Net_86 ,
            pin_input => Net_87_7 ,
            fb => Net_98_7 ,
            pad => P1(7)_PAD );
        Properties:
        {
        }

    Pin : Name = DS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DS(0)__PA ,
            pin_input => Net_113 ,
            pad => DS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RW(0)__PA ,
            pin_input => Net_114 ,
            pad => RW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AS(0)__PA ,
            pin_input => Net_115 ,
            pad => AS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(0)__PA ,
            pin_input => Net_117_0 ,
            pad => P0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(1)__PA ,
            pin_input => Net_117_1 ,
            pad => P0(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(2)__PA ,
            pin_input => Net_117_2 ,
            pad => P0(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(3)__PA ,
            pin_input => Net_117_3 ,
            pad => P0(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P0H(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0H(0)__PA ,
            pad => P0H(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0H(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0H(1)__PA ,
            pad => P0H(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P0H(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0H(2)__PA ,
            pad => P0H(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P0H(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0H(3)__PA ,
            pad => P0H(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(0)__PA ,
            pad => P2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(1)__PA ,
            pad => P2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(2)__PA ,
            pad => P2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(3)__PA ,
            pad => P2(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(4)__PA ,
            pad => P2(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(5)__PA ,
            pad => P2(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(6)__PA ,
            pad => P2(6)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(7)__PA ,
            pad => P2(7)_PAD );
        Properties:
        {
        }

    Pin : Name = DM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DM(0)__PA ,
            pin_input => Net_121 ,
            pad => DM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P35(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P35(0)__PA ,
            pad => P35(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P31(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P31(0)__PA ,
            pin_input => Net_227 ,
            pad => P31(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P30(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P30(0)__PA ,
            fb => Net_197 ,
            pad => P30(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P36(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P36(0)__PA ,
            pin_input => Net_182 ,
            pad => P36(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_114, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_114 * control_15 * control_12 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\
            + !Net_114 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + Net_114 * control_15 * !control_12 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
        );
        Output = Net_114 (fanout=6)

    MacroCell: Name=Net_115, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_115 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_0\
            + Net_115 * control_15 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
        );
        Output = Net_115 (fanout=2)

    MacroCell: Name=Net_113, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_113 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\
            + Net_113 * !\Z8ExtBus_1:state_0\
            + control_15 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\
            + !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + \Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\ * 
              \Z8ExtBus_1:state_0\
        );
        Output = Net_113 (fanout=2)

    MacroCell: Name=Net_86, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_86 * control_15 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
            + Net_86 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + Net_86 * !\Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\ * 
              \Z8ExtBus_1:state_0\
        );
        Output = Net_86 (fanout=9)

    MacroCell: Name=Net_105, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_114 * Net_105 * \Z8ExtBus_1:state_2\ * 
              \Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
            + Net_114 * !Net_105 * \Z8ExtBus_1:state_2\ * 
              \Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
            + Net_105 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
        );
        Output = Net_105 (fanout=2)

    MacroCell: Name=Net_121, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_121 * control_15 * control_13 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\
            + !Net_121 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + Net_121 * control_15 * !control_13 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
        );
        Output = Net_121 (fanout=2)

    MacroCell: Name=Net_87_7, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_7 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_7
            + control_15 * Net_87_7 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_7
            + !Net_87_7 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_7\
            + Net_87_7 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_7\
        );
        Output = Net_87_7 (fanout=2)

    MacroCell: Name=Net_87_6, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_6 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_6
            + control_15 * Net_87_6 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_6
            + !Net_87_6 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_6\
            + Net_87_6 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_6\
        );
        Output = Net_87_6 (fanout=2)

    MacroCell: Name=Net_87_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_5 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_5
            + control_15 * Net_87_5 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_5
            + !Net_87_5 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_5\
            + Net_87_5 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_5\
        );
        Output = Net_87_5 (fanout=2)

    MacroCell: Name=Net_87_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_4 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_4
            + control_15 * Net_87_4 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_4
            + !Net_87_4 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_4\
            + Net_87_4 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_4\
        );
        Output = Net_87_4 (fanout=2)

    MacroCell: Name=Net_87_3, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_3 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_3
            + control_15 * Net_87_3 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_3
            + !Net_87_3 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_3\
            + Net_87_3 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_3\
        );
        Output = Net_87_3 (fanout=2)

    MacroCell: Name=Net_87_2, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_2 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_2
            + control_15 * Net_87_2 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_2
            + !Net_87_2 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_2\
            + Net_87_2 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_2\
        );
        Output = Net_87_2 (fanout=2)

    MacroCell: Name=Net_87_1, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_1 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_1
            + control_15 * Net_87_1 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_1
            + !Net_87_1 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_1\
            + Net_87_1 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_1\
        );
        Output = Net_87_1 (fanout=2)

    MacroCell: Name=Net_87_0, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_0 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_0
            + control_15 * Net_87_0 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_0
            + !Net_87_0 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_0\
            + Net_87_0 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_0\
        );
        Output = Net_87_0 (fanout=2)

    MacroCell: Name=Net_117_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              control_15 * !Net_117_3 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_11
            + control_15 * Net_117_3 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_11
        );
        Output = Net_117_3 (fanout=2)

    MacroCell: Name=Net_117_2, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              control_15 * !Net_117_2 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_10
            + control_15 * Net_117_2 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_10
        );
        Output = Net_117_2 (fanout=2)

    MacroCell: Name=Net_117_1, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              control_15 * !Net_117_1 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_9
            + control_15 * Net_117_1 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_9
        );
        Output = Net_117_1 (fanout=2)

    MacroCell: Name=Net_117_0, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              control_15 * !Net_117_0 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_8
            + control_15 * Net_117_0 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_8
        );
        Output = Net_117_0 (fanout=2)

    MacroCell: Name=\Z8ExtBus_1:state_2\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_114 * !\Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\
            + \Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
        );
        Output = \Z8ExtBus_1:state_2\ (fanout=29)

    MacroCell: Name=\Z8ExtBus_1:state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_114 * !\Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + control_15 * !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
            + \Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_0\
        );
        Output = \Z8ExtBus_1:state_1\ (fanout=29)

    MacroCell: Name=\Z8ExtBus_1:state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_114 * !\Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + !control_15 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              \Z8ExtBus_1:state_0\
        );
        Output = \Z8ExtBus_1:state_0\ (fanout=29)

    MacroCell: Name=\Z8ExtBus_1:data_7\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_7 * 
              \Z8ExtBus_1:data_7\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_7 * 
              !\Z8ExtBus_1:data_7\
        );
        Output = \Z8ExtBus_1:data_7\ (fanout=2)

    MacroCell: Name=\Z8ExtBus_1:data_6\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_6 * 
              \Z8ExtBus_1:data_6\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_6 * 
              !\Z8ExtBus_1:data_6\
        );
        Output = \Z8ExtBus_1:data_6\ (fanout=2)

    MacroCell: Name=\Z8ExtBus_1:data_5\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_5 * 
              \Z8ExtBus_1:data_5\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_5 * 
              !\Z8ExtBus_1:data_5\
        );
        Output = \Z8ExtBus_1:data_5\ (fanout=2)

    MacroCell: Name=\Z8ExtBus_1:data_4\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_4 * 
              \Z8ExtBus_1:data_4\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_4 * 
              !\Z8ExtBus_1:data_4\
        );
        Output = \Z8ExtBus_1:data_4\ (fanout=2)

    MacroCell: Name=\Z8ExtBus_1:data_3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_3 * 
              \Z8ExtBus_1:data_3\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_3 * 
              !\Z8ExtBus_1:data_3\
        );
        Output = \Z8ExtBus_1:data_3\ (fanout=2)

    MacroCell: Name=\Z8ExtBus_1:data_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_2 * 
              \Z8ExtBus_1:data_2\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_2 * 
              !\Z8ExtBus_1:data_2\
        );
        Output = \Z8ExtBus_1:data_2\ (fanout=2)

    MacroCell: Name=\Z8ExtBus_1:data_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_1 * 
              \Z8ExtBus_1:data_1\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_1 * 
              !\Z8ExtBus_1:data_1\
        );
        Output = \Z8ExtBus_1:data_1\ (fanout=2)

    MacroCell: Name=\Z8ExtBus_1:data_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_0 * 
              \Z8ExtBus_1:data_0\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_0 * 
              !\Z8ExtBus_1:data_0\
        );
        Output = \Z8ExtBus_1:data_0\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\DATA1:sts:sts_reg\
        PORT MAP (
            clock => Net_112_digital ,
            status_7 => Net_98_7 ,
            status_6 => Net_98_6 ,
            status_5 => Net_98_5 ,
            status_4 => Net_98_4 ,
            status_3 => Net_98_3 ,
            status_2 => Net_98_2 ,
            status_1 => Net_98_1 ,
            status_0 => Net_98_0 ,
            clk_en => Net_105 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_105)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CTRL1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => control_7 ,
            control_6 => control_6 ,
            control_5 => control_5 ,
            control_4 => control_4 ,
            control_3 => control_3 ,
            control_2 => control_2 ,
            control_1 => control_1 ,
            control_0 => control_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
            placement_force = "U(0,3)"
        }
        Clock Enable: True

    controlcell: Name =\CTRL2:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_112_digital ,
            control_7 => control_15 ,
            control_6 => control_14 ,
            control_5 => control_13 ,
            control_4 => control_12 ,
            control_3 => control_11 ,
            control_2 => control_10 ,
            control_1 => control_9 ,
            control_0 => control_8 );
        Properties:
        {
            cy_ctrl_mode_0 = "11000000"
            cy_ctrl_mode_1 = "11000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
            placement_force = "U(1,3)"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   35 :   18 :   53 : 66.04 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    1 :    3 :    4 : 25.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    2 :    6 :    8 : 25.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   29 :   35 :   64 : 45.31 %
  Unique P-terms              :   81 :   47 :  128 : 63.28 %
  Total P-terms               :   82 :      :      :        
  Datapath Cells              :    0 :    8 :    8 :  0.00 %
  Status Cells                :    1 :    7 :    8 : 12.50 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    2 :    6 :    8 : 25.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.718ms
Tech Mapping phase: Elapsed time ==> 1s.874ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
XTAL1(0)                            : [IOP=(7)][IoId=(1)]                
P1(0)                               : [IOP=(1)][IoId=(0)]                
P1(1)                               : [IOP=(1)][IoId=(1)]                
P1(2)                               : [IOP=(1)][IoId=(2)]                
P1(3)                               : [IOP=(1)][IoId=(3)]                
P1(4)                               : [IOP=(1)][IoId=(4)]                
P1(5)                               : [IOP=(1)][IoId=(5)]                
P1(6)                               : [IOP=(1)][IoId=(6)]                
P1(7)                               : [IOP=(1)][IoId=(7)]                
DS(0)                               : [IOP=(4)][IoId=(6)]                
RW(0)                               : [IOP=(5)][IoId=(1)]                
AS(0)                               : [IOP=(4)][IoId=(5)]                
P0(0)                               : [IOP=(0)][IoId=(0)]                
P0(1)                               : [IOP=(0)][IoId=(1)]                
P0(2)                               : [IOP=(0)][IoId=(2)]                
P0(3)                               : [IOP=(0)][IoId=(3)]                
P0H(0)                              : [IOP=(0)][IoId=(4)]                
P0H(1)                              : [IOP=(0)][IoId=(5)]                
P0H(2)                              : [IOP=(0)][IoId=(6)]                
P0H(3)                              : [IOP=(0)][IoId=(7)]                
P2(0)                               : [IOP=(2)][IoId=(0)]                
P2(1)                               : [IOP=(2)][IoId=(1)]                
P2(2)                               : [IOP=(2)][IoId=(2)]                
P2(3)                               : [IOP=(2)][IoId=(3)]                
P2(4)                               : [IOP=(2)][IoId=(4)]                
P2(5)                               : [IOP=(2)][IoId=(5)]                
P2(6)                               : [IOP=(2)][IoId=(6)]                
P2(7)                               : [IOP=(2)][IoId=(7)]                
DM(0)                               : [IOP=(3)][IoId=(4)]                
P35(0)                              : [IOP=(3)][IoId=(5)]                
P31(0)                              : [IOP=(3)][IoId=(1)]                
P30(0)                              : [IOP=(3)][IoId=(0)]                
P36(0)                              : [IOP=(3)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART:SCB\                          : SCB_[FFB(SCB,1)]                   
\PWM_1:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,0)]               
\Timer_1:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,3)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.4235261s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0040960 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   11 :    5 :   16 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.91
                   Pterms :            7.45
               Macrocells :            2.64
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :      12.33 :       4.83
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_113, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_113 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\
            + Net_113 * !\Z8ExtBus_1:state_0\
            + control_15 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\
            + !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + \Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\ * 
              \Z8ExtBus_1:state_0\
        );
        Output = Net_113 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_87_0, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_0 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_0
            + control_15 * Net_87_0 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_0
            + !Net_87_0 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_0\
            + Net_87_0 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_0\
        );
        Output = Net_87_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_87_3, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_3 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_3
            + control_15 * Net_87_3 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_3
            + !Net_87_3 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_3\
            + Net_87_3 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_3\
        );
        Output = Net_87_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_87_4, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_4 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_4
            + control_15 * Net_87_4 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_4
            + !Net_87_4 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_4\
            + Net_87_4 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_4\
        );
        Output = Net_87_4 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z8ExtBus_1:data_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_0 * 
              \Z8ExtBus_1:data_0\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_0 * 
              !\Z8ExtBus_1:data_0\
        );
        Output = \Z8ExtBus_1:data_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Z8ExtBus_1:data_4\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_4 * 
              \Z8ExtBus_1:data_4\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_4 * 
              !\Z8ExtBus_1:data_4\
        );
        Output = \Z8ExtBus_1:data_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_87_1, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_1 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_1
            + control_15 * Net_87_1 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_1
            + !Net_87_1 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_1\
            + Net_87_1 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_1\
        );
        Output = Net_87_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z8ExtBus_1:data_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_3 * 
              \Z8ExtBus_1:data_3\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_3 * 
              !\Z8ExtBus_1:data_3\
        );
        Output = \Z8ExtBus_1:data_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Z8ExtBus_1:data_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_1 * 
              \Z8ExtBus_1:data_1\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_1 * 
              !\Z8ExtBus_1:data_1\
        );
        Output = \Z8ExtBus_1:data_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_87_7, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_7 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_7
            + control_15 * Net_87_7 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_7
            + !Net_87_7 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_7\
            + Net_87_7 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_7\
        );
        Output = Net_87_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z8ExtBus_1:data_7\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_7 * 
              \Z8ExtBus_1:data_7\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_7 * 
              !\Z8ExtBus_1:data_7\
        );
        Output = \Z8ExtBus_1:data_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_117_0, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              control_15 * !Net_117_0 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_8
            + control_15 * Net_117_0 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_8
        );
        Output = Net_117_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\CTRL1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => control_7 ,
        control_6 => control_6 ,
        control_5 => control_5 ,
        control_4 => control_4 ,
        control_3 => control_3 ,
        control_2 => control_2 ,
        control_1 => control_1 ,
        control_0 => control_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
        placement_force = "U(0,3)"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Z8ExtBus_1:state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_114 * !\Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + control_15 * !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
            + \Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_0\
        );
        Output = \Z8ExtBus_1:state_1\ (fanout=29)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_86, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_86 * control_15 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
            + Net_86 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + Net_86 * !\Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\ * 
              \Z8ExtBus_1:state_0\
        );
        Output = Net_86 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_87_6, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_6 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_6
            + control_15 * Net_87_6 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_6
            + !Net_87_6 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_6\
            + Net_87_6 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_6\
        );
        Output = Net_87_6 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_105, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_114 * Net_105 * \Z8ExtBus_1:state_2\ * 
              \Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
            + Net_114 * !Net_105 * \Z8ExtBus_1:state_2\ * 
              \Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
            + Net_105 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
        );
        Output = Net_105 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\DATA1:sts:sts_reg\
    PORT MAP (
        clock => Net_112_digital ,
        status_7 => Net_98_7 ,
        status_6 => Net_98_6 ,
        status_5 => Net_98_5 ,
        status_4 => Net_98_4 ,
        status_3 => Net_98_3 ,
        status_2 => Net_98_2 ,
        status_1 => Net_98_1 ,
        status_0 => Net_98_0 ,
        clk_en => Net_105 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_105)

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Z8ExtBus_1:data_5\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_5 * 
              \Z8ExtBus_1:data_5\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_5 * 
              !\Z8ExtBus_1:data_5\
        );
        Output = \Z8ExtBus_1:data_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_87_5, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_5 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_5
            + control_15 * Net_87_5 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_5
            + !Net_87_5 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_5\
            + Net_87_5 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_5\
        );
        Output = Net_87_5 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Z8ExtBus_1:data_6\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_6 * 
              \Z8ExtBus_1:data_6\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_6 * 
              !\Z8ExtBus_1:data_6\
        );
        Output = \Z8ExtBus_1:data_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_87_2, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              control_15 * !Net_87_2 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_2
            + control_15 * Net_87_2 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_2
            + !Net_87_2 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * \Z8ExtBus_1:data_2\
            + Net_87_2 * \Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\ * !\Z8ExtBus_1:data_2\
        );
        Output = Net_87_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_115, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_115 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_0\
            + Net_115 * control_15 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
        );
        Output = Net_115 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Z8ExtBus_1:data_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_2 * 
              \Z8ExtBus_1:data_2\
            + !control_15 * control_14 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_2 * 
              !\Z8ExtBus_1:data_2\
        );
        Output = \Z8ExtBus_1:data_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_117_3, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              control_15 * !Net_117_3 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_11
            + control_15 * Net_117_3 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_11
        );
        Output = Net_117_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_117_1, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              control_15 * !Net_117_1 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_9
            + control_15 * Net_117_1 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_9
        );
        Output = Net_117_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_117_2, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              control_15 * !Net_117_2 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * control_10
            + control_15 * Net_117_2 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\ * !control_10
        );
        Output = Net_117_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Z8ExtBus_1:state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_114 * !\Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\
            + \Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
        );
        Output = \Z8ExtBus_1:state_2\ (fanout=29)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_121, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_121 * control_15 * control_13 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\
            + !Net_121 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + Net_121 * control_15 * !control_13 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
        );
        Output = Net_121 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_114, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_114 * control_15 * control_12 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\
            + !Net_114 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + Net_114 * control_15 * !control_12 * !\Z8ExtBus_1:state_2\ * 
              !\Z8ExtBus_1:state_1\ * \Z8ExtBus_1:state_0\
        );
        Output = Net_114 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Z8ExtBus_1:state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_114 * !\Z8ExtBus_1:state_2\ * \Z8ExtBus_1:state_1\ * 
              !\Z8ExtBus_1:state_0\
            + !control_15 * !\Z8ExtBus_1:state_2\ * !\Z8ExtBus_1:state_1\ * 
              \Z8ExtBus_1:state_0\
        );
        Output = \Z8ExtBus_1:state_0\ (fanout=29)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\CTRL2:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_112_digital ,
        control_7 => control_15 ,
        control_6 => control_14 ,
        control_5 => control_13 ,
        control_4 => control_12 ,
        control_3 => control_11 ,
        control_2 => control_10 ,
        control_1 => control_9 ,
        control_0 => control_8 );
    Properties:
    {
        cy_ctrl_mode_0 = "11000000"
        cy_ctrl_mode_1 = "11000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
        placement_force = "U(1,3)"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(0)__PA ,
        pin_input => Net_117_0 ,
        pad => P0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P0(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(1)__PA ,
        pin_input => Net_117_1 ,
        pad => P0(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P0(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(2)__PA ,
        pin_input => Net_117_2 ,
        pad => P0(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P0(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(3)__PA ,
        pin_input => Net_117_3 ,
        pad => P0(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P0H(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0H(0)__PA ,
        pad => P0H(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P0H(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0H(1)__PA ,
        pad => P0H(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P0H(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0H(2)__PA ,
        pad => P0H(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P0H(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0H(3)__PA ,
        pad => P0H(3)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(0)__PA ,
        oe => Net_86 ,
        pin_input => Net_87_0 ,
        fb => Net_98_0 ,
        pad => P1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(1)__PA ,
        oe => Net_86 ,
        pin_input => Net_87_1 ,
        fb => Net_98_1 ,
        pad => P1(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(2)__PA ,
        oe => Net_86 ,
        pin_input => Net_87_2 ,
        fb => Net_98_2 ,
        pad => P1(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(3)__PA ,
        oe => Net_86 ,
        pin_input => Net_87_3 ,
        fb => Net_98_3 ,
        pad => P1(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(4)__PA ,
        oe => Net_86 ,
        pin_input => Net_87_4 ,
        fb => Net_98_4 ,
        pad => P1(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(5)__PA ,
        oe => Net_86 ,
        pin_input => Net_87_5 ,
        fb => Net_98_5 ,
        pad => P1(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(6)__PA ,
        oe => Net_86 ,
        pin_input => Net_87_6 ,
        fb => Net_98_6 ,
        pad => P1(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(7)__PA ,
        oe => Net_86 ,
        pin_input => Net_87_7 ,
        fb => Net_98_7 ,
        pad => P1(7)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = P2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(0)__PA ,
        pad => P2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(1)__PA ,
        pad => P2(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P2(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(2)__PA ,
        pad => P2(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P2(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(3)__PA ,
        pad => P2(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P2(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(4)__PA ,
        pad => P2(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P2(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(5)__PA ,
        pad => P2(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P2(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(6)__PA ,
        pad => P2(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P2(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(7)__PA ,
        pad => P2(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = P30(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P30(0)__PA ,
        fb => Net_197 ,
        pad => P30(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P31(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P31(0)__PA ,
        pin_input => Net_227 ,
        pad => P31(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DM(0)__PA ,
        pin_input => Net_121 ,
        pad => DM(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P35(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P35(0)__PA ,
        pad => P35(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P36(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P36(0)__PA ,
        pin_input => Net_182 ,
        pad => P36(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=5]: 
Pin : Name = AS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AS(0)__PA ,
        pin_input => Net_115 ,
        pad => AS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DS(0)__PA ,
        pin_input => Net_113 ,
        pad => DS(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = RW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RW(0)__PA ,
        pin_input => Net_114 ,
        pad => RW(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
[IoId=1]: 
Pin : Name = XTAL1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => XTAL1(0)__PA ,
        pin_input => Net_32 ,
        pad => XTAL1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 13 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_11 => clk_1_ff11 ,
            ff_div_12 => Net_112_ff12 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_2 => \UART:Net_847_ff2\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
USB group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_134 ,
            uart_rx => Net_197 ,
            uart_tx => Net_227 ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_137 ,
            tr_rx_req => Net_136 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => clk_1_ff11 ,
            capture => zero ,
            count => tmpOE__XTAL1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_40 ,
            tr_overflow => Net_39 ,
            tr_compare_match => Net_41 ,
            line => Net_49 ,
            line_compl => Net_32 ,
            interrupt => Net_38 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\Timer_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_112_ff12 ,
            capture => zero ,
            count => tmpOE__XTAL1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_163 ,
            tr_overflow => Net_162 ,
            tr_compare_match => Net_169 ,
            line => Net_182 ,
            line_compl => Net_166 ,
            interrupt => Net_161 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_112_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+---------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |    P0(0) | In(Net_117_0)
     |   1 |     * |      NONE |         CMOS_OUT |    P0(1) | In(Net_117_1)
     |   2 |     * |      NONE |         CMOS_OUT |    P0(2) | In(Net_117_2)
     |   3 |     * |      NONE |         CMOS_OUT |    P0(3) | In(Net_117_3)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |   P0H(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |   P0H(1) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   P0H(2) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |   P0H(3) | 
-----+-----+-------+-----------+------------------+----------+---------------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |    P1(0) | FB(Net_98_0), In(Net_87_0), OE(Net_86)
     |   1 |     * |      NONE |         CMOS_OUT |    P1(1) | FB(Net_98_1), In(Net_87_1), OE(Net_86)
     |   2 |     * |      NONE |         CMOS_OUT |    P1(2) | FB(Net_98_2), In(Net_87_2), OE(Net_86)
     |   3 |     * |      NONE |         CMOS_OUT |    P1(3) | FB(Net_98_3), In(Net_87_3), OE(Net_86)
     |   4 |     * |      NONE |         CMOS_OUT |    P1(4) | FB(Net_98_4), In(Net_87_4), OE(Net_86)
     |   5 |     * |      NONE |         CMOS_OUT |    P1(5) | FB(Net_98_5), In(Net_87_5), OE(Net_86)
     |   6 |     * |      NONE |         CMOS_OUT |    P1(6) | FB(Net_98_6), In(Net_87_6), OE(Net_86)
     |   7 |     * |      NONE |         CMOS_OUT |    P1(7) | FB(Net_98_7), In(Net_87_7), OE(Net_86)
-----+-----+-------+-----------+------------------+----------+---------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |    P2(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    P2(1) | 
     |   2 |     * |      NONE |         CMOS_OUT |    P2(2) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    P2(3) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    P2(4) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    P2(5) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    P2(6) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    P2(7) | 
-----+-----+-------+-----------+------------------+----------+---------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |   P30(0) | FB(Net_197)
     |   1 |     * |      NONE |         CMOS_OUT |   P31(0) | In(Net_227)
     |   4 |     * |      NONE |         CMOS_OUT |    DM(0) | In(Net_121)
     |   5 |     * |      NONE |         CMOS_OUT |   P35(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   P36(0) | In(Net_182)
-----+-----+-------+-----------+------------------+----------+---------------------------------------
   4 |   5 |     * |      NONE |         CMOS_OUT |    AS(0) | In(Net_115)
     |   6 |     * |      NONE |         CMOS_OUT |    DS(0) | In(Net_113)
-----+-----+-------+-----------+------------------+----------+---------------------------------------
   5 |   1 |     * |      NONE |         CMOS_OUT |    RW(0) | In(Net_114)
-----+-----+-------+-----------+------------------+----------+---------------------------------------
   7 |   1 |     * |      NONE |         CMOS_OUT | XTAL1(0) | In(Net_32)
-----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 1s.202ms
Digital Placement phase: Elapsed time ==> 2s.843ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/2/route_arch-rrg.cydata" --vh2-path "Fluke Z8 Emulator_r.vh2" --pcf-path "Fluke Z8 Emulator.pco" --des-name "Fluke Z8 Emulator" --dsf-path "Fluke Z8 Emulator.dsf" --sdc-path "Fluke Z8 Emulator.sdc" --lib-path "Fluke Z8 Emulator_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.703ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.562ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Fluke Z8 Emulator_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.062ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.062ms
API generation phase: Elapsed time ==> 2s.781ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.015ms
