Analysis & Synthesis report for ProjetoB5quarta
Tue Jun 20 18:45:50 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Toplevel|sdram_control:ram_ctrl|read_substate
 11. State Machine - |Toplevel|sdram_control:ram_ctrl|write_substate
 12. State Machine - |Toplevel|sdram_control:ram_ctrl|init_substate
 13. State Machine - |Toplevel|sdram_control:ram_ctrl|estado
 14. State Machine - |Toplevel|SD_dataflow:sd_df|sd_r_fifo_state
 15. State Machine - |Toplevel|SD_dataflow:sd_df|sd_w_fifo_state
 16. State Machine - |Toplevel|SD_dataflow:sd_df|block_reader_state
 17. State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:borda_read|EA
 18. State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:dec_busy|EA
 19. State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:dec_st_read|EA
 20. State Machine - |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|estado
 21. State Machine - |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|estado
 22. State Machine - |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v
 23. State Machine - |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|state_v
 24. State Machine - |Toplevel|detector_borda:\bordabotgen2:3:bordabot0|EA
 25. State Machine - |Toplevel|detector_borda:\bordabotgen2:2:bordabot0|EA
 26. State Machine - |Toplevel|detector_borda:\bordabotgen:1:bordabot0|EA
 27. State Machine - |Toplevel|detector_borda:\bordabotgen:0:bordabot0|EA
 28. State Machine - |Toplevel|detector_borda:borda_vs|EA
 29. Registers Protected by Synthesis
 30. Registers Removed During Synthesis
 31. Removed Registers Triggering Further Register Optimizations
 32. General Register Statistics
 33. Inverted Register Statistics
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated
 36. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p
 37. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p
 38. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram
 39. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 40. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 41. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 42. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15
 43. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated
 44. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p
 45. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p
 46. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram
 47. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 48. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 49. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 50. Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15
 51. Source assignments for RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated
 52. Parameter Settings for User Entity Instance: vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i
 53. Parameter Settings for User Entity Instance: detector_borda:borda_vs
 54. Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:0:bordabot0
 55. Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:1:bordabot0
 56. Parameter Settings for User Entity Instance: detector_borda:\bordabotgen2:2:bordabot0
 57. Parameter Settings for User Entity Instance: detector_borda:\bordabotgen2:3:bordabot0
 58. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SdCardCtrl:sd_cartao
 59. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 60. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 61. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:dec_st_read
 62. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:dec_busy
 63. Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:borda_read
 64. Parameter Settings for User Entity Instance: RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst|altera_pll:altera_pll_i
 65. Parameter Settings for User Entity Instance: RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component
 66. altsyncram Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "RAM_R_CACHE:r_cache"
 68. Port Connectivity Checks: "sdram_control:ram_ctrl"
 69. Port Connectivity Checks: "RAM_CLOCK:r_pll"
 70. Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:borda_read"
 71. Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:dec_busy"
 72. Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:dec_st_read"
 73. Port Connectivity Checks: "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2"
 74. Port Connectivity Checks: "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1"
 75. Port Connectivity Checks: "SD_dataflow:sd_df|SdCardCtrl:sd_cartao"
 76. Port Connectivity Checks: "SD_dataflow:sd_df"
 77. Port Connectivity Checks: "detector_borda:\bordabotgen2:2:bordabot0"
 78. Port Connectivity Checks: "rom_linha:rl"
 79. Port Connectivity Checks: "detector_borda:borda_vs"
 80. Port Connectivity Checks: "vga_sync:vga_s|ClockVGA:clk_vga"
 81. Port Connectivity Checks: "vga_sync:vga_s"
 82. Post-Synthesis Netlist Statistics for Top Partition
 83. Elapsed Time Per Partition
 84. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 20 18:45:50 2023       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; ProjetoB5quarta                             ;
; Top-level Entity Name           ; Toplevel                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 635                                         ;
; Total pins                      ; 166                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 81,920                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Toplevel           ; ProjetoB5quarta    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+-----------+
; Toplevel.vhd                     ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd                     ;           ;
; VGA_Sync.vhd                     ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/VGA_Sync.vhd                     ;           ;
; DetectorBorda.vhd                ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/DetectorBorda.vhd                ;           ;
; Rom.vhd                          ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/Rom.vhd                          ;           ;
; XESS_Common.vhd                  ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_Common.vhd                  ; XESS      ;
; XESS_SDCard.vhd                  ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_SDCard.vhd                  ; XESS      ;
; Hex_7Seg.vhd                     ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/Hex_7Seg.vhd                     ;           ;
; ClockVGA.vhd                     ; yes             ; User Wizard-Generated File   ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA.vhd                     ; ClockVGA  ;
; ClockVGA/ClockVGA_0002.v         ; yes             ; User Verilog HDL File        ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v         ; ClockVGA  ;
; SD_FIFO_NEW.vhd                  ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_NEW.vhd                  ;           ;
; FIFO_16x1K.vhd                   ; yes             ; User Wizard-Generated File   ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd                   ;           ;
; SD_Dataflow.vhd                  ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd                  ;           ;
; SD_RAM_CONTROL.vhd               ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd               ;           ;
; RAM_CLOCK.vhd                    ; yes             ; User Wizard-Generated File   ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK.vhd                    ; RAM_CLOCK ;
; RAM_CLOCK/RAM_CLOCK_0002.v       ; yes             ; User Verilog HDL File        ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v       ; RAM_CLOCK ;
; RAM_R_CACHE.vhd                  ; yes             ; User VHDL File               ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd                  ;           ;
; DPRAM_4Kx16b.vhd                 ; yes             ; User Wizard-Generated File   ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd                 ;           ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v            ;           ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;           ;
; db/dcfifo_paq1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf               ;           ;
; db/a_graycounter_ov6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/a_graycounter_ov6.tdf         ;           ;
; db/a_graycounter_kdc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/a_graycounter_kdc.tdf         ;           ;
; db/altsyncram_o8d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_o8d1.tdf           ;           ;
; db/alt_synch_pipe_9pl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf        ;           ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dffpipe_qe9.tdf               ;           ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf        ;           ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dffpipe_re9.tdf               ;           ;
; db/cmpr_a06.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/cmpr_a06.tdf                  ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf          ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc             ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc          ;           ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;           ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc              ;           ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc              ;           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc            ;           ;
; db/altsyncram_2vu3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf           ;           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 418                                                                                  ;
;                                             ;                                                                                      ;
; Combinational ALUT usage for logic          ; 617                                                                                  ;
;     -- 7 input functions                    ; 5                                                                                    ;
;     -- 6 input functions                    ; 149                                                                                  ;
;     -- 5 input functions                    ; 97                                                                                   ;
;     -- 4 input functions                    ; 99                                                                                   ;
;     -- <=3 input functions                  ; 267                                                                                  ;
;                                             ;                                                                                      ;
; Dedicated logic registers                   ; 635                                                                                  ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 166                                                                                  ;
; Total MLAB memory bits                      ; 0                                                                                    ;
; Total block memory bits                     ; 81920                                                                                ;
;                                             ;                                                                                      ;
; Total DSP Blocks                            ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 2                                                                                    ;
;     -- PLLs                                 ; 2                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 283                                                                                  ;
; Total fan-out                               ; 5834                                                                                 ;
; Average fan-out                             ; 3.46                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                 ; Entity Name         ; Library Name ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Toplevel                                                       ; 617 (54)            ; 635 (36)                  ; 81920             ; 0          ; 166  ; 0            ; |Toplevel                                                                                                                                                                                           ; Toplevel            ; work         ;
;    |RAM_CLOCK:r_pll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|RAM_CLOCK:r_pll                                                                                                                                                                           ; RAM_CLOCK           ; ram_clock    ;
;       |RAM_CLOCK_0002:ram_clock_inst|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst                                                                                                                                             ; RAM_CLOCK_0002      ; RAM_CLOCK    ;
;          |altera_pll:altera_pll_i|                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst|altera_pll:altera_pll_i                                                                                                                     ; altera_pll          ; work         ;
;    |RAM_R_CACHE:r_cache|                                        ; 18 (18)             ; 12 (12)                   ; 49152             ; 0          ; 0    ; 0            ; |Toplevel|RAM_R_CACHE:r_cache                                                                                                                                                                       ; RAM_R_CACHE         ; work         ;
;       |DPRAM_4Kx16b:Read_cache|                                 ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache                                                                                                                                               ; DPRAM_4Kx16b        ; work         ;
;          |altsyncram:altsyncram_component|                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component                                                                                                               ; altsyncram          ; work         ;
;             |altsyncram_2vu3:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated                                                                                ; altsyncram_2vu3     ; work         ;
;    |SD_dataflow:sd_df|                                          ; 442 (75)            ; 458 (65)                  ; 32768             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df                                                                                                                                                                         ; SD_dataflow         ; work         ;
;       |SD_FIFO_16x1K:SD_FIFO_1|                                 ; 59 (8)              ; 129 (24)                  ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1                                                                                                                                                 ; SD_FIFO_16x1K       ; work         ;
;          |FIFO_16x1K:fifo_1|                                    ; 51 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1                                                                                                                               ; FIFO_16x1K          ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 51 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths ; work         ;
;                |dcfifo_paq1:auto_generated|                     ; 51 (6)              ; 105 (33)                  ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated                                                  ; dcfifo_paq1         ; work         ;
;                   |a_graycounter_kdc:wrptr_g1p|                 ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p                      ; a_graycounter_kdc   ; work         ;
;                   |a_graycounter_ov6:rdptr_g1p|                 ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p                      ; a_graycounter_ov6   ; work         ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                  ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                       ; alt_synch_pipe_9pl  ; work         ;
;                      |dffpipe_qe9:dffpipe12|                    ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ; dffpipe_qe9         ; work         ;
;                   |alt_synch_pipe_apl:ws_dgrp|                  ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                       ; alt_synch_pipe_apl  ; work         ;
;                      |dffpipe_re9:dffpipe15|                    ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ; dffpipe_re9         ; work         ;
;                   |altsyncram_o8d1:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram                         ; altsyncram_o8d1     ; work         ;
;                   |cmpr_a06:rdempty_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06            ; work         ;
;                   |cmpr_a06:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06            ; work         ;
;       |SD_FIFO_16x1K:SD_FIFO_2|                                 ; 59 (8)              ; 129 (24)                  ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2                                                                                                                                                 ; SD_FIFO_16x1K       ; work         ;
;          |FIFO_16x1K:fifo_1|                                    ; 51 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1                                                                                                                               ; FIFO_16x1K          ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 51 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths ; work         ;
;                |dcfifo_paq1:auto_generated|                     ; 51 (6)              ; 105 (33)                  ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated                                                  ; dcfifo_paq1         ; work         ;
;                   |a_graycounter_kdc:wrptr_g1p|                 ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p                      ; a_graycounter_kdc   ; work         ;
;                   |a_graycounter_ov6:rdptr_g1p|                 ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p                      ; a_graycounter_ov6   ; work         ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                  ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                       ; alt_synch_pipe_9pl  ; work         ;
;                      |dffpipe_qe9:dffpipe12|                    ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ; dffpipe_qe9         ; work         ;
;                   |alt_synch_pipe_apl:ws_dgrp|                  ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                       ; alt_synch_pipe_apl  ; work         ;
;                      |dffpipe_re9:dffpipe15|                    ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ; dffpipe_re9         ; work         ;
;                   |altsyncram_o8d1:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram                         ; altsyncram_o8d1     ; work         ;
;                   |cmpr_a06:rdempty_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06            ; work         ;
;                   |cmpr_a06:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06            ; work         ;
;       |SdCardCtrl:sd_cartao|                                    ; 240 (240)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao                                                                                                                                                    ; SdCardCtrl          ; xess         ;
;       |detector_borda:borda_read|                               ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|detector_borda:borda_read                                                                                                                                               ; detector_borda      ; work         ;
;       |detector_borda:dec_busy|                                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|detector_borda:dec_busy                                                                                                                                                 ; detector_borda      ; work         ;
;       |detector_borda:dec_st_read|                              ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|SD_dataflow:sd_df|detector_borda:dec_st_read                                                                                                                                              ; detector_borda      ; work         ;
;    |detector_borda:\bordabotgen2:3:bordabot0|                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|detector_borda:\bordabotgen2:3:bordabot0                                                                                                                                                  ; detector_borda      ; work         ;
;    |detector_borda:\bordabotgen:0:bordabot0|                    ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|detector_borda:\bordabotgen:0:bordabot0                                                                                                                                                   ; detector_borda      ; work         ;
;    |detector_borda:\bordabotgen:1:bordabot0|                    ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|detector_borda:\bordabotgen:1:bordabot0                                                                                                                                                   ; detector_borda      ; work         ;
;    |detector_borda:borda_vs|                                    ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|detector_borda:borda_vs                                                                                                                                                                   ; detector_borda      ; work         ;
;    |sdram_control:ram_ctrl|                                     ; 49 (49)             ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|sdram_control:ram_ctrl                                                                                                                                                                    ; sdram_control       ; work         ;
;    |vga_sync:vga_s|                                             ; 42 (42)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s                                                                                                                                                                            ; vga_sync            ; work         ;
;       |ClockVGA:clk_vga|                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga                                                                                                                                                           ; ClockVGA            ; clockvga     ;
;          |ClockVGA_0002:clockvga_inst|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst                                                                                                                               ; ClockVGA_0002       ; ClockVGA     ;
;             |altera_pll:altera_pll_i|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i                                                                                                       ; altera_pll          ; work         ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                       ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+------------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache                 ; DPRAM_4Kx16b.vhd ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |Toplevel|RAM_CLOCK:r_pll                                             ; RAM_CLOCK.vhd    ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1 ; FIFO_16x1K.vhd   ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1 ; FIFO_16x1K.vhd   ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga                             ; ClockVGA.vhd     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|sdram_control:ram_ctrl|read_substate                                                                                       ;
+-----------------------------+-----------------------------+-------------------------+-------------------+--------------------+-----------------------+
; Name                        ; read_substate.PRECHARGE_NOP ; read_substate.PRECHARGE ; read_substate.NOP ; read_substate.READ ; read_substate.PRE_NOP ;
+-----------------------------+-----------------------------+-------------------------+-------------------+--------------------+-----------------------+
; read_substate.PRE_NOP       ; 0                           ; 0                       ; 0                 ; 0                  ; 0                     ;
; read_substate.READ          ; 0                           ; 0                       ; 0                 ; 1                  ; 1                     ;
; read_substate.NOP           ; 0                           ; 0                       ; 1                 ; 0                  ; 1                     ;
; read_substate.PRECHARGE     ; 0                           ; 1                       ; 0                 ; 0                  ; 1                     ;
; read_substate.PRECHARGE_NOP ; 1                           ; 0                       ; 0                 ; 0                  ; 1                     ;
+-----------------------------+-----------------------------+-------------------------+-------------------+--------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|sdram_control:ram_ctrl|write_substate                                                                                             ;
+------------------------------+------------------------------+--------------------------+--------------------+----------------------+------------------------+
; Name                         ; write_substate.PRECHARGE_NOP ; write_substate.PRECHARGE ; write_substate.NOP ; write_substate.WRITE ; write_substate.PRE_NOP ;
+------------------------------+------------------------------+--------------------------+--------------------+----------------------+------------------------+
; write_substate.PRE_NOP       ; 0                            ; 0                        ; 0                  ; 0                    ; 0                      ;
; write_substate.WRITE         ; 0                            ; 0                        ; 0                  ; 1                    ; 1                      ;
; write_substate.NOP           ; 0                            ; 0                        ; 1                  ; 0                    ; 1                      ;
; write_substate.PRECHARGE     ; 0                            ; 1                        ; 0                  ; 0                    ; 1                      ;
; write_substate.PRECHARGE_NOP ; 1                            ; 0                        ; 0                  ; 0                    ; 1                      ;
+------------------------------+------------------------------+--------------------------+--------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|sdram_control:ram_ctrl|init_substate                                                      ;
+-------------------------+-------------------+-------------------------+-------------------------+-------------------+
; Name                    ; init_substate.LMR ; init_substate.A_REFRESH ; init_substate.PRECHARGE ; init_substate.NOP ;
+-------------------------+-------------------+-------------------------+-------------------------+-------------------+
; init_substate.NOP       ; 0                 ; 0                       ; 0                       ; 0                 ;
; init_substate.PRECHARGE ; 0                 ; 0                       ; 1                       ; 1                 ;
; init_substate.A_REFRESH ; 0                 ; 1                       ; 0                       ; 1                 ;
; init_substate.LMR       ; 1                 ; 0                       ; 0                       ; 1                 ;
+-------------------------+-------------------+-------------------------+-------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Toplevel|sdram_control:ram_ctrl|estado               ;
+--------------+-------------+--------------+-------------+-------------+
; Name         ; estado.read ; estado.write ; estado.idle ; estado.init ;
+--------------+-------------+--------------+-------------+-------------+
; estado.init  ; 0           ; 0            ; 0           ; 0           ;
; estado.idle  ; 0           ; 0            ; 1           ; 1           ;
; estado.write ; 0           ; 1            ; 0           ; 1           ;
; estado.read  ; 1           ; 0            ; 0           ; 1           ;
+--------------+-------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|sd_r_fifo_state                                                                  ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+
; Name                     ; sd_r_fifo_state.idle ; sd_r_fifo_state.reading2 ; sd_r_fifo_state.reading1 ; sd_r_fifo_state.init ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+
; sd_r_fifo_state.init     ; 0                    ; 0                        ; 0                        ; 0                    ;
; sd_r_fifo_state.reading1 ; 0                    ; 0                        ; 1                        ; 1                    ;
; sd_r_fifo_state.reading2 ; 0                    ; 1                        ; 0                        ; 1                    ;
; sd_r_fifo_state.idle     ; 1                    ; 0                        ; 0                        ; 1                    ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|sd_w_fifo_state                                           ;
+--------------------------+----------------------+--------------------------+--------------------------+
; Name                     ; sd_w_fifo_state.idle ; sd_w_fifo_state.filling2 ; sd_w_fifo_state.filling1 ;
+--------------------------+----------------------+--------------------------+--------------------------+
; sd_w_fifo_state.filling1 ; 0                    ; 0                        ; 0                        ;
; sd_w_fifo_state.filling2 ; 0                    ; 1                        ; 1                        ;
; sd_w_fifo_state.idle     ; 1                    ; 0                        ; 1                        ;
+--------------------------+----------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|block_reader_state                                                   ;
+-----------------------------+----------------------------+-----------------------------+-------------------------+
; Name                        ; block_reader_state.ask_blk ; block_reader_state.counting ; block_reader_state.idle ;
+-----------------------------+----------------------------+-----------------------------+-------------------------+
; block_reader_state.idle     ; 0                          ; 0                           ; 0                       ;
; block_reader_state.counting ; 0                          ; 1                           ; 1                       ;
; block_reader_state.ask_blk  ; 1                          ; 0                           ; 1                       ;
+-----------------------------+----------------------------+-----------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:borda_read|EA ;
+-----------------+-----------------+---------+----------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise            ;
+-----------------+-----------------+---------+----------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                          ;
; EA.Work         ; 0               ; 1       ; 1                          ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                          ;
+-----------------+-----------------+---------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:dec_busy|EA ;
+-----------------+-----------------+---------+--------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise          ;
+-----------------+-----------------+---------+--------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                        ;
; EA.Work         ; 0               ; 1       ; 1                        ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                        ;
+-----------------+-----------------+---------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|detector_borda:dec_st_read|EA ;
+-----------------+-----------------+---------+-----------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise             ;
+-----------------+-----------------+---------+-----------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                           ;
; EA.Work         ; 0               ; 1       ; 1                           ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                           ;
+-----------------+-----------------+---------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|estado                                  ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+
; Name           ; estado.dump2 ; estado.dump ; estado.byte2 ; estado.byte1 ; estado.espera2 ; estado.espera1 ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+
; estado.espera1 ; 0            ; 0           ; 0            ; 0            ; 0              ; 0              ;
; estado.espera2 ; 0            ; 0           ; 0            ; 0            ; 1              ; 1              ;
; estado.byte1   ; 0            ; 0           ; 0            ; 1            ; 0              ; 1              ;
; estado.byte2   ; 0            ; 0           ; 1            ; 0            ; 0              ; 1              ;
; estado.dump    ; 0            ; 1           ; 0            ; 0            ; 0              ; 1              ;
; estado.dump2   ; 1            ; 0           ; 0            ; 0            ; 0              ; 1              ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|estado                                  ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+
; Name           ; estado.dump2 ; estado.dump ; estado.byte2 ; estado.byte1 ; estado.espera2 ; estado.espera1 ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+
; estado.espera1 ; 0            ; 0           ; 0            ; 0            ; 0              ; 0              ;
; estado.espera2 ; 0            ; 0           ; 0            ; 0            ; 1              ; 1              ;
; estado.byte1   ; 0            ; 0           ; 0            ; 1            ; 0              ; 1              ;
; estado.byte2   ; 0            ; 0           ; 1            ; 0            ; 0              ; 1              ;
; estado.dump    ; 0            ; 1           ; 0            ; 0            ; 0              ; 1              ;
; estado.dump2   ; 1            ; 0           ; 0            ; 0            ; 0              ; 1              ;
+----------------+--------------+-------------+--------------+--------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+
; Name                           ; rtnState_v.REPORT_ERROR ; rtnState_v.PULSE_SCLK ; rtnState_v.DESELECT ; rtnState_v.RX_BITS ; rtnState_v.GET_CMD_RESPONSE ; rtnState_v.TX_BITS ; rtnState_v.START_TX ; rtnState_v.WR_WAIT ; rtnState_v.WR_BLK ; rtnState_v.RD_BLK ; rtnState_v.WAIT_FOR_HOST_RW ; rtnState_v.CHK_ACMD41_RESPONSE ; rtnState_v.SEND_CMD41 ; rtnState_v.SEND_CMD55 ; rtnState_v.GET_CMD8_RESPONSE ; rtnState_v.SEND_CMD8 ; rtnState_v.CHK_CMD0_RESPONSE ; rtnState_v.SEND_CMD0 ; rtnState_v.START_INIT ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+
; rtnState_v.START_INIT          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 0                     ;
; rtnState_v.SEND_CMD0           ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 1                    ; 1                     ;
; rtnState_v.CHK_CMD0_RESPONSE   ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 1                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD8           ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 1                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.GET_CMD8_RESPONSE   ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 1                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD55          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 1                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD41          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 1                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.CHK_ACMD41_RESPONSE ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 1                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WAIT_FOR_HOST_RW    ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.RD_BLK              ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 1                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WR_BLK              ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 1                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WR_WAIT             ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 1                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.START_TX            ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 1                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.TX_BITS             ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 1                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.GET_CMD_RESPONSE    ; 0                       ; 0                     ; 0                   ; 0                  ; 1                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.RX_BITS             ; 0                       ; 0                     ; 0                   ; 1                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.DESELECT            ; 0                       ; 0                     ; 1                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.PULSE_SCLK          ; 0                       ; 1                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.REPORT_ERROR        ; 1                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|state_v                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+
; Name                        ; state_v.REPORT_ERROR ; state_v.PULSE_SCLK ; state_v.DESELECT ; state_v.RX_BITS ; state_v.GET_CMD_RESPONSE ; state_v.TX_BITS ; state_v.START_TX ; state_v.WR_WAIT ; state_v.WR_BLK ; state_v.RD_BLK ; state_v.WAIT_FOR_HOST_RW ; state_v.CHK_ACMD41_RESPONSE ; state_v.SEND_CMD41 ; state_v.SEND_CMD55 ; state_v.GET_CMD8_RESPONSE ; state_v.SEND_CMD8 ; state_v.CHK_CMD0_RESPONSE ; state_v.SEND_CMD0 ; state_v.START_INIT ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+
; state_v.START_INIT          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 0                  ;
; state_v.SEND_CMD0           ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 1                 ; 1                  ;
; state_v.CHK_CMD0_RESPONSE   ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 1                         ; 0                 ; 1                  ;
; state_v.SEND_CMD8           ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 1                 ; 0                         ; 0                 ; 1                  ;
; state_v.GET_CMD8_RESPONSE   ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 1                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.SEND_CMD55          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 1                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.SEND_CMD41          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 1                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.CHK_ACMD41_RESPONSE ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 1                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WAIT_FOR_HOST_RW    ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 1                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.RD_BLK              ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 1              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WR_BLK              ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 1              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WR_WAIT             ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 1               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.START_TX            ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 1                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.TX_BITS             ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 1               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.GET_CMD_RESPONSE    ; 0                    ; 0                  ; 0                ; 0               ; 1                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.RX_BITS             ; 0                    ; 0                  ; 0                ; 1               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.DESELECT            ; 0                    ; 0                  ; 1                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.PULSE_SCLK          ; 0                    ; 1                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.REPORT_ERROR        ; 1                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:\bordabotgen2:3:bordabot0|EA ;
+-----------------+-----------------+---------+-------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise         ;
+-----------------+-----------------+---------+-------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                       ;
; EA.Work         ; 0               ; 1       ; 1                       ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                       ;
+-----------------+-----------------+---------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:\bordabotgen2:2:bordabot0|EA ;
+-----------------+-----------------+---------+-------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise         ;
+-----------------+-----------------+---------+-------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                       ;
; EA.Work         ; 0               ; 1       ; 1                       ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                       ;
+-----------------+-----------------+---------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:\bordabotgen:1:bordabot0|EA ;
+-----------------+-----------------+---------+------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise        ;
+-----------------+-----------------+---------+------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                      ;
; EA.Work         ; 0               ; 1       ; 1                      ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                      ;
+-----------------+-----------------+---------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:\bordabotgen:0:bordabot0|EA ;
+-----------------+-----------------+---------+------------------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise        ;
+-----------------+-----------------+---------+------------------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0                      ;
; EA.Work         ; 0               ; 1       ; 1                      ;
; EA.Waiting_Fall ; 1               ; 0       ; 1                      ;
+-----------------+-----------------+---------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:borda_vs|EA          ;
+-----------------+-----------------+---------+-----------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise ;
+-----------------+-----------------+---------+-----------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0               ;
; EA.Work         ; 0               ; 1       ; 1               ;
; EA.Waiting_Fall ; 1               ; 0       ; 1               ;
+-----------------+-----------------+---------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                          ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                                     ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+
; sdram_control:ram_ctrl|bank_buff[0,1]                              ; Stuck at GND due to stuck port data_in                                 ;
; sdram_control:ram_ctrl|CURR_CMD.CS_N                               ; Stuck at GND due to stuck port data_in                                 ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|addr_v[0..31]               ; Lost fanout                                                            ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|clkDivider_v[0]             ; Stuck at GND due to stuck port data_in                                 ;
; RAM_WR_CMD                                                         ; Merged with W_FIFO_ADV                                                 ;
; RAM_RD_CMD                                                         ; Merged with R_FIFO_WE                                                  ;
; sdram_control:ram_ctrl|DRAM_ADDR[1,2,5]                            ; Merged with sdram_control:ram_ctrl|DRAM_ADDR[0]                        ;
; sdram_control:ram_ctrl|DRAM_ADDR[3,4,6..9,12]                      ; Merged with sdram_control:ram_ctrl|DRAM_ADDR[11]                       ;
; sdram_control:ram_ctrl|DRAM_BA[1]                                  ; Merged with sdram_control:ram_ctrl|DRAM_BA[0]                          ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|clkDivider_v[2..5]          ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|clkDivider_v[1]     ;
; sdram_control:ram_ctrl|DRAM_ADDR[11]                               ; Stuck at GND due to stuck port data_in                                 ;
; sdram_control:ram_ctrl|DRAM_BA[0]                                  ; Stuck at GND due to stuck port data_in                                 ;
; detector_borda:\bordabotgen2:2:bordabot0|EA.Waiting_Rise           ; Lost fanout                                                            ;
; detector_borda:\bordabotgen2:2:bordabot0|EA.Work                   ; Lost fanout                                                            ;
; detector_borda:\bordabotgen2:2:bordabot0|EA.Waiting_Fall           ; Lost fanout                                                            ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.GET_CMD_RESPONSE ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.PULSE_SCLK       ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.REPORT_ERROR     ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.RX_BITS          ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.SEND_CMD8        ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.START_TX         ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.TX_BITS          ; Merged with SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v.DESELECT         ; Stuck at GND due to stuck port data_in                                 ;
; SD_dataflow:sd_df|clock_count[6..18]                               ; Lost fanout                                                            ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[0]                     ; Stuck at VCC due to stuck port data_in                                 ;
; Total Number of Removed Registers = 80                             ;                                                                        ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+-------------------------------------+---------------------------+----------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------------+---------------------------+----------------------------------------+
; sdram_control:ram_ctrl|bank_buff[0] ; Stuck at GND              ; sdram_control:ram_ctrl|DRAM_BA[0]      ;
;                                     ; due to stuck port data_in ;                                        ;
+-------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 635   ;
; Number of registers using Synchronous Clear  ; 58    ;
; Number of registers using Synchronous Load   ; 39    ;
; Number of registers using Asynchronous Clear ; 277   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 313   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SD_dataflow:sd_df|last_read                                                                                                                                                     ; 6       ;
; sdram_control:ram_ctrl|CURR_CMD.WE_N                                                                                                                                            ; 1       ;
; sdram_control:ram_ctrl|CURR_CMD.CAS_N                                                                                                                                           ; 1       ;
; sdram_control:ram_ctrl|CURR_CMD.RAS_N                                                                                                                                           ; 1       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0 ; 9       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0 ; 9       ;
; col_addr[0]                                                                                                                                                                     ; 3       ;
; col_addr[1]                                                                                                                                                                     ; 2       ;
; col_addr[2]                                                                                                                                                                     ; 2       ;
; col_addr[3]                                                                                                                                                                     ; 2       ;
; col_addr[4]                                                                                                                                                                     ; 2       ;
; col_addr[5]                                                                                                                                                                     ; 2       ;
; col_addr[6]                                                                                                                                                                     ; 2       ;
; col_addr[7]                                                                                                                                                                     ; 2       ;
; col_addr[8]                                                                                                                                                                     ; 2       ;
; col_addr[9]                                                                                                                                                                     ; 2       ;
; col_addr[10]                                                                                                                                                                    ; 2       ;
; col_addr[11]                                                                                                                                                                    ; 2       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0 ; 10      ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0 ; 10      ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9    ; 2       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9    ; 2       ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|mosi_o                                                                                                                                   ; 2       ;
; SD_dataflow:sd_df|SdCardCtrl:sd_cartao|cs_bo                                                                                                                                    ; 2       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6    ; 2       ;
; SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6    ; 2       ;
; SD_dataflow:sd_df|last_written                                                                                                                                                  ; 5       ;
; Total number of inverted registers = 27                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|sd_out[5]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rx_v[7]             ;
; 5:1                ; 21 bits   ; 63 LEs        ; 0 LEs                ; 63 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|page_num[14]                             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Toplevel|sdram_control:ram_ctrl|count[2]                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|sclkPhaseTimer_v[1] ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|byteCnt_v[8]        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[12]            ;
; 7:1                ; 22 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[20]            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[11]            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[6]             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[47]            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 15 LEs               ; 12 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[41]            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|tx_v[40]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 10 LEs               ; 18 LEs                 ; Yes        ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|bitCnt_v[2]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Toplevel|sdram_control:ram_ctrl|CURR_CMD.WE_N                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|detector_borda:borda_read|EA             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|detector_borda:dec_busy|EA               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|detector_borda:dec_st_read|EA            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:\bordabotgen2:3:bordabot0|EA                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:\bordabotgen2:2:bordabot0|EA                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:\bordabotgen:1:bordabot0|EA                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:\bordabotgen:0:bordabot0|EA                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:borda_vs|EA                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|Selector3                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Toplevel|sdram_control:ram_ctrl|Selector36                          ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|rtnState_v          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |Toplevel|SD_dataflow:sd_df|sd_w_fifo_state.filling1                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |Toplevel|SD_dataflow:sd_df|sd_r_fifo_state.reading1                 ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Toplevel|HEX2Seg:hexi1|seg[5]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Toplevel|HEX2Seg:hexi2|seg[0]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Toplevel|HEX2Seg:hexi3|seg[0]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Toplevel|HEX2Seg:hexi4|seg[5]                                       ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|state_v             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao|state_v             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                           ;
; pll_type                             ; General                ; String                                                           ;
; pll_subtype                          ; General                ; String                                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                   ;
; operation_mode                       ; direct                 ; String                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                   ;
; output_clock_frequency0              ; 85.500000 MHz          ; String                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                   ;
; clock_name_0                         ;                        ; String                                                           ;
; clock_name_1                         ;                        ; String                                                           ;
; clock_name_2                         ;                        ; String                                                           ;
; clock_name_3                         ;                        ; String                                                           ;
; clock_name_4                         ;                        ; String                                                           ;
; clock_name_5                         ;                        ; String                                                           ;
; clock_name_6                         ;                        ; String                                                           ;
; clock_name_7                         ;                        ; String                                                           ;
; clock_name_8                         ;                        ; String                                                           ;
; clock_name_global_0                  ; false                  ; String                                                           ;
; clock_name_global_1                  ; false                  ; String                                                           ;
; clock_name_global_2                  ; false                  ; String                                                           ;
; clock_name_global_3                  ; false                  ; String                                                           ;
; clock_name_global_4                  ; false                  ; String                                                           ;
; clock_name_global_5                  ; false                  ; String                                                           ;
; clock_name_global_6                  ; false                  ; String                                                           ;
; clock_name_global_7                  ; false                  ; String                                                           ;
; clock_name_global_8                  ; false                  ; String                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                   ;
; pll_slf_rst                          ; false                  ; String                                                           ;
; pll_bw_sel                           ; low                    ; String                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:borda_vs ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; subida         ; true  ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:0:bordabot0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; subida         ; false ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:\bordabotgen:1:bordabot0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; subida         ; false ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:\bordabotgen2:2:bordabot0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; subida         ; false ; Enumerated                                                   ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:\bordabotgen2:3:bordabot0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; subida         ; false ; Enumerated                                                   ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SdCardCtrl:sd_cartao ;
+-----------------+-----------+-------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                  ;
+-----------------+-----------+-------------------------------------------------------+
; freq_g          ; 50.0      ; Signed Float                                          ;
; init_spi_freq_g ; 0.4       ; Signed Float                                          ;
; spi_freq_g      ; 25.0      ; Signed Float                                          ;
; block_size_g    ; 512       ; Signed Integer                                        ;
; card_type_g     ; SD_CARD_E ; Enumerated                                            ;
+-----------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                             ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                          ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTHU                                ; 10          ; Signed Integer                                                                                   ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_paq1 ; Untyped                                                                                          ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                             ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                          ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                   ;
; LPM_WIDTHU                                ; 10          ; Signed Integer                                                                                   ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_paq1 ; Untyped                                                                                          ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:dec_st_read ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; subida         ; true  ; Enumerated                                                       ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:dec_busy ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; subida         ; false ; Enumerated                                                    ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_dataflow:sd_df|detector_borda:borda_read ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; subida         ; true  ; Enumerated                                                      ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 133.000000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2vu3      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                           ;
; Entity Instance                           ; RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 16                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 16                                                                          ;
;     -- NUMWORDS_B                         ; 4096                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_R_CACHE:r_cache"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; rst          ; Input  ; Info     ; Stuck at GND                                                                        ;
; cnt          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sdram_control:ram_ctrl" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; row_addr ; Input ; Info     ; Stuck at GND         ;
+----------+-------+----------+----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_CLOCK:r_pll"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:borda_read" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:dec_busy" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|detector_borda:dec_st_read" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; w_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f_we   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; w_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df|SdCardCtrl:sd_cartao"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; continue_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_i[8..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; error_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_dataflow:sd_df"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ena  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; f1e  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f1f  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2e  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2f  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lw   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h_i  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bs   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "detector_borda:\bordabotgen2:2:bordabot0"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; update ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom_linha:rl"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "detector_borda:borda_vs" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; rst  ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_sync:vga_s|ClockVGA:clk_vga"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_sync:vga_s"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; h_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 635                         ;
;     CLR               ; 169                         ;
;     CLR SCLR          ; 12                          ;
;     ENA               ; 170                         ;
;     ENA CLR           ; 84                          ;
;     ENA CLR SCLR      ; 12                          ;
;     ENA SCLR          ; 9                           ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 3                           ;
;     SLD               ; 1                           ;
;     plain             ; 137                         ;
; arriav_io_obuf        ; 57                          ;
; arriav_lcell_comb     ; 621                         ;
;     arith             ; 100                         ;
;         1 data inputs ; 97                          ;
;         2 data inputs ; 3                           ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 516                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 70                          ;
;         4 data inputs ; 99                          ;
;         5 data inputs ; 97                          ;
;         6 data inputs ; 149                         ;
; boundary_port         ; 166                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 44                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 20 18:45:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: Toplevel-rtl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 43
    Info (12023): Found entity 1: Toplevel File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-arch File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/VGA_Sync.vhd Line: 18
    Info (12023): Found entity 1: vga_sync File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/VGA_Sync.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file detectorborda.vhd
    Info (12022): Found design unit 1: detector_borda-rlt File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/DetectorBorda.vhd Line: 17
    Info (12023): Found entity 1: detector_borda File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/DetectorBorda.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom_linha-arch File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Rom.vhd Line: 12
    Info (12023): Found entity 1: rom_linha File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Rom.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file xess_common.vhd
    Info (12022): Found design unit 1: CommonPckg (xess) File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_Common.vhd Line: 29
    Info (12022): Found design unit 2: CommonPckg-body File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_Common.vhd Line: 75
Info (12021): Found 3 design units, including 1 entities, in source file xess_sdcard.vhd
    Info (12022): Found design unit 1: SdCardPckg (xess) File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_SDCard.vhd Line: 118
    Info (12022): Found design unit 2: SdCardCtrl-arch File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_SDCard.vhd Line: 196
    Info (12023): Found entity 1: SdCardCtrl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_SDCard.vhd Line: 164
Info (12021): Found 2 design units, including 1 entities, in source file hex_7seg.vhd
    Info (12022): Found design unit 1: HEX2Seg-Behavioral File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Hex_7Seg.vhd Line: 15
    Info (12023): Found entity 1: HEX2Seg File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Hex_7Seg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clockvga.vhd
    Info (12022): Found design unit 1: ClockVGA-rtl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA.vhd Line: 20
    Info (12023): Found entity 1: ClockVGA File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clockvga/clockvga_0002.v
    Info (12023): Found entity 1: ClockVGA_0002 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file sd_fifo.vhd
    Info (12022): Found design unit 1: SD_FIFO_512-rtl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO.vhd Line: 17
    Info (12023): Found entity 1: SD_FIFO_512 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sd_fifo_big.vhd
    Info (12022): Found design unit 1: SD_FIFO_16384-rtl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_BIG.vhd Line: 18
    Info (12023): Found entity 1: SD_FIFO_16384 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_BIG.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file blk_reader.vhd
    Info (12022): Found design unit 1: BLK_READER-rtl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/BLK_READER.vhd Line: 15
    Info (12023): Found entity 1: BLK_READER File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/BLK_READER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_sd.vhd
    Info (12022): Found design unit 1: ram_sd-SYN File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Ram_SD.vhd Line: 55
    Info (12023): Found entity 1: Ram_SD File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Ram_SD.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sd_fifo_new.vhd
    Info (12022): Found design unit 1: SD_FIFO_16x1K-rtl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_NEW.vhd Line: 23
    Info (12023): Found entity 1: SD_FIFO_16x1K File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_NEW.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_16x1k.vhd
    Info (12022): Found design unit 1: fifo_16x1k-SYN File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd Line: 59
    Info (12023): Found entity 1: FIFO_16x1K File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sd_dataflow.vhd
    Info (12022): Found design unit 1: SD_dataflow-behaviorial File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd Line: 38
    Info (12023): Found entity 1: SD_dataflow File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd Line: 7
Warning (12019): Can't analyze file -- file SDRAM.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file sd_ram_control.vhd
    Info (12022): Found design unit 1: sdram_control-rtl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 33
    Info (12023): Found entity 1: sdram_control File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_clock.vhd
    Info (12022): Found design unit 1: RAM_CLOCK-rtl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK.vhd Line: 20
    Info (12023): Found entity 1: RAM_CLOCK File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ram_clock/ram_clock_0002.v
    Info (12023): Found entity 1: RAM_CLOCK_0002 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file ram_r_cache.vhd
    Info (12022): Found design unit 1: RAM_R_CACHE-rtl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd Line: 20
    Info (12023): Found entity 1: RAM_R_CACHE File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dpram_4kx16b.vhd
    Info (12022): Found design unit 1: dpram_4kx16b-SYN File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd Line: 57
    Info (12023): Found entity 1: DPRAM_4Kx16b File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd Line: 43
Info (12127): Elaborating entity "Toplevel" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Toplevel.vhd(169): used implicit default value for signal "r_cache_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 169
Warning (10541): VHDL Signal Declaration warning at Toplevel.vhd(181): used implicit default value for signal "W_FIFO_F" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 181
Warning (10541): VHDL Signal Declaration warning at Toplevel.vhd(182): used implicit default value for signal "W_FIFO_E" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 182
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(196): object "delay9" assigned a value but never read File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 196
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(202): object "delay5_adv" assigned a value but never read File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 202
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(205): object "hori_valid" assigned a value but never read File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 205
Warning (10492): VHDL Process Statement warning at Toplevel.vhd(266): signal "c_update" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 266
Warning (10492): VHDL Process Statement warning at Toplevel.vhd(268): signal "color_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 268
Warning (10492): VHDL Process Statement warning at Toplevel.vhd(280): signal "vert_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 280
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:vga_s" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 229
Info (12128): Elaborating entity "ClockVGA" for hierarchy "vga_sync:vga_s|ClockVGA:clk_vga" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/VGA_Sync.vhd Line: 70
Info (12128): Elaborating entity "ClockVGA_0002" for hierarchy "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "85.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "detector_borda" for hierarchy "detector_borda:borda_vs" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 256
Info (12128): Elaborating entity "rom_linha" for hierarchy "rom_linha:rl" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 293
Info (12128): Elaborating entity "detector_borda" for hierarchy "detector_borda:\bordabotgen:0:bordabot0" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 304
Info (12128): Elaborating entity "SD_dataflow" for hierarchy "SD_dataflow:sd_df" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 331
Warning (10036): Verilog HDL or VHDL warning at SD_Dataflow.vhd(136): object "fifo1_q" assigned a value but never read File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at SD_Dataflow.vhd(137): object "fifo2_q" assigned a value but never read File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd Line: 137
Warning (10492): VHDL Process Statement warning at SD_Dataflow.vhd(306): signal "ena2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd Line: 306
Warning (10492): VHDL Process Statement warning at SD_Dataflow.vhd(356): signal "ena2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd Line: 356
Info (12128): Elaborating entity "SdCardCtrl" for hierarchy "SD_dataflow:sd_df|SdCardCtrl:sd_cartao" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd Line: 176
Info (12128): Elaborating entity "SD_FIFO_16x1K" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd Line: 204
Warning (10492): VHDL Process Statement warning at SD_FIFO_NEW.vhd(56): signal "we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_NEW.vhd Line: 56
Info (12128): Elaborating entity "FIFO_16x1K" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_NEW.vhd Line: 94
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd Line: 103
Info (12130): Elaborated megafunction instantiation "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd Line: 103
Info (12133): Instantiated megafunction "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd Line: 103
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_paq1.tdf
    Info (12023): Found entity 1: dcfifo_paq1 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_paq1" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/a_graycounter_ov6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/a_graycounter_kdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf
    Info (12023): Found entity 1: altsyncram_o8d1 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_o8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o8d1" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/cmpr_a06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf Line: 61
Info (12128): Elaborating entity "RAM_CLOCK" for hierarchy "RAM_CLOCK:r_pll" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 368
Info (12128): Elaborating entity "RAM_CLOCK_0002" for hierarchy "RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst|altera_pll:altera_pll_i" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst|altera_pll:altera_pll_i" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v Line: 85
Info (12133): Instantiated megafunction "RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "133.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control:ram_ctrl" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 387
Warning (10036): Verilog HDL or VHDL warning at SD_RAM_CONTROL.vhd(72): object "write_buff" assigned a value but never read File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 72
Info (12128): Elaborating entity "RAM_R_CACHE" for hierarchy "RAM_R_CACHE:r_cache" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 416
Warning (10492): VHDL Process Statement warning at RAM_R_CACHE.vhd(42): signal "we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd Line: 42
Info (12128): Elaborating entity "DPRAM_4Kx16b" for hierarchy "RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd Line: 64
Info (12133): Instantiated megafunction "RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2vu3.tdf
    Info (12023): Found entity 1: altsyncram_2vu3 File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2vu3" for hierarchy "RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "HEX2Seg" for hierarchy "HEX2Seg:hexi1" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 530
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[12]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf Line: 435
        Warning (14320): Synthesized away node "RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[13]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf Line: 468
        Warning (14320): Synthesized away node "RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[14]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf Line: 501
        Warning (14320): Synthesized away node "RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[15]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf Line: 534
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver. File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver. File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_CMD" and its non-tri-state driver. File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 27
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_DAT[3]" and its non-tri-state driver. File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 28
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 28
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 28
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 28
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[0]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[1]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[2]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[3]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[4]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[5]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[6]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[7]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[8]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[9]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[10]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[11]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[12]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[13]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[14]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "sdram_control:ram_ctrl|RD_DATA[15]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd Line: 10
    Warning (13010): Node "GPIO[16]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "GPIO[17]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 20
    Warning (13010): Node "SD_CMD~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 27
    Warning (13010): Node "SD_DAT[3]~synth" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex0[0]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[1]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[2]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[3]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[4]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[5]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex0[6]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 11
    Warning (13410): Pin "hex1[0]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[1]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[2]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[3]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[4]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[5]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex1[6]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 12
    Warning (13410): Pin "hex2[0]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex2[1]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex2[2]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex2[3]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex2[4]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex2[5]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex2[6]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex3[0]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex3[1]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex3[2]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex3[3]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex3[4]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex3[5]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex3[6]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex4[0]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex4[1]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex4[2]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex4[3]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex4[4]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex4[5]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex4[6]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex5[0]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 16
    Warning (13410): Pin "hex5[1]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 16
    Warning (13410): Pin "hex5[2]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 16
    Warning (13410): Pin "hex5[3]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 16
    Warning (13410): Pin "hex5[4]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 16
    Warning (13410): Pin "hex5[5]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 16
    Warning (13410): Pin "hex5[6]" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 16
    Warning (13410): Pin "LEDs[5]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "LEDs[6]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 17
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 30
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 31
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 31
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 34
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 35
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 48 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 11 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clks[3]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 10
    Warning (15610): No output dependent on input pin "DIPs[0]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[1]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[2]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[3]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[4]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[5]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[6]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[7]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[8]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "DIPs[9]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 18
    Warning (15610): No output dependent on input pin "KEYs[2]" File: C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd Line: 19
Info (21057): Implemented 1128 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 57 bidirectional pins
    Info (21061): Implemented 916 logic cells
    Info (21064): Implemented 44 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings
    Info: Peak virtual memory: 4903 megabytes
    Info: Processing ended: Tue Jun 20 18:45:50 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:31


