Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Wed Feb 18 11:26:41 2015
| Host         : ubuntu running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_clock_utilization -file v6pcieDMA_clock_utilization_placed.rpt
| Design       : v6pcieDMA
| Device       : xc7a200t
---------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X0Y2
10. Net wise resources used in clock region X1Y2
11. Net wise resources used in clock region X0Y3
12. Net wise resources used in clock region X1Y3
13. Net wise resources used in clock region X0Y4

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    8 |        32 |         0 |
| BUFH  |    0 |       120 |         0 |
| BUFIO |    0 |        40 |         0 |
| MMCM  |    2 |        10 |         0 |
| PLL   |    0 |        10 |         0 |
| BUFR  |    0 |        40 |         0 |
| BUFMR |    0 |        20 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                                                                    |                                                                                                        |   Num Loads  |       |               |           |
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                                                                                                          | Net Name                                                                                               | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | Inst_clckinvert/U0/clkin1_bufg                                                                                     | Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0                                                                  |    1 |     1 |    no |         2.027 |     0.101 |
|     2 | Inst_clckinvert/U0/clkf_buf                                                                                        | Inst_clckinvert/U0/clkfbout_buf_clk_wiz_0                                                              |    1 |     1 |    no |         2.029 |     0.101 |
|     3 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i    | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk       |    1 |     1 |    no |         1.847 |     0.092 |
|     4 | Inst_clckinvert/U0/clkout1_buf                                                                                     | Inst_clckinvert/U0/CLK0_OUT                                                                            |    3 |     3 |    no |         3.164 |     0.341 |
|     5 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i       | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |  348 |   102 |    no |         2.098 |     0.266 |
|     6 | Inst_clckinvert/U0/clkout2_buf                                                                                     | Inst_clckinvert/U0/CLK90_OUT                                                                           |  488 |   185 |    no |         2.761 |     1.182 |
|     7 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |  664 |   256 |    no |         2.109 |     0.277 |
|     8 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1   | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 | 6249 |  2041 |    no |         2.109 |     0.530 |
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                                                  |                                                                                                      |   Num Loads  |       |               |           |
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                                                                                        | Net Name                                                                                             | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | Inst_clckinvert/U0/mmcm_adv_inst                                                                 | Inst_clckinvert/U0/CLK0_OUT_clk_wiz_0                                                                |    1 |     1 |    no |         2.081 |     0.104 |
|     2 | Inst_clckinvert/U0/mmcm_adv_inst                                                                 | Inst_clckinvert/U0/CLK90_OUT_clk_wiz_0                                                               |    1 |     1 |    no |         2.081 |     0.104 |
|     3 | Inst_clckinvert/U0/mmcm_adv_inst                                                                 | Inst_clckinvert/U0/clkfbout_clk_wiz_0                                                                |    1 |     1 |    no |         2.081 |     0.104 |
|     4 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz |    1 |     1 |    no |         1.843 |     0.092 |
|     5 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb    |    1 |     1 |    no |         0.014 |     0.001 |
|     6 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1   |    1 |     1 |    no |         1.843 |     0.092 |
|     7 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz |    2 |     2 |    no |         1.843 |     0.092 |
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 21600 |    0 |  3200 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  3200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    7 |    50 |    0 |    50 |    0 | 33600 |    0 |  5600 |    0 |   100 |    0 |    50 |    0 |   100 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   75 | 28800 |    0 |  5600 |    0 |   100 |    9 |    50 |    0 |   100 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   25 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |    80 |    3 |    40 |    0 |    80 |
| X0Y3              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 5741 | 28800 |  294 |  5600 |    0 |   100 |   34 |    50 |    0 |   100 |
| X1Y3              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  129 | 32000 |    0 |  5600 |    0 |    80 |   12 |    40 |    0 |    80 |
| X0Y4              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    5 |     5 |    1 |     1 |    0 |    50 |    0 |    50 | 1344 | 20400 |    0 |  3000 |    0 |    50 |    8 |    25 |    0 |    60 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  3200 |    0 |    40 |    0 |    20 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |        Clock Net Name        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       7 |       0 |   0 |     0 |        0 | Inst_clckinvert/U0/CLK90_OUT |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------+


9. Net wise resources used in clock region X0Y2
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                             Clock Net Name                                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk       |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         9 |       0 |       0 |   9 |     0 |        0 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         9 |       0 |       0 |  66 |     0 |        0 | Inst_clckinvert/U0/CLK90_OUT                                                                           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+


10. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                             Clock Net Name                                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         3 |      25 |       0 |   0 |     0 |        0 | Inst_clckinvert/U0/CLK90_OUT                                                                           |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         3 |       0 |       0 |   0 |     0 |        0 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+


11. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                             Clock Net Name                                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        33 |       0 |       0 |  329 |     0 |        0 | Inst_clckinvert/U0/CLK90_OUT                                                                           |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        35 |       0 |       0 | 5412 |   294 |        0 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                             Clock Net Name                                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        12 |       0 |       0 |   4 |     0 |        0 | Inst_clckinvert/U0/CLK90_OUT                                                                           |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        12 |       0 |       0 | 125 |     0 |        0 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+


13. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                             Clock Net Name                                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | Inst_clckinvert/U0/CLKIN_IN_clk_wiz_0                                                                  |
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | Inst_clckinvert/U0/clkfbout_buf_clk_wiz_0                                                              |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        16 |       0 |       0 | 342 |     0 |        0 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1 |
| BUFG        |     ---     |   no  |         0 |        0 |       5 |         0 |       0 |       0 | 343 |     0 |        0 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |      16 |         0 |       0 |       0 | 659 |     0 |        0 | make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells Inst_clckinvert/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells Inst_clckinvert/U0/clkout2_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells Inst_clckinvert/U0/clkin1_bufg]
set_property LOC BUFGCTRL_X0Y18 [get_cells Inst_clckinvert/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i]
set_property LOC BUFGCTRL_X0Y1 [get_cells make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1]
set_property LOC BUFGCTRL_X0Y0 [get_cells make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y19 [get_cells make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y4 [get_cells Inst_clckinvert/U0/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y2 [get_cells make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X1Y124 [get_cells OBUF]
set_property LOC IOB_X1Y126 [get_cells OBUF_1]
set_property LOC IOB_X0Y74 [get_cells OBUF_2]

# Location of clock ports
set_property LOC IOB_X0Y126 [get_ports CLK100MHZ]

# Clock net "Inst_clckinvert/U0/CLK90_OUT" driven by instance "Inst_clckinvert/U0/clkout2_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_Inst_clckinvert/U0/CLK90_OUT
add_cells_to_pblock [get_pblocks  CLKAG_Inst_clckinvert/U0/CLK90_OUT] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Inst_clckinvert/U0/CLK90_OUT"}]]]
resize_pblock [get_pblocks CLKAG_Inst_clckinvert/U0/CLK90_OUT] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK" driven by instance "make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK
add_cells_to_pblock [get_pblocks  CLKAG_make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK"}]]]
resize_pblock [get_pblocks CLKAG_make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK" driven by instance "make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK
add_cells_to_pblock [get_pblocks  CLKAG_make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK"}]]]
resize_pblock [get_pblocks CLKAG_make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1" driven by instance "make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1
add_cells_to_pblock [get_pblocks  CLKAG_make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1"}]]]
resize_pblock [get_pblocks CLKAG_make4Lanes.pcieCore/v7_pcie_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup
