19:07:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\488\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\temp_xsdb_launch_script.tcl
19:07:22 INFO  : Registering command handlers for Vitis TCF services
19:07:23 INFO  : XSCT server has started successfully.
19:07:23 INFO  : Platform repository initialization has completed.
19:07:23 INFO  : Successfully done setting XSCT server connection channel  
19:07:23 INFO  : Successfully done query RDI_DATADIR 
19:07:23 INFO  : Successfully done setting workspace for the tool. 
19:07:23 INFO  : plnx-install-location is set to ''
19:08:55 INFO  : Result from executing command 'getProjects': VGA_design_1_wrapper
19:08:55 INFO  : Result from executing command 'getPlatforms': 
19:08:55 INFO  : Platform 'VGA_design_1_wrapper' is added to custom repositories.
19:09:02 INFO  : Platform 'VGA_design_1_wrapper' is added to custom repositories.
19:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
19:11:56 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit"
19:12:30 INFO  : Result from executing command 'getProjects': VGA_design_1_wrapper
19:12:30 INFO  : Result from executing command 'getPlatforms': VGA_design_1_wrapper|C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/VGA_design_1_wrapper.xpfm
19:12:30 INFO  : Checking for BSP changes to sync application flags for project 'VGA-Shit-test1'...
