
---------- Begin Simulation Statistics ----------
final_tick                                26065842000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695716                       # Number of bytes of host memory used
host_op_rate                                   274849                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.40                       # Real time elapsed on the host
host_tick_rate                              716147888                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026066                       # Number of seconds simulated
sim_ticks                                 26065842000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.537149                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61246                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64107                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               869                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             64278                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                163                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             375                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              212                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66414                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     599                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          109                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10003706                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.606584                       # CPI: cycles per instruction
system.cpu.discardedOps                          2689                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4947457                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3686631                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1308729                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14329713                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383644                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         26065842                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5007137     50.05%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                3686523     36.85%     86.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1309937     13.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10003706                       # Class of committed instruction
system.cpu.tickCycles                        11736129                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        265206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       147880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       297131                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            350                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       115808                       # Transaction distribution
system.membus.trans_dist::CleanEvict              236                       # Transaction distribution
system.membus.trans_dist::ReadExReq            148559                       # Transaction distribution
system.membus.trans_dist::ReadExResp           148559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       414368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 414368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16958080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16958080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            149162                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  149162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              149162                       # Request fanout histogram
system.membus.respLayer1.occupancy          785367000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           728438000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       263362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          213                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           148559                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          148559                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           562                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       445046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                446383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        49600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18959616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19009216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          116394                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7411712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           265646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001442                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 265264     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    381      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             265646                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          592665000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446072997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1686000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   15                       # number of demand (read+write) hits
system.l2.demand_hits::total                       87                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data                  15                       # number of overall hits
system.l2.overall_hits::total                      87                       # number of overall hits
system.l2.demand_misses::.cpu.inst                490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             148675                       # number of demand (read+write) misses
system.l2.demand_misses::total                 149165                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               490                       # number of overall misses
system.l2.overall_misses::.cpu.data            148675                       # number of overall misses
system.l2.overall_misses::total                149165                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47641000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14860065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14907706000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47641000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14860065000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14907706000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           148690                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149252                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          148690                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149252                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.871886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999899                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999417                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.871886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999899                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999417                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97226.530612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99949.991592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99941.045151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97226.530612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99949.991592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99941.045151                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              115808                       # number of writebacks
system.l2.writebacks::total                    115808                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        148672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            149162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       148672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           149162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37841000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11886369000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11924210000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37841000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11886369000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11924210000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.871886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.871886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999397                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77226.530612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79950.286537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79941.338947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77226.530612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79950.286537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79941.338947                       # average overall mshr miss latency
system.l2.replacements                         116394                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       147554                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           147554                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       147554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       147554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          200                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          148559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              148559                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14848199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14848199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        148559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99948.162010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99948.162010                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       148559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         148559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11877019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11877019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79948.162010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79948.162010                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47641000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47641000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.871886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.871886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97226.530612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97226.530612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37841000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37841000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.871886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77226.530612                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77226.530612                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11866000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11866000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.885496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102293.103448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102293.103448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.862595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.862595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82743.362832                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82743.362832                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29311.938560                       # Cycle average of tags in use
system.l2.tags.total_refs                      297097                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    149162                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.991774                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       101.977256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29209.961304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.891417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.894529                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27098                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9656362                       # Number of tag accesses
system.l2.tags.data_accesses                  9656362                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9515008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9546368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7411712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7411712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          148672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       115808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             115808                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1203107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         365037431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             366240538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1203107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1203107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      284345773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            284345773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      284345773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1203107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        365037431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            650586311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    115808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    148672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000340995500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6428                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             109455                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115808                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7172                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1480592250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4277379750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9926.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28676.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132861                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102838                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115808                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  149078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    579.785946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   388.223435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   411.384415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1392      4.76%      4.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10221     34.95%     39.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1021      3.49%     43.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1111      3.80%     47.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          963      3.29%     50.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          953      3.26%     53.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1088      3.72%     57.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1316      4.50%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11180     38.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29245                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.203485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.049050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    411.907886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         6427     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6428                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.012290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.011235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.193254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               27      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6268     97.51%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              133      2.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6428                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9546368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7410112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9546368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7411712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       366.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       284.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    366.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26065777000                       # Total gap between requests
system.mem_ctrls.avgGap                      98372.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9515008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7410112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1203107.116202116245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365037430.979593932629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 284284390.275978803635                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       148672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115808                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12698500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4264681250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 487288666500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25915.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28685.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4207728.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            104194020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55376640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           532122780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          301585500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2057200080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6082829100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4886901120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14020209240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.876706                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12531417250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    870220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12664204750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            104622420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55608135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           532893900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          302801760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2057200080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6094372170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4877180640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14024679105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.048190                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12506084000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    870220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12689538000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     26065842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       601868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           601868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       601868                       # number of overall hits
system.cpu.icache.overall_hits::total          601868                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          562                       # number of overall misses
system.cpu.icache.overall_misses::total           562                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51994000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51994000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51994000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51994000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       602430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       602430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       602430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       602430                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92516.014235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92516.014235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92516.014235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92516.014235                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          213                       # number of writebacks
system.cpu.icache.writebacks::total               213                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          562                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          562                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          562                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          562                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50870000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50870000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000933                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000933                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000933                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000933                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90516.014235                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90516.014235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90516.014235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90516.014235                       # average overall mshr miss latency
system.cpu.icache.replacements                    213                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       601868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          601868                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           562                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51994000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51994000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       602430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       602430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92516.014235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92516.014235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          562                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          562                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90516.014235                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90516.014235                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           348.547153                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              602430                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               562                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1071.939502                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   348.547153                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.680756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.680756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1205422                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1205422                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4580717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4580717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4580756                       # number of overall hits
system.cpu.dcache.overall_hits::total         4580756                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       297212                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         297212                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       297230                       # number of overall misses
system.cpu.dcache.overall_misses::total        297230                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29616688000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29616688000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29616688000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29616688000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4877929                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4877929                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4877986                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4877986                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060933                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99648.358747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99648.358747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99642.324126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99642.324126                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147554                       # number of writebacks
system.cpu.dcache.writebacks::total            147554                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       148538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       148538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       148538                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       148538                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       148674                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       148674                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       148690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       148690                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15304825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15304825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15306484000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15306484000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030482                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030482                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102942.175498                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102942.175498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102942.255700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102942.255700                       # average overall mshr miss latency
system.cpu.dcache.replacements                 147666                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3567969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3567969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11718000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11718000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3568090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3568090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96842.975207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96842.975207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10947000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10947000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95191.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95191.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1012748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1012748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       297091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       297091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29604970000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29604970000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1309839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.226815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.226815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99649.501331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99649.501331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       148532                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       148532                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       148559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       148559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15293878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15293878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102948.175472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102948.175472                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.315789                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.315789                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1659000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1659000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.280702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.280702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.405834                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4729474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            148690                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.807613                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.405834                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9904718                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9904718                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26065842000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
