Pipelined_MIPS with 5-stage: IF, ID, EX, MEM, WB 

This is the final project of DSD course.

Data Cache type: Write-back, direct-mapped with both read and write cache.

Instruction Cache type: Write-back, direct-mapped, read-only cache.
