// Seed: 1267899468
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_5 = 1'b0, id_6, id_7, id_8, id_9;
  assign id_9 = {1};
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
module module_2 (
    output tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri1 id_3,
    output wand id_4
);
  uwire id_6, id_7 = 1;
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output wand id_6
);
  assign id_6 = 1;
  module_2 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_6,
      id_6
  );
endmodule
