{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714610157196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714610157197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 03:35:57 2024 " "Processing started: Thu May 02 03:35:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714610157197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610157197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_g29_p2 -c lab3_g29_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_g29_p2 -c lab3_g29_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610157197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714610157388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714610157388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g29_p1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_g29_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g29_p1 " "Found entity 1: lab3_g29_p1" {  } { { "lab3_g29_p1.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/lab3_g29_p1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714610163869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610163869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g29_p2_and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_g29_p2_and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g29_p2_and_gate " "Found entity 1: lab3_g29_p2_and_gate" {  } { { "lab3_g29_p2_and_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/lab3_g29_p2_and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714610163869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610163869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g29_p2_or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_g29_p2_or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g29_p2_or_gate " "Found entity 1: lab3_g29_p2_or_gate" {  } { { "lab3_g29_p2_or_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/lab3_g29_p2_or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714610163870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610163870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g29_p2_nand_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_g29_p2_nand_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g29_p2_nand_gate " "Found entity 1: lab3_g29_p2_nand_gate" {  } { { "lab3_g29_p2_nand_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/lab3_g29_p2_nand_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714610163871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610163871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g29_p2_nor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_g29_p2_nor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g29_p2_nor_gate " "Found entity 1: lab3_g29_p2_nor_gate" {  } { { "lab3_g29_p2_nor_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/lab3_g29_p2_nor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714610163871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610163871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_gates_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_gates_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_gates_testbench " "Found entity 1: all_gates_testbench" {  } { { "all_gates_testbench.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/all_gates_testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714610163872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610163872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/main.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714610163873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610163873 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(13) " "Verilog HDL Instantiation warning at main.sv(13): instance has no name" {  } { { "main.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/main.sv" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714610163883 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(20) " "Verilog HDL Instantiation warning at main.sv(20): instance has no name" {  } { { "main.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/main.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714610163883 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(27) " "Verilog HDL Instantiation warning at main.sv(27): instance has no name" {  } { { "main.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/main.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714610163884 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(34) " "Verilog HDL Instantiation warning at main.sv(34): instance has no name" {  } { { "main.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p2/main.sv" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714610163884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714610163898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_g29_p2_and_gate lab3_g29_p2_and_gate:comb_3 " "Elaborating entity \"lab3_g29_p2_and_gate\" for hierarchy \"lab3_g29_p2_and_gate:comb_3\"" {  } { { "main.sv" "comb_3" { Text "D:/quartus_lab/lab3/lab3_g29_p2/main.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714610163918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_g29_p1 lab3_g29_p2_and_gate:comb_3\|lab3_g29_p1:mux " "Elaborating entity \"lab3_g29_p1\" for hierarchy \"lab3_g29_p2_and_gate:comb_3\|lab3_g29_p1:mux\"" {  } { { "lab3_g29_p2_and_gate.sv" "mux" { Text "D:/quartus_lab/lab3/lab3_g29_p2/lab3_g29_p2_and_gate.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714610163919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_g29_p2_or_gate lab3_g29_p2_or_gate:comb_4 " "Elaborating entity \"lab3_g29_p2_or_gate\" for hierarchy \"lab3_g29_p2_or_gate:comb_4\"" {  } { { "main.sv" "comb_4" { Text "D:/quartus_lab/lab3/lab3_g29_p2/main.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714610163920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_g29_p2_nand_gate lab3_g29_p2_nand_gate:comb_5 " "Elaborating entity \"lab3_g29_p2_nand_gate\" for hierarchy \"lab3_g29_p2_nand_gate:comb_5\"" {  } { { "main.sv" "comb_5" { Text "D:/quartus_lab/lab3/lab3_g29_p2/main.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714610163921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_g29_p2_nor_gate lab3_g29_p2_nor_gate:comb_6 " "Elaborating entity \"lab3_g29_p2_nor_gate\" for hierarchy \"lab3_g29_p2_nor_gate:comb_6\"" {  } { { "main.sv" "comb_6" { Text "D:/quartus_lab/lab3/lab3_g29_p2/main.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714610163922 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714610164140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714610164186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714610164477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714610164477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714610164490 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714610164490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714610164490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714610164490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714610164498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 03:36:04 2024 " "Processing ended: Thu May 02 03:36:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714610164498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714610164498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714610164498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714610164498 ""}
