# SystemVerilog_student_exercises
Simple exercises in SystemVerilog for students
