From e22caa8867e1432b28a4b9150e2ca6b2376fe7cf Mon Sep 17 00:00:00 2001
From: ltian <le.tian@windriver.com>
Date: Mon, 15 Nov 2010 14:50:19 +0800
Subject: [PATCH 117/132] MIPS: Octeon: Display the Core number in cache exceptions.

Source: Cavium SDK 2.0.0-366

Having the physical core number with a cache exception can be useful for debug
purposes.

Signed-off-by: Chad Reese <kreese@caviumnetworks.com>
Signed-off-by: ltian <le.tian@windriver.com>
---
 arch/mips/mm/c-octeon.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/mips/mm/c-octeon.c b/arch/mips/mm/c-octeon.c
index a56a464..f92cac5 100644
--- a/arch/mips/mm/c-octeon.c
+++ b/arch/mips/mm/c-octeon.c
@@ -286,7 +286,7 @@ static void  cache_parity_error_octeon(int non_recoverable)
 	unsigned long coreid = cvmx_get_core_num();
 	uint64_t icache_err = read_octeon_c0_icacheerr();
 
-	pr_err("Cache error exception:\n");
+	pr_err("Core%lu: Cache error exception:\n", coreid);
 	pr_err("cp0_errorepc == %lx\n", read_c0_errorepc());
 	if (icache_err & 1) {
 		pr_err("CacheErr (Icache) == %llx\n",
-- 
1.6.5.2

