# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"fifo_mem_tb_time_impl.v" \
"../../../../../../../MODULES/fifo_mem_tb.v" \

# Do not sort compile order
nosort
