<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='125' type='bool llvm::AArch64RegisterBankInfo::onlyDefinesFP(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='124'>/// Returns true if the destination register of \p MI must be a FPR.</doc>
<def f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='493' ll='506' type='bool llvm::AArch64RegisterBankInfo::onlyDefinesFP(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='687' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
