# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Stepper_Motor.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Stepper_Motor.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../Stepper_Motor.srcs/sources_1/bd/system/ipshared/70fd/hdl" --include "C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Stepper_Motor.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../Stepper_Motor.srcs/sources_1/new/spwm.v" \
"../../../../Stepper_Motor.ip_user_files/bd/system/sim/system.v" \
"../../../../Stepper_Motor.srcs/sources_1/bd/system/hdl/system_wrapper.v" \
"../../../../Stepper_Motor.srcs/sources_1/new/stepper_motor_top_pwm.v" \
"../../../../Stepper_Motor.srcs/sources_1/new/spwm_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
