

================================================================
== Vitis HLS Report for 'ss_sort'
================================================================
* Date:           Sat Oct  4 15:13:04 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   444881|   444881|  4.449 ms|  4.449 ms|  444882|  444882|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_init_1_fu_95             |init_1            |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_hist_1_fu_103            |hist_1            |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
        |grp_local_scan_1_fu_118      |local_scan_1      |     6913|     6913|  69.130 us|  69.130 us|  6913|  6913|       no|
        |grp_sum_scan_1_fu_126        |sum_scan_1        |      391|      391|   3.910 us|   3.910 us|   391|   391|       no|
        |grp_last_step_scan_1_fu_138  |last_step_scan_1  |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
        |grp_update_1_fu_150          |update_1          |     6147|     6147|  61.470 us|  61.470 us|  6147|  6147|       no|
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sort_1  |   444880|   444880|     27805|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    2657|   21325|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     798|    -|
|Register         |        -|     -|      38|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2695|   22141|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+-----+------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------+------------------+---------+----+-----+------+-----+
    |grp_hist_1_fu_103            |hist_1            |        0|   0|  271|  2065|    0|
    |grp_init_1_fu_95             |init_1            |        0|   0|   64|  1360|    0|
    |grp_last_step_scan_1_fu_138  |last_step_scan_1  |        0|   0|  458|  3215|    0|
    |grp_local_scan_1_fu_118      |local_scan_1      |        0|   0|  691|  4032|    0|
    |grp_sum_scan_1_fu_126        |sum_scan_1        |        0|   0|  645|  4594|    0|
    |grp_update_1_fu_150          |update_1          |        0|   0|  528|  6059|    0|
    +-----------------------------+------------------+---------+----+-----+------+-----+
    |Total                        |                  |        0|   0| 2657| 21325|    0|
    +-----------------------------+------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |exp_3_fu_193_p2                   |         +|   0|  0|  14|           6|           2|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  18|           8|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |a_0_address0                            |  17|          4|    9|         36|
    |a_0_ce0                                 |  17|          4|    1|          4|
    |a_0_ce1                                 |   9|          2|    1|          2|
    |a_0_we0                                 |   9|          2|    1|          2|
    |a_1_address0                            |  17|          4|    9|         36|
    |a_1_ce0                                 |  17|          4|    1|          4|
    |a_1_ce1                                 |   9|          2|    1|          2|
    |a_1_we0                                 |   9|          2|    1|          2|
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |ap_phi_mux_valid_buffer_1_phi_fu_86_p4  |  13|          3|    1|          3|
    |b_0_address0                            |  17|          4|    9|         36|
    |b_0_ce0                                 |  17|          4|    1|          4|
    |b_0_ce1                                 |   9|          2|    1|          2|
    |b_0_we0                                 |   9|          2|    1|          2|
    |b_1_address0                            |  17|          4|    9|         36|
    |b_1_ce0                                 |  17|          4|    1|          4|
    |b_1_ce1                                 |   9|          2|    1|          2|
    |b_1_we0                                 |   9|          2|    1|          2|
    |bucket_0_address0                       |  29|          7|    9|         63|
    |bucket_0_address1                       |  17|          4|    9|         36|
    |bucket_0_ce0                            |  29|          7|    1|          7|
    |bucket_0_ce1                            |  17|          4|    1|          4|
    |bucket_0_d0                             |  25|          6|   64|        384|
    |bucket_0_we0                            |  25|          6|    1|          6|
    |bucket_0_we1                            |   9|          2|    1|          2|
    |bucket_1_address0                       |  29|          7|    9|         63|
    |bucket_1_address1                       |  17|          4|    9|         36|
    |bucket_1_ce0                            |  29|          7|    1|          7|
    |bucket_1_ce1                            |  17|          4|    1|          4|
    |bucket_1_d0                             |  25|          6|   64|        384|
    |bucket_1_we0                            |  25|          6|    1|          6|
    |bucket_1_we1                            |   9|          2|    1|          2|
    |exp_fu_66                               |   9|          2|    6|         12|
    |grp_hist_1_fu_103_b_0_q0                |  13|          3|   64|        192|
    |grp_hist_1_fu_103_b_1_q0                |  13|          3|   64|        192|
    |grp_update_1_fu_150_a_0_q0              |  13|          3|   64|        192|
    |grp_update_1_fu_150_a_1_q0              |  13|          3|   64|        192|
    |grp_update_1_fu_150_b_03_q0             |  13|          3|   64|        192|
    |grp_update_1_fu_150_b_03_q1             |  13|          3|   64|        192|
    |grp_update_1_fu_150_b_15_q0             |  13|          3|   64|        192|
    |grp_update_1_fu_150_b_15_q1             |  13|          3|   64|        192|
    |sum_0_address0                          |  13|          3|    5|         15|
    |sum_0_ce0                               |  13|          3|    1|          3|
    |sum_0_ce1                               |   9|          2|    1|          2|
    |sum_0_we0                               |   9|          2|    1|          2|
    |sum_1_address0                          |  13|          3|    5|         15|
    |sum_1_ce0                               |  13|          3|    1|          3|
    |sum_1_ce1                               |   9|          2|    1|          2|
    |sum_1_we0                               |   9|          2|    1|          2|
    |valid_buffer_reg_70                     |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 798|        187|  757|       2793|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  15|   0|   15|          0|
    |exp_fu_66                                 |   6|   0|    6|          0|
    |grp_hist_1_fu_103_ap_start_reg            |   1|   0|    1|          0|
    |grp_init_1_fu_95_ap_start_reg             |   1|   0|    1|          0|
    |grp_last_step_scan_1_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |grp_local_scan_1_fu_118_ap_start_reg      |   1|   0|    1|          0|
    |grp_sum_scan_1_fu_126_ap_start_reg        |   1|   0|    1|          0|
    |grp_update_1_fu_150_ap_start_reg          |   1|   0|    1|          0|
    |trunc_ln84_1_reg_221                      |   5|   0|    5|          0|
    |trunc_ln84_reg_216                        |   5|   0|    5|          0|
    |valid_buffer_reg_70                       |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  38|   0|   38|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       ss_sort|  return value|
|a_0_address0       |  out|    9|   ap_memory|           a_0|         array|
|a_0_ce0            |  out|    1|   ap_memory|           a_0|         array|
|a_0_we0            |  out|    1|   ap_memory|           a_0|         array|
|a_0_d0             |  out|   64|   ap_memory|           a_0|         array|
|a_0_q0             |   in|   64|   ap_memory|           a_0|         array|
|a_0_address1       |  out|    9|   ap_memory|           a_0|         array|
|a_0_ce1            |  out|    1|   ap_memory|           a_0|         array|
|a_0_q1             |   in|   64|   ap_memory|           a_0|         array|
|a_1_address0       |  out|    9|   ap_memory|           a_1|         array|
|a_1_ce0            |  out|    1|   ap_memory|           a_1|         array|
|a_1_we0            |  out|    1|   ap_memory|           a_1|         array|
|a_1_d0             |  out|   64|   ap_memory|           a_1|         array|
|a_1_q0             |   in|   64|   ap_memory|           a_1|         array|
|a_1_address1       |  out|    9|   ap_memory|           a_1|         array|
|a_1_ce1            |  out|    1|   ap_memory|           a_1|         array|
|a_1_q1             |   in|   64|   ap_memory|           a_1|         array|
|b_0_address0       |  out|    9|   ap_memory|           b_0|         array|
|b_0_ce0            |  out|    1|   ap_memory|           b_0|         array|
|b_0_we0            |  out|    1|   ap_memory|           b_0|         array|
|b_0_d0             |  out|   64|   ap_memory|           b_0|         array|
|b_0_q0             |   in|   64|   ap_memory|           b_0|         array|
|b_0_address1       |  out|    9|   ap_memory|           b_0|         array|
|b_0_ce1            |  out|    1|   ap_memory|           b_0|         array|
|b_0_q1             |   in|   64|   ap_memory|           b_0|         array|
|b_1_address0       |  out|    9|   ap_memory|           b_1|         array|
|b_1_ce0            |  out|    1|   ap_memory|           b_1|         array|
|b_1_we0            |  out|    1|   ap_memory|           b_1|         array|
|b_1_d0             |  out|   64|   ap_memory|           b_1|         array|
|b_1_q0             |   in|   64|   ap_memory|           b_1|         array|
|b_1_address1       |  out|    9|   ap_memory|           b_1|         array|
|b_1_ce1            |  out|    1|   ap_memory|           b_1|         array|
|b_1_q1             |   in|   64|   ap_memory|           b_1|         array|
|bucket_0_address0  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_we0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_d0        |  out|   64|   ap_memory|      bucket_0|         array|
|bucket_0_q0        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_0_address1  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce1       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_we1       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_d1        |  out|   64|   ap_memory|      bucket_0|         array|
|bucket_0_q1        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_1_address0  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_we0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_d0        |  out|   64|   ap_memory|      bucket_1|         array|
|bucket_1_q0        |   in|   64|   ap_memory|      bucket_1|         array|
|bucket_1_address1  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce1       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_we1       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_d1        |  out|   64|   ap_memory|      bucket_1|         array|
|bucket_1_q1        |   in|   64|   ap_memory|      bucket_1|         array|
|sum_0_address0     |  out|    5|   ap_memory|         sum_0|         array|
|sum_0_ce0          |  out|    1|   ap_memory|         sum_0|         array|
|sum_0_we0          |  out|    1|   ap_memory|         sum_0|         array|
|sum_0_d0           |  out|   64|   ap_memory|         sum_0|         array|
|sum_0_q0           |   in|   64|   ap_memory|         sum_0|         array|
|sum_0_address1     |  out|    5|   ap_memory|         sum_0|         array|
|sum_0_ce1          |  out|    1|   ap_memory|         sum_0|         array|
|sum_0_q1           |   in|   64|   ap_memory|         sum_0|         array|
|sum_1_address0     |  out|    5|   ap_memory|         sum_1|         array|
|sum_1_ce0          |  out|    1|   ap_memory|         sum_1|         array|
|sum_1_we0          |  out|    1|   ap_memory|         sum_1|         array|
|sum_1_d0           |  out|   64|   ap_memory|         sum_1|         array|
|sum_1_q0           |   in|   64|   ap_memory|         sum_1|         array|
|sum_1_address1     |  out|    5|   ap_memory|         sum_1|         array|
|sum_1_ce1          |  out|    1|   ap_memory|         sum_1|         array|
|sum_1_q1           |   in|   64|   ap_memory|         sum_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

