/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [27:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [36:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_23z;
  reg [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire [27:0] celloutsig_0_28z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  reg [12:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [38:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_2z[14] : celloutsig_0_2z[17]);
  assign celloutsig_1_18z = !(celloutsig_1_0z ? celloutsig_1_16z[2] : celloutsig_1_9z[3]);
  assign celloutsig_0_1z = !(in_data[75] ? in_data[42] : celloutsig_0_0z);
  assign celloutsig_0_11z = !(celloutsig_0_0z ? celloutsig_0_6z : celloutsig_0_9z[2]);
  assign celloutsig_0_0z = ~in_data[84];
  assign celloutsig_1_10z = ~celloutsig_1_2z[1];
  assign celloutsig_0_6z = ~celloutsig_0_2z[5];
  assign celloutsig_1_15z = ~celloutsig_1_1z[5];
  assign celloutsig_0_50z = ~((celloutsig_0_23z[4] | celloutsig_0_19z[2]) & (celloutsig_0_4z | celloutsig_0_3z));
  assign celloutsig_0_3z = ~(in_data[75] ^ celloutsig_0_1z);
  assign celloutsig_0_20z = ~(celloutsig_0_5z ^ celloutsig_0_2z[17]);
  assign celloutsig_1_16z = { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z } & celloutsig_1_9z[2:0];
  assign celloutsig_0_2z = { in_data[91:72], celloutsig_0_1z, celloutsig_0_0z } & { in_data[81:66], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_2z[4:1], celloutsig_0_1z } == { celloutsig_0_2z[5:3], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[126:121] === in_data[160:155];
  assign celloutsig_1_8z = { celloutsig_1_3z[2:0], celloutsig_1_0z } === celloutsig_1_2z[10:7];
  assign celloutsig_0_16z = { celloutsig_0_2z[12:1], celloutsig_0_4z } === { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_36z = celloutsig_0_28z[25:13] <= { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_12z = { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_0z } || { celloutsig_0_9z[0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z } % { 1'h1, celloutsig_0_2z[18:15], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[140:139], celloutsig_1_1z } * { in_data[170:163], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z[3:1], celloutsig_0_6z, celloutsig_0_3z } * { in_data[53], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_8z[11], celloutsig_0_6z, celloutsig_0_13z } !== { celloutsig_0_7z[3:2], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_6z = ~ celloutsig_1_4z[21:18];
  assign celloutsig_0_7z = ~ celloutsig_0_2z[13:9];
  assign celloutsig_0_10z = ~ { celloutsig_0_7z[4:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_12z = | { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z[1:0] };
  assign celloutsig_0_26z = | in_data[66:53];
  assign celloutsig_1_9z = { celloutsig_1_6z[0], celloutsig_1_6z } >> celloutsig_1_5z[5:1];
  assign celloutsig_0_23z = celloutsig_0_10z[7:3] >> { celloutsig_0_19z[5:3], celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_18z[32:31], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_14z } >> { in_data[66:63], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_2z[13:7], celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_6z } >> { in_data[35:22], celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_3z };
  assign celloutsig_0_51z = { celloutsig_0_2z[6], celloutsig_0_11z, celloutsig_0_36z, celloutsig_0_26z } <<< celloutsig_0_27z[5:2];
  assign celloutsig_1_3z = celloutsig_1_1z[7:3] <<< { in_data[153:150], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[147:120], celloutsig_1_2z } <<< { celloutsig_1_2z[9:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_5z[8:0], celloutsig_1_15z } <<< { in_data[114:106], celloutsig_1_8z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_7z } <<< { celloutsig_0_10z[3], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_2z[13:3] <<< { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_5z = in_data[186:176] >>> celloutsig_1_4z[38:28];
  assign celloutsig_1_1z = in_data[191:183] ~^ { in_data[109:102], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_8z = 13'h0000;
    else if (clkin_data[32]) celloutsig_0_8z = { celloutsig_0_2z[18:12], celloutsig_0_5z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 37'h0000000000;
    else if (!clkin_data[32]) celloutsig_0_18z = { in_data[3], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_13z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_25z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_25z = celloutsig_0_19z[4:2];
  assign { out_data[128], out_data[105:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
