/* Copyright (C) 2015-2016,  Netronome Systems, Inc.  All rights reserved. */

#ifndef __PIF_CTLFLOW_H__
#define __PIF_CTLFLOW_H__

/* Defines for checking flow presence */
#define PIF_CTLFLOW_HAS_ingress_flow

#define PIF_CTLFLOW_STATE_ingress 0
#define PIF_CTLFLOW_STATE_accept 0
/* Control state nodes for ingress_flow */
#define PIF_CTLFLOW_STATE_ingress_flow_DONE -1
#define PIF_CTLFLOW_STATE_ingress_flow_exit_control_flow -1
#define PIF_CTLFLOW_STATE_ingress_flow 0

#define PIF_CTLFLOW_STATE_ingress_flow__condition_2 0
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_1 1
#define PIF_CTLFLOW_STATE_ingress_flow__condition_16 2
#define PIF_CTLFLOW_STATE_ingress_flow__condition_17 3
#define PIF_CTLFLOW_STATE_ingress_flow__condition_4 4
#define PIF_CTLFLOW_STATE_ingress_flow__condition_5 5
#define PIF_CTLFLOW_STATE_ingress_flow__condition_10 6
#define PIF_CTLFLOW_STATE_ingress_flow__condition_11 7
#define PIF_CTLFLOW_STATE_ingress_flow__condition_3 8
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_0 9
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_6 10
#define PIF_CTLFLOW_STATE_ingress_flow__condition_1 11
#define PIF_CTLFLOW_STATE_ingress_flow__condition_7 12
#define PIF_CTLFLOW_STATE_ingress_flow__condition_8 13
#define PIF_CTLFLOW_STATE_ingress_flow__condition_6 14
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_5 15
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__ip_op_tun_s2_downlink 16
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__uekey_guti_map 17
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__ip_op_tun_s2_uplink 18
#define PIF_CTLFLOW_STATE_ingress_flow__condition_15 19
#define PIF_CTLFLOW_STATE_ingress_flow__condition_18 20
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__uekey_uestate_map 21
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__arp_tbl 22
#define PIF_CTLFLOW_STATE_ingress_flow__condition_9 23
#define PIF_CTLFLOW_STATE_ingress_flow__condition_0 24
#define PIF_CTLFLOW_STATE_ingress_flow__condition_12 25
#define PIF_CTLFLOW_STATE_ingress_flow__condition_14 26
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_2 27
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_4 28
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_3 29
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_10 30
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_9 31
#define PIF_CTLFLOW_STATE_ingress_flow__condition_13 32
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_7 33
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act 34
#define PIF_CTLFLOW_STATE_ingress_flow_ingress__tbl_act_8 35

/* Unified control state numbers */
#define PIF_CTLFLOW_STATE__condition_2 0
#define PIF_CTLFLOW_STATE_ingress__tbl_act_1 1
#define PIF_CTLFLOW_STATE__condition_16 2
#define PIF_CTLFLOW_STATE__condition_17 3
#define PIF_CTLFLOW_STATE__condition_4 4
#define PIF_CTLFLOW_STATE__condition_5 5
#define PIF_CTLFLOW_STATE__condition_10 6
#define PIF_CTLFLOW_STATE__condition_11 7
#define PIF_CTLFLOW_STATE__condition_3 8
#define PIF_CTLFLOW_STATE_ingress__tbl_act_0 9
#define PIF_CTLFLOW_STATE_ingress__tbl_act_6 10
#define PIF_CTLFLOW_STATE__condition_1 11
#define PIF_CTLFLOW_STATE__condition_7 12
#define PIF_CTLFLOW_STATE__condition_8 13
#define PIF_CTLFLOW_STATE__condition_6 14
#define PIF_CTLFLOW_STATE_ingress__tbl_act_5 15
#define PIF_CTLFLOW_STATE_ingress__ip_op_tun_s2_downlink 16
#define PIF_CTLFLOW_STATE_ingress__uekey_guti_map 17
#define PIF_CTLFLOW_STATE_ingress__ip_op_tun_s2_uplink 18
#define PIF_CTLFLOW_STATE__condition_15 19
#define PIF_CTLFLOW_STATE__condition_18 20
#define PIF_CTLFLOW_STATE_ingress__uekey_uestate_map 21
#define PIF_CTLFLOW_STATE_ingress__arp_tbl 22
#define PIF_CTLFLOW_STATE__condition_9 23
#define PIF_CTLFLOW_STATE__condition_0 24
#define PIF_CTLFLOW_STATE__condition_12 25
#define PIF_CTLFLOW_STATE__condition_14 26
#define PIF_CTLFLOW_STATE_ingress__tbl_act_2 27
#define PIF_CTLFLOW_STATE_ingress__tbl_act_4 28
#define PIF_CTLFLOW_STATE_ingress__tbl_act_3 29
#define PIF_CTLFLOW_STATE_ingress__tbl_act_10 30
#define PIF_CTLFLOW_STATE_ingress__tbl_act_9 31
#define PIF_CTLFLOW_STATE__condition_13 32
#define PIF_CTLFLOW_STATE_ingress__tbl_act_7 33
#define PIF_CTLFLOW_STATE_ingress__tbl_act 34
#define PIF_CTLFLOW_STATE_ingress__tbl_act_8 35

/* Control flow entry points  */
int pif_ctlflow_ingress_flow(int *start_state, __lmem uint32_t *_pif_parrep, __mem __addr40 uint32_t *actbuf, unsigned int actbuf_off);
int pif_ctlflow_egress_flow(int *start_state, __lmem uint32_t *_pif_parrep, __mem __addr40 uint32_t *actbuf, unsigned int actbuf_off);

#endif /* __PIF_CTLFLOW_H__ */
