{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3043, "design__instance__area": 68404.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.10962289571762085, "power__switching__total": 0.07604731619358063, "power__leakage__total": 7.154948775678349e-07, "power__total": 0.18567092716693878, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5411681256292883, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5283372777708142, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5910875289865362, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.43498295085964, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.591088, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.497937, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7711829171310637, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.751227767922081, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.8409946310723234, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.713893298016398, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -411.929432002113, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.713893298016398, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.320323, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.713893, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 150, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4384776277286646, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.42902990707766087, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26917324686620114, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.5218585711273835, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.269173, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.291893, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.43572327534897365, "clock__skew__worst_setup": 0.426915598289768, "timing__hold__ws": 0.26781722042557293, "timing__setup__ws": -3.97611999024336, "timing__hold__tns": 0, "timing__setup__tns": -450.5333051928796, "timing__hold__wns": 0, "timing__setup__wns": -3.97611999024336, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.267817, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 450, "timing__setup_r2r__ws": -3.97612, "timing__setup_r2r_vio__count": 450, "design__die__bbox": "0.0 0.0 334.6 352.52", "design__core__bbox": "6.72 15.68 327.6 333.2", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 117953, "design__core__area": 101886, "design__instance__count__stdcell": 3043, "design__instance__area__stdcell": 68404.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.671385, "design__instance__utilization__stdcell": 0.671385, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 18666173, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 91106.4, "design__violations": 0, "design__instance__count__setup_buffer": 16, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2214, "route__net__special": 2, "route__drc_errors__iter:1": 844, "route__wirelength__iter:1": 101401, "route__drc_errors__iter:2": 125, "route__wirelength__iter:2": 100444, "route__drc_errors__iter:3": 111, "route__wirelength__iter:3": 100376, "route__drc_errors__iter:4": 3, "route__wirelength__iter:4": 100319, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 100283, "route__drc_errors": 0, "route__wirelength": 100283, "route__vias": 14913, "route__vias__singlecut": 14913, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 677.69, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 64, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 64, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 64, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5371430119396718, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5251751404626455, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5890891274856923, "timing__setup__ws__corner:min_tt_025C_5v00": 2.538184845255445, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.589089, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.625611, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 64, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7643529359127071, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7457740192039722, "timing__hold__ws__corner:min_ss_125C_4v50": 0.8531631198555732, "timing__setup__ws__corner:min_ss_125C_4v50": -3.495235311221613, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -379.91535970283326, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.495235311221613, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.316944, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 149, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.495235, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 149, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 64, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.43572327534897365, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.426915598289768, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26781722042557293, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.5867098084543265, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.267817, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.400774, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 64, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5459624018521185, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5322062940987536, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5935554438177729, "timing__setup__ws__corner:max_tt_025C_5v00": 2.310311118917213, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.593555, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.343764, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 64, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7794032306824796, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7581475661856699, "timing__hold__ws__corner:max_ss_125C_4v50": 0.826793545918104, "timing__setup__ws__corner:max_ss_125C_4v50": -3.97611999024336, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -450.5333051928796, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.97611999024336, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.324496, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 151, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.97612, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 151, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 64, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4417524526770198, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.43154389616572253, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27079206310419035, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.442887961063145, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.270792, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.162493, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 64, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 64, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98503, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99777, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0149721, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00686175, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00201461, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00686175, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00223, "ir__drop__worst": 0.015, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}