head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.14
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.3
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.12
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.3.0.10
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.8
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.6
	binutils-2_21-branchpoint:1.3
	binutils-2_20_1:1.3
	binutils-2_20:1.3
	binutils-arc-20081103-branch:1.1.0.6
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.3.0.4
	binutils-2_20-branchpoint:1.3
	dje-cgen-play1-branch:1.3.0.2
	dje-cgen-play1-branchpoint:1.3
	arc-20081103-branch:1.1.0.4
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.2
	binutils-2_19-branchpoint:1.1
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2009.03.02.00.29.23;	author mmitchel;	state Exp;
branches;
next	1.2;

1.2
date	2009.01.15.12.33.46;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2008.03.05.01.31.26;	author pbrook;	state Exp;
branches;
next	;


desc
@@


1.3
log
@	* config/tc-arm.c (md_assemble): Allow barrier instructions on
	ARMv6-M cores.

	* gas/arm/archv6m.s: Add dmb, dsb, and isb.
	* gas/arm/archv6m.d: Likewise.
@
text
@# name: ARMv6-M
# objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section .text:
0[0-9a-f]+ <[^>]+> f386 8800 	msr	(APSR|CPSR_f), r6
0[0-9a-f]+ <[^>]+> f389 8806 	msr	EPSR, r9
0[0-9a-f]+ <[^>]+> f3ef 8201 	mrs	r2, IAPSR
0[0-9a-f]+ <[^>]+> bf10      	yield
0[0-9a-f]+ <[^>]+> bf20      	wfe
0[0-9a-f]+ <[^>]+> bf30      	wfi
0[0-9a-f]+ <[^>]+> bf40      	sev
0[0-9a-f]+ <[^>]+> 4408      	add	r0, r1
0[0-9a-f]+ <[^>]+> 46c0      	nop.*
0[0-9a-f]+ <[^>]+> f3bf 8f5f 	dmb	sy
0[0-9a-f]+ <[^>]+> f3bf 8f4f 	dsb	sy
0[0-9a-f]+ <[^>]+> f3bf 8f6f 	isb	sy
@


1.2
log
@        PR 9722
        * config/tc-arm.c (do_t_nop): Check for availability of Thumb2
        instructions before generating a Thumb2 nop.

        * gas/testsuite/gas/arm/archv6m.d: Update expected NOP opcode.
        * gas/testsuite/gas/arm/pr9722.s: New test.
        * gas/testsuite/gas/arm/pr9722.d: Expected disassembly.
@
text
@d16 3
@


1.1
log
@2008-03-04  Paul Brook  <paul@@codesourcery.com>

	gas/
	* config/tc-arm.c (arm_ext_barrier, arm_ext_msr): New.
	(arm_ext_v7m): Rename...
	(arm_ext_m): ... to this.  Include v6-M.
	(do_t_add_sub): Allow narrow low-reg non flag setting adds.
	(do_t_mrs, do_t_msr, aeabi_set_public_attributes): Use arm_ext_m.
	(md_assemble): Allow wide msr instructions.
	(insns): Add classifications for v6-m instructions.
	(arm_cpu_option_table): Add cortex-m1.
	(arm_arch_option_table): Add armv6-m.
	(cpu_arch): Add ARM_ARCH_V6M.  Fix numbering of other v6 variants.

	gas/testsuite/
	* gas/arm/archv6m.d: New test.
	* gas/arm/archv6m.s: New test.
	* gas/arm/t16-bad.s: Test low register non flag setting add.
	* gas/arm/t16-bad.l: Update expected output.

	include/opcode/
	* arm.h (ARM_EXT_V6M, ARM_EXT_BARRIER, ARM_EXT_THUMB_MSR): Define.
	(ARM_AEXT_V6T2, ARM_AEXT_V7_ARM, ARM_AEXT_V7M): Use new flags.
	(ARM_AEXT_V6M, ARM_ARCH_V6M): Define.
@
text
@d15 1
a15 1
0[0-9a-f]+ <[^>]+> bf00      	nop
@

