

================================================================
== Vivado HLS Report for 'aes128_encrypt_block_hw'
================================================================
* Date:           Thu Apr 12 20:25:26 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.498|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3802|  5650|  3802|  5650|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+------+-----+------+---------+
        |                                 |                      |   Latency  |  Interval  | Pipeline|
        |             Instance            |        Module        | min |  max | min |  max |   Type  |
        +---------------------------------+----------------------+-----+------+-----+------+---------+
        |grp_aes128_mix_columns_h_fu_308  |aes128_mix_columns_h  |  141|   141|  141|   141|   none  |
        |grp_aes128_expand_key_hw_fu_313  |aes128_expand_key_hw  |  994|  1794|  994|  1794|   none  |
        |grp_aes128_shift_rows_hw_fu_324  |aes128_shift_rows_hw  |    9|   117|    9|   117|   none  |
        |grp_aes128_extract_round_fu_329  |aes128_extract_round  |   41|    41|   41|    41|   none  |
        |grp_aes128_add_round_key_fu_338  |aes128_add_round_key  |   33|    33|   33|    33|   none  |
        +---------------------------------+----------------------+-----+------+-----+------+---------+

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |    24|    24|          6|          -|          -|     4|    no    |
        | + Loop 1.1  |     4|     4|          1|          -|          -|     4|    no    |
        |- Loop 2     |  2520|  3492| 280 ~ 388 |          -|          -|     9|    no    |
        | + Loop 2.1  |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 3     |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 4     |    56|    56|         14|          -|          -|     4|    no    |
        | + Loop 4.1  |    12|    12|          3|          -|          -|     4|    no    |
        +-------------+------+------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    248|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    1096|   3021|
|Memory           |        2|      -|      32|      4|
|Multiplexer      |        -|      -|       -|    630|
|Register         |        -|      -|     166|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    1294|   3903|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------+----------------------+---------+-------+-----+------+
    |grp_aes128_add_round_key_fu_338  |aes128_add_round_key  |        0|      0|   17|    79|
    |grp_aes128_expand_key_hw_fu_313  |aes128_expand_key_hw  |        2|      0|  346|   782|
    |grp_aes128_extract_round_fu_329  |aes128_extract_round  |        0|      0|   33|   128|
    |grp_aes128_mix_columns_h_fu_308  |aes128_mix_columns_h  |        0|      0|  666|  1863|
    |grp_aes128_shift_rows_hw_fu_324  |aes128_shift_rows_hw  |        0|      0|   34|   169|
    +---------------------------------+----------------------+---------+-------+-----+------+
    |Total                            |                      |        2|      0| 1096|  3021|
    +---------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |state_U         |aes128_encrypt_blhbi  |        0|  16|   2|    16|    8|     1|          128|
    |round_key_U     |aes128_encrypt_blhbi  |        0|  16|   2|    16|    8|     1|          128|
    |expanded_key_U  |aes128_encrypt_bljbC  |        1|   0|   0|   176|    8|     1|         1408|
    |sbox_hw_U       |aes128_expand_keycud  |        1|   0|   0|   256|    8|     1|         2048|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                      |        2|  32|   4|   464|   32|     4|         3712|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_11_fu_354_p2                    |     +    |      0|  0|  12|           3|           1|
    |i_12_fu_452_p2                    |     +    |      0|  0|  15|           5|           1|
    |i_13_fu_435_p2                    |     +    |      0|  0|  13|           4|           1|
    |i_14_fu_478_p2                    |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_424_p2                     |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_366_p2                     |     +    |      0|  0|  12|           3|           1|
    |j_7_fu_506_p2                     |     +    |      0|  0|  12|           3|           1|
    |tmp_29_fu_389_p2                  |     +    |      0|  0|  13|           4|           4|
    |tmp_33_fu_524_p2                  |     +    |      0|  0|  13|           4|           4|
    |tmp_35_fu_534_p2                  |     +    |      0|  0|  13|           4|           4|
    |ap_block_state3                   |    and   |      0|  0|   2|           1|           1|
    |sin_V_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |sin_V_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |sout_V_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |sout_V_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |sout_V_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |sout_V_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_348_p2               |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_399_p2               |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_360_p2               |   icmp   |      0|  0|   9|           3|           4|
    |exitcond4_fu_472_p2               |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_500_p2                |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_i2_fu_446_p2             |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_i_fu_418_p2              |   icmp   |      0|  0|  11|           5|           6|
    |sin_V_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |sout_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |sout_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_539_p2              |   icmp   |      0|  0|   9|           4|           2|
    |ap_block_state22_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state25                  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 248|          83|          65|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  133|         29|    1|         29|
    |expanded_key_address0                                |   15|          3|    8|         24|
    |expanded_key_ce0                                     |   15|          3|    1|          3|
    |expanded_key_we0                                     |    9|          2|    1|          2|
    |grp_aes128_extract_round_fu_329_expanded_key_offset  |   21|          4|   10|         40|
    |i_1_reg_252                                          |    9|          2|    4|          8|
    |i_2_reg_286                                          |    9|          2|    3|          6|
    |i_i1_reg_275                                         |    9|          2|    5|         10|
    |i_i_reg_264                                          |    9|          2|    5|         10|
    |i_reg_230                                            |    9|          2|    3|          6|
    |j_1_reg_297                                          |    9|          2|    3|          6|
    |j_reg_241                                            |    9|          2|    3|          6|
    |round_key_address0                                   |   15|          3|    4|         12|
    |round_key_ce0                                        |   15|          3|    1|          3|
    |round_key_we0                                        |    9|          2|    1|          2|
    |sbox_hw_address0                                     |   21|          4|    8|         32|
    |sin_TDATA_blk_n                                      |    9|          2|    1|          2|
    |sin_V_data_V_0_data_out                              |    9|          2|    8|         16|
    |sin_V_data_V_0_state                                 |   15|          3|    2|          6|
    |sin_V_dest_V_0_state                                 |   15|          3|    2|          6|
    |sout_TDATA_blk_n                                     |    9|          2|    1|          2|
    |sout_V_data_V_1_data_out                             |    9|          2|    8|         16|
    |sout_V_data_V_1_state                                |   15|          3|    2|          6|
    |sout_V_dest_V_1_state                                |   15|          3|    2|          6|
    |sout_V_id_V_1_state                                  |   15|          3|    2|          6|
    |sout_V_keep_V_1_state                                |   15|          3|    2|          6|
    |sout_V_last_V_1_data_out                             |    9|          2|    1|          2|
    |sout_V_last_V_1_state                                |   15|          3|    2|          6|
    |sout_V_strb_V_1_state                                |   15|          3|    2|          6|
    |sout_V_user_V_1_state                                |   15|          3|    2|          6|
    |state_address0                                       |   47|         10|    4|         40|
    |state_ce0                                            |   27|          5|    1|          5|
    |state_d0                                             |   33|          6|    8|         48|
    |state_we0                                            |   27|          5|    1|          5|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                |  630|        130|  112|        389|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  28|   0|   28|          0|
    |grp_aes128_add_round_key_fu_338_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes128_expand_key_hw_fu_313_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes128_extract_round_fu_329_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes128_mix_columns_h_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes128_shift_rows_hw_fu_324_ap_start_reg  |   1|   0|    1|          0|
    |i_11_reg_553                                  |   3|   0|    3|          0|
    |i_12_reg_600                                  |   5|   0|    5|          0|
    |i_13_reg_587                                  |   4|   0|    4|          0|
    |i_14_reg_623                                  |   3|   0|    3|          0|
    |i_1_reg_252                                   |   4|   0|    4|          0|
    |i_2_cast_reg_615                              |   3|   0|    4|          1|
    |i_2_reg_286                                   |   3|   0|    3|          0|
    |i_3_reg_577                                   |   5|   0|    5|          0|
    |i_cast_reg_545                                |   3|   0|    4|          1|
    |i_i1_reg_275                                  |   5|   0|    5|          0|
    |i_i_reg_264                                   |   5|   0|    5|          0|
    |i_reg_230                                     |   3|   0|    3|          0|
    |j_1_reg_297                                   |   3|   0|    3|          0|
    |j_7_reg_636                                   |   3|   0|    3|          0|
    |j_reg_241                                     |   3|   0|    3|          0|
    |sin_V_data_V_0_payload_A                      |   8|   0|    8|          0|
    |sin_V_data_V_0_payload_B                      |   8|   0|    8|          0|
    |sin_V_data_V_0_sel_rd                         |   1|   0|    1|          0|
    |sin_V_data_V_0_sel_wr                         |   1|   0|    1|          0|
    |sin_V_data_V_0_state                          |   2|   0|    2|          0|
    |sin_V_dest_V_0_state                          |   2|   0|    2|          0|
    |sout_V_data_V_1_payload_A                     |   8|   0|    8|          0|
    |sout_V_data_V_1_payload_B                     |   8|   0|    8|          0|
    |sout_V_data_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_data_V_1_sel_wr                        |   1|   0|    1|          0|
    |sout_V_data_V_1_state                         |   2|   0|    2|          0|
    |sout_V_dest_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_dest_V_1_state                         |   2|   0|    2|          0|
    |sout_V_id_V_1_sel_rd                          |   1|   0|    1|          0|
    |sout_V_id_V_1_state                           |   2|   0|    2|          0|
    |sout_V_keep_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_keep_V_1_state                         |   2|   0|    2|          0|
    |sout_V_last_V_1_payload_A                     |   1|   0|    1|          0|
    |sout_V_last_V_1_payload_B                     |   1|   0|    1|          0|
    |sout_V_last_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_last_V_1_sel_wr                        |   1|   0|    1|          0|
    |sout_V_last_V_1_state                         |   2|   0|    2|          0|
    |sout_V_strb_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_strb_V_1_state                         |   2|   0|    2|          0|
    |sout_V_user_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_user_V_1_state                         |   2|   0|    2|          0|
    |state_addr_5_reg_605                          |   4|   0|    4|          0|
    |state_addr_6_reg_582                          |   4|   0|    4|          0|
    |tmp_31_reg_628                                |   2|   0|    4|          2|
    |tmp_41_cast_reg_569                           |   4|   0|   10|          6|
    |tmp_last_V_reg_646                            |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 166|   0|  176|         10|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+-------------------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   |      Source Object      |    C Type    |
+-------------+-----+-----+--------------+-------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_none | aes128_encrypt_block_hw | return value |
|ap_rst_n     |  in |    1| ap_ctrl_none | aes128_encrypt_block_hw | return value |
|sin_TDATA    |  in |    8|     axis     |       sin_V_data_V      |    pointer   |
|sin_TVALID   |  in |    1|     axis     |       sin_V_dest_V      |    pointer   |
|sin_TREADY   | out |    1|     axis     |       sin_V_dest_V      |    pointer   |
|sin_TDEST    |  in |    1|     axis     |       sin_V_dest_V      |    pointer   |
|sin_TKEEP    |  in |    1|     axis     |       sin_V_keep_V      |    pointer   |
|sin_TSTRB    |  in |    1|     axis     |       sin_V_strb_V      |    pointer   |
|sin_TUSER    |  in |    1|     axis     |       sin_V_user_V      |    pointer   |
|sin_TLAST    |  in |    1|     axis     |       sin_V_last_V      |    pointer   |
|sin_TID      |  in |    1|     axis     |        sin_V_id_V       |    pointer   |
|sout_TDATA   | out |    8|     axis     |      sout_V_data_V      |    pointer   |
|sout_TREADY  |  in |    1|     axis     |      sout_V_data_V      |    pointer   |
|sout_TVALID  | out |    1|     axis     |      sout_V_dest_V      |    pointer   |
|sout_TDEST   | out |    1|     axis     |      sout_V_dest_V      |    pointer   |
|sout_TKEEP   | out |    1|     axis     |      sout_V_keep_V      |    pointer   |
|sout_TSTRB   | out |    1|     axis     |      sout_V_strb_V      |    pointer   |
|sout_TUSER   | out |    1|     axis     |      sout_V_user_V      |    pointer   |
|sout_TLAST   | out |    1|     axis     |      sout_V_last_V      |    pointer   |
|sout_TID     | out |    1|     axis     |       sout_V_id_V       |    pointer   |
+-------------+-----+-----+--------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	3  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond2)
	19  / (exitcond2)
10 --> 
	11  / true
11 --> 
	12  / (!exitcond_i)
	14  / (exitcond_i)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	9  / true
19 --> 
	20  / (!exitcond_i2)
	22  / (exitcond_i2)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond4)
26 --> 
	27  / (!exitcond)
	25  / (exitcond)
27 --> 
	28  / true
28 --> 
	26  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sin_V_data_V), !map !84"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_keep_V), !map !90"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_strb_V), !map !94"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_user_V), !map !98"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_last_V), !map !102"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_id_V), !map !106"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_dest_V), !map !110"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sout_V_data_V), !map !114"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_keep_V), !map !118"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_strb_V), !map !122"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_user_V), !map !126"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_last_V), !map !130"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_id_V), !map !134"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_dest_V), !map !138"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @aes128_encrypt_block) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%state = alloca [16 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:240]   --->   Operation 44 'alloca' 'state' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%round_key = alloca [16 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:240]   --->   Operation 45 'alloca' 'round_key' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%expanded_key = alloca [176 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:240]   --->   Operation 46 'alloca' 'expanded_key' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:231]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sin_V_data_V, i1* %sin_V_keep_V, i1* %sin_V_strb_V, i1* %sin_V_user_V, i1* %sin_V_last_V, i1* %sin_V_id_V, i1* %sin_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:232]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sout_V_data_V, i1* %sout_V_keep_V, i1* %sout_V_strb_V, i1* %sout_V_user_V, i1* %sout_V_last_V, i1* %sout_V_id_V, i1* %sout_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:233]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %.loopexit1" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_11, %.loopexit1.loopexit ]"   --->   Operation 51 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 52 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 53 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.65ns)   --->   "%i_11 = add i3 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 55 'add' 'i_11' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader52.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader52" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 57 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "call fastcc void @aes128_expand_key_hw([176 x i8]* %expanded_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:252]   --->   Operation 58 'call' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_6, %._crit_edge ], [ 0, %.preheader52.preheader ]"   --->   Operation 59 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 60 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 61 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.65ns)   --->   "%j_6 = add i3 %j, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 62 'add' 'j_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit1.loopexit, label %._crit_edge" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_17 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %sin_V_data_V, i1* %sin_V_keep_V, i1* %sin_V_strb_V, i1* %sin_V_user_V, i1* %sin_V_last_V, i1* %sin_V_id_V, i1* %sin_V_dest_V)" [AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 64 'read' 'empty_17' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_17, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 65 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = trunc i3 %j to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 66 'trunc' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_28 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 67 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%tmp_29 = add i4 %tmp_28, %i_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 68 'add' 'tmp_29' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_30 = zext i4 %tmp_29 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 69 'zext' 'tmp_30' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%state_addr = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_30" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 70 'getelementptr' 'state_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.32ns)   --->   "store i8 %tmp_data_V_1, i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 71 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader52" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 72 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 73 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @aes128_expand_key_hw([176 x i8]* %expanded_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:252]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 1.81>
ST_5 : Operation 75 [2/2] (1.81ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 0, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:253]   --->   Operation 75 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 0, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:253]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.81>
ST_7 : Operation 77 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:254]   --->   Operation 77 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.76>
ST_8 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:254]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 79 [1/1] (1.76ns)   --->   "br label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 7> <Delay = 1.81>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ 1, %1 ], [ %i_13, %aes128_sub_bytes_hw.exit ]"   --->   Operation 80 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %i_1, -6" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 81 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 82 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader11.preheader, label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_1, i4 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:256]   --->   Operation 84 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i8 %tmp_s to i10" [AES_HLS_ECE1155/src/aes_hw.cpp:256]   --->   Operation 85 'zext' 'tmp_41_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (1.81ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 %tmp_41_cast, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:256]   --->   Operation 86 'call' <Predicate = (!exitcond2)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 87 [1/1] (1.76ns)   --->   "br label %.preheader11" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 87 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 10 <SV = 8> <Delay = 1.76>
ST_10 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 %tmp_41_cast, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:256]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 89 [1/1] (1.76ns)   --->   "br label %4" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 9> <Delay = 2.32>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %3 ], [ %i_3, %5 ]"   --->   Operation 90 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.36ns)   --->   "%exitcond_i = icmp eq i5 %i_i, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 91 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 92 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 93 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %aes128_sub_bytes_hw.exit, label %5" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_i = zext i5 %i_i to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 95 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_i" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 96 'getelementptr' 'state_addr_6' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 97 'load' 'state_load_2' <Predicate = (!exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 98 [2/2] (1.76ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:258]   --->   Operation 98 'call' <Predicate = (exitcond_i)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 99 [1/1] (1.73ns)   --->   "%i_13 = add i4 %i_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 99 'add' 'i_13' <Predicate = (exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.57>
ST_12 : Operation 100 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 100 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_i_20 = zext i8 %state_load_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 101 'zext' 'tmp_i_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%sbox_hw_addr_1 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_i_20" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 102 'getelementptr' 'sbox_hw_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [2/2] (3.25ns)   --->   "%sbox_hw_load_1 = load i8* %sbox_hw_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 103 'load' 'sbox_hw_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 13 <SV = 11> <Delay = 5.57>
ST_13 : Operation 104 [1/2] (3.25ns)   --->   "%sbox_hw_load_1 = load i8* %sbox_hw_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 104 'load' 'sbox_hw_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 105 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_1, i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "br label %4" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:258]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @aes128_mix_columns_h([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @aes128_mix_columns_h([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 1.81>
ST_17 : Operation 110 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:260]   --->   Operation 110 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 111 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:260]   --->   Operation 111 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "br label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 8> <Delay = 2.32>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%i_i1 = phi i5 [ %i_12, %6 ], [ 0, %.preheader11.preheader ]"   --->   Operation 113 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (1.36ns)   --->   "%exitcond_i2 = icmp eq i5 %i_i1, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 114 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 115 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (1.78ns)   --->   "%i_12 = add i5 %i_i1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 116 'add' 'i_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %aes128_sub_bytes_hw.exit10, label %6" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i5 %i_i1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 118 'zext' 'tmp_i3' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_i3" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 119 'getelementptr' 'state_addr_5' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_19 : Operation 120 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 120 'load' 'state_load' <Predicate = (!exitcond_i2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_19 : Operation 121 [2/2] (1.76ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:263]   --->   Operation 121 'call' <Predicate = (exitcond_i2)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 122 [2/2] (1.81ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 160, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:264]   --->   Operation 122 'call' <Predicate = (exitcond_i2)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 9> <Delay = 5.57>
ST_20 : Operation 123 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 123 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_i6 = zext i8 %state_load to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 124 'zext' 'tmp_i6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%sbox_hw_addr = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_i6" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 125 'getelementptr' 'sbox_hw_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [2/2] (3.25ns)   --->   "%sbox_hw_load = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 126 'load' 'sbox_hw_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 21 <SV = 10> <Delay = 5.57>
ST_21 : Operation 127 [1/2] (3.25ns)   --->   "%sbox_hw_load = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 127 'load' 'sbox_hw_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 128 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load, i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader11" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 130 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:263]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 160, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:264]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 10> <Delay = 1.81>
ST_23 : Operation 132 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:265]   --->   Operation 132 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 11> <Delay = 1.76>
ST_24 : Operation 133 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:265]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 134 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 134 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 12> <Delay = 1.76>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%i_2 = phi i3 [ 0, %aes128_sub_bytes_hw.exit10 ], [ %i_14, %.loopexit.loopexit ]"   --->   Operation 135 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%i_2_cast = zext i3 %i_2 to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 136 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %i_2, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 137 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 138 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (1.65ns)   --->   "%i_14 = add i3 %i_2, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 139 'add' 'i_14' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %8, label %.preheader.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i3 %i_2 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 141 'trunc' 'tmp_36' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_31 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_36, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:273]   --->   Operation 142 'bitconcatenate' 'tmp_31' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (1.76ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 143 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:277]   --->   Operation 144 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 26 <SV = 13> <Delay = 4.05>
ST_26 : Operation 145 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_7, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 145 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 146 [1/1] (0.00ns)   --->   "%j_1_cast = zext i3 %j_1 to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 146 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j_1, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 147 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 148 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (1.65ns)   --->   "%j_7 = add i3 %j_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 149 'add' 'j_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %7" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i3 %j_1 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 151 'trunc' 'tmp_37' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_37, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 152 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (1.73ns)   --->   "%tmp_33 = add i4 %i_2_cast, %tmp_32" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 153 'add' 'tmp_33' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_34 = zext i4 %tmp_33 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 154 'zext' 'tmp_34' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_34" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 155 'getelementptr' 'state_addr_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 156 [2/2] (2.32ns)   --->   "%tmp_data_V = load i8* %state_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 156 'load' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_26 : Operation 157 [1/1] (1.73ns)   --->   "%tmp_35 = add i4 %tmp_31, %j_1_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:273]   --->   Operation 157 'add' 'tmp_35' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 158 [1/1] (1.30ns)   --->   "%tmp_last_V = icmp eq i4 %tmp_35, -1" [AES_HLS_ECE1155/src/aes_hw.cpp:273]   --->   Operation 158 'icmp' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 159 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 2.32>
ST_27 : Operation 160 [1/2] (2.32ns)   --->   "%tmp_data_V = load i8* %state_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 160 'load' 'tmp_data_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_27 : Operation 161 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %sout_V_data_V, i1* %sout_V_keep_V, i1* %sout_V_strb_V, i1* %sout_V_user_V, i1* %sout_V_last_V, i1* %sout_V_id_V, i1* %sout_V_dest_V, i8 %tmp_data_V, i1 true, i1 undef, i1 undef, i1 %tmp_last_V, i1 undef, i1 undef)" [AES_HLS_ECE1155/src/aes_hw.cpp:274]   --->   Operation 161 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 28 <SV = 15> <Delay = 0.00>
ST_28 : Operation 162 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %sout_V_data_V, i1* %sout_V_keep_V, i1* %sout_V_strb_V, i1* %sout_V_user_V, i1* %sout_V_last_V, i1* %sout_V_id_V, i1* %sout_V_dest_V, i8 %tmp_data_V, i1 true, i1 undef, i1 undef, i1 %tmp_last_V, i1 undef, i1 undef)" [AES_HLS_ECE1155/src/aes_hw.cpp:274]   --->   Operation 162 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ sin_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ key]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sbox_hw]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rcon_hw]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_29    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_30    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_31    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_32    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_33    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_34    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_35    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_36    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_37    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_38    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_39    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_40    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_41    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_42    (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_43    (spectopmodule    ) [ 00000000000000000000000000000]
state          (alloca           ) [ 00111111111111111111111111111]
round_key      (alloca           ) [ 00111111111111111111111110000]
expanded_key   (alloca           ) [ 00111111111111111111111000000]
StgValue_47    (specinterface    ) [ 00000000000000000000000000000]
StgValue_48    (specinterface    ) [ 00000000000000000000000000000]
StgValue_49    (specinterface    ) [ 00000000000000000000000000000]
StgValue_50    (br               ) [ 01110000000000000000000000000]
i              (phi              ) [ 00100000000000000000000000000]
i_cast         (zext             ) [ 00010000000000000000000000000]
exitcond1      (icmp             ) [ 00110000000000000000000000000]
empty          (speclooptripcount) [ 00000000000000000000000000000]
i_11           (add              ) [ 01110000000000000000000000000]
StgValue_56    (br               ) [ 00000000000000000000000000000]
StgValue_57    (br               ) [ 00110000000000000000000000000]
j              (phi              ) [ 00010000000000000000000000000]
exitcond3      (icmp             ) [ 00110000000000000000000000000]
empty_16       (speclooptripcount) [ 00000000000000000000000000000]
j_6            (add              ) [ 00110000000000000000000000000]
StgValue_63    (br               ) [ 00000000000000000000000000000]
empty_17       (read             ) [ 00000000000000000000000000000]
tmp_data_V_1   (extractvalue     ) [ 00000000000000000000000000000]
tmp            (trunc            ) [ 00000000000000000000000000000]
tmp_28         (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_29         (add              ) [ 00000000000000000000000000000]
tmp_30         (zext             ) [ 00000000000000000000000000000]
state_addr     (getelementptr    ) [ 00000000000000000000000000000]
StgValue_71    (store            ) [ 00000000000000000000000000000]
StgValue_72    (br               ) [ 00110000000000000000000000000]
StgValue_73    (br               ) [ 01110000000000000000000000000]
StgValue_74    (call             ) [ 00000000000000000000000000000]
StgValue_76    (call             ) [ 00000000000000000000000000000]
StgValue_78    (call             ) [ 00000000000000000000000000000]
StgValue_79    (br               ) [ 00000000111111111110000000000]
i_1            (phi              ) [ 00000000011111000000000000000]
exitcond2      (icmp             ) [ 00000000011111111110000000000]
empty_18       (speclooptripcount) [ 00000000000000000000000000000]
StgValue_83    (br               ) [ 00000000000000000000000000000]
tmp_s          (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_41_cast    (zext             ) [ 00000000001000000000000000000]
StgValue_87    (br               ) [ 00000000011111111111110000000]
StgValue_88    (call             ) [ 00000000000000000000000000000]
StgValue_89    (br               ) [ 00000000011111111110000000000]
i_i            (phi              ) [ 00000000000100000000000000000]
exitcond_i     (icmp             ) [ 00000000011111111110000000000]
empty_19       (speclooptripcount) [ 00000000000000000000000000000]
i_3            (add              ) [ 00000000011111111110000000000]
StgValue_94    (br               ) [ 00000000000000000000000000000]
tmp_i          (zext             ) [ 00000000000000000000000000000]
state_addr_6   (getelementptr    ) [ 00000000000011000000000000000]
i_13           (add              ) [ 00000000110000111110000000000]
state_load_2   (load             ) [ 00000000000000000000000000000]
tmp_i_20       (zext             ) [ 00000000000000000000000000000]
sbox_hw_addr_1 (getelementptr    ) [ 00000000000001000000000000000]
sbox_hw_load_1 (load             ) [ 00000000000000000000000000000]
StgValue_105   (store            ) [ 00000000000000000000000000000]
StgValue_106   (br               ) [ 00000000011111111110000000000]
StgValue_107   (call             ) [ 00000000000000000000000000000]
StgValue_109   (call             ) [ 00000000000000000000000000000]
StgValue_111   (call             ) [ 00000000000000000000000000000]
StgValue_112   (br               ) [ 00000000111111111110000000000]
i_i1           (phi              ) [ 00000000000000000001000000000]
exitcond_i2    (icmp             ) [ 00000000000000000001110000000]
empty_21       (speclooptripcount) [ 00000000000000000000000000000]
i_12           (add              ) [ 00000000010000000001110000000]
StgValue_117   (br               ) [ 00000000000000000000000000000]
tmp_i3         (zext             ) [ 00000000000000000000000000000]
state_addr_5   (getelementptr    ) [ 00000000000000000000110000000]
state_load     (load             ) [ 00000000000000000000000000000]
tmp_i6         (zext             ) [ 00000000000000000000000000000]
sbox_hw_addr   (getelementptr    ) [ 00000000000000000000010000000]
sbox_hw_load   (load             ) [ 00000000000000000000000000000]
StgValue_128   (store            ) [ 00000000000000000000000000000]
StgValue_129   (br               ) [ 00000000010000000001110000000]
StgValue_130   (call             ) [ 00000000000000000000000000000]
StgValue_131   (call             ) [ 00000000000000000000000000000]
StgValue_133   (call             ) [ 00000000000000000000000000000]
StgValue_134   (br               ) [ 00000000000000000000000011111]
i_2            (phi              ) [ 00000000000000000000000001000]
i_2_cast       (zext             ) [ 00000000000000000000000000111]
exitcond4      (icmp             ) [ 00000000000000000000000001111]
empty_22       (speclooptripcount) [ 00000000000000000000000000000]
i_14           (add              ) [ 00000000000000000000000011111]
StgValue_140   (br               ) [ 00000000000000000000000000000]
tmp_36         (trunc            ) [ 00000000000000000000000000000]
tmp_31         (bitconcatenate   ) [ 00000000000000000000000000111]
StgValue_143   (br               ) [ 00000000000000000000000001111]
StgValue_144   (ret              ) [ 00000000000000000000000000000]
j_1            (phi              ) [ 00000000000000000000000000100]
j_1_cast       (zext             ) [ 00000000000000000000000000000]
exitcond       (icmp             ) [ 00000000000000000000000001111]
empty_23       (speclooptripcount) [ 00000000000000000000000000000]
j_7            (add              ) [ 00000000000000000000000001111]
StgValue_150   (br               ) [ 00000000000000000000000000000]
tmp_37         (trunc            ) [ 00000000000000000000000000000]
tmp_32         (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_33         (add              ) [ 00000000000000000000000000000]
tmp_34         (zext             ) [ 00000000000000000000000000000]
state_addr_7   (getelementptr    ) [ 00000000000000000000000000010]
tmp_35         (add              ) [ 00000000000000000000000000000]
tmp_last_V     (icmp             ) [ 00000000000000000000000000011]
StgValue_159   (br               ) [ 00000000000000000000000011111]
tmp_data_V     (load             ) [ 00000000000000000000000000001]
StgValue_162   (write            ) [ 00000000000000000000000000000]
StgValue_163   (br               ) [ 00000000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sin_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sin_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sin_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sin_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sin_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sin_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sout_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sout_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sout_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sout_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sout_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sout_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sout_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="key">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sbox_hw">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_hw"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rcon_hw">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rcon_hw"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes128_encrypt_block"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes128_expand_key_hw"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes128_extract_round"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes128_add_round_key"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes128_shift_rows_hw"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes128_mix_columns_h"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="state_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="round_key_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="round_key/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="expanded_key_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="expanded_key/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_17_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="0" index="3" bw="1" slack="0"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="1" slack="0"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="1" slack="0"/>
<pin id="135" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_17/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="1" slack="0"/>
<pin id="151" dir="0" index="6" bw="1" slack="0"/>
<pin id="152" dir="0" index="7" bw="1" slack="0"/>
<pin id="153" dir="0" index="8" bw="8" slack="0"/>
<pin id="154" dir="0" index="9" bw="1" slack="0"/>
<pin id="155" dir="0" index="10" bw="1" slack="0"/>
<pin id="156" dir="0" index="11" bw="1" slack="0"/>
<pin id="157" dir="0" index="12" bw="1" slack="1"/>
<pin id="158" dir="0" index="13" bw="1" slack="0"/>
<pin id="159" dir="0" index="14" bw="1" slack="0"/>
<pin id="160" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_161/27 "/>
</bind>
</comp>

<comp id="174" class="1004" name="state_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_71/3 state_load_2/11 StgValue_105/13 state_load/19 StgValue_128/21 tmp_data_V/26 "/>
</bind>
</comp>

<comp id="186" class="1004" name="state_addr_6_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sbox_hw_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_hw_addr_1/12 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_hw_load_1/12 sbox_hw_load/20 "/>
</bind>
</comp>

<comp id="207" class="1004" name="state_addr_5_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/19 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sbox_hw_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_hw_addr/20 "/>
</bind>
</comp>

<comp id="222" class="1004" name="state_addr_7_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/26 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="1"/>
<pin id="232" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="j_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="4" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_i_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="1"/>
<pin id="266" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_i_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/11 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_i1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_i1_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/19 "/>
</bind>
</comp>

<comp id="286" class="1005" name="i_2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="1"/>
<pin id="288" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_2_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="3" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/25 "/>
</bind>
</comp>

<comp id="297" class="1005" name="j_1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="1"/>
<pin id="299" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="j_1_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/26 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_aes128_mix_columns_h_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_108/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_aes128_expand_key_hw_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="0" index="3" bw="8" slack="0"/>
<pin id="318" dir="0" index="4" bw="8" slack="0"/>
<pin id="319" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_58/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_aes128_shift_rows_hw_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_98/11 StgValue_121/19 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_aes128_extract_round_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="9" slack="0"/>
<pin id="333" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_75/5 StgValue_86/9 StgValue_122/19 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_aes128_add_round_key_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_77/7 StgValue_110/17 StgValue_132/23 "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="exitcond1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_11_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="j_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_data_V_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="14" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_28_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_29_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="1"/>
<pin id="392" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_30_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="exitcond2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_s_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_41_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="exitcond_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/11 "/>
</bind>
</comp>

<comp id="424" class="1004" name="i_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="435" class="1004" name="i_13_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="2"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_i_20_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_20/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="exitcond_i2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/19 "/>
</bind>
</comp>

<comp id="452" class="1004" name="i_12_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/19 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_i3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/19 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_i6_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i6/20 "/>
</bind>
</comp>

<comp id="468" class="1004" name="i_2_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/25 "/>
</bind>
</comp>

<comp id="472" class="1004" name="exitcond4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/25 "/>
</bind>
</comp>

<comp id="478" class="1004" name="i_14_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/25 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_36_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/25 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_31_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/25 "/>
</bind>
</comp>

<comp id="496" class="1004" name="j_1_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/26 "/>
</bind>
</comp>

<comp id="500" class="1004" name="exitcond_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/26 "/>
</bind>
</comp>

<comp id="506" class="1004" name="j_7_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/26 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_37_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/26 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_32_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/26 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_33_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="1"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/26 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_34_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/26 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_35_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="1"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/26 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_last_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="4" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/26 "/>
</bind>
</comp>

<comp id="545" class="1005" name="i_cast_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="1"/>
<pin id="547" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="553" class="1005" name="i_11_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="561" class="1005" name="j_6_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_41_cast_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="1"/>
<pin id="571" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41_cast "/>
</bind>
</comp>

<comp id="577" class="1005" name="i_3_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="582" class="1005" name="state_addr_6_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="1"/>
<pin id="584" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="587" class="1005" name="i_13_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="1"/>
<pin id="589" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sbox_hw_addr_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_hw_addr_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="i_12_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="605" class="1005" name="state_addr_5_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="610" class="1005" name="sbox_hw_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_hw_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="i_2_cast_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="1"/>
<pin id="617" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2_cast "/>
</bind>
</comp>

<comp id="623" class="1005" name="i_14_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="0"/>
<pin id="625" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_31_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="1"/>
<pin id="630" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="636" class="1005" name="j_7_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="641" class="1005" name="state_addr_7_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="1"/>
<pin id="643" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_last_V_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp_data_V_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="161"><net_src comp="108" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="169"><net_src comp="110" pin="0"/><net_sink comp="144" pin=9"/></net>

<net id="170"><net_src comp="112" pin="0"/><net_sink comp="144" pin=10"/></net>

<net id="171"><net_src comp="112" pin="0"/><net_sink comp="144" pin=11"/></net>

<net id="172"><net_src comp="112" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="173"><net_src comp="112" pin="0"/><net_sink comp="144" pin=14"/></net>

<net id="179"><net_src comp="74" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="74" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="74" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="200" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="212"><net_src comp="74" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="207" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="74" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="180" pin="3"/><net_sink comp="144" pin=8"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="82" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="92" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="92" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="102" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="313" pin=4"/></net>

<net id="328"><net_src comp="100" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="76" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="78" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="104" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="234" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="234" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="234" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="245" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="245" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="126" pin="8"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="380"><net_src comp="245" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="403"><net_src comp="256" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="84" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="88" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="256" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="422"><net_src comp="268" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="94" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="268" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="98" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="268" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="439"><net_src comp="252" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="82" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="180" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="450"><net_src comp="279" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="94" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="279" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="98" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="279" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="466"><net_src comp="180" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="471"><net_src comp="290" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="290" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="58" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="290" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="290" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="70" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="301" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="301" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="301" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="64" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="301" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="70" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="72" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="538"><net_src comp="496" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="106" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="344" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="556"><net_src comp="354" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="564"><net_src comp="366" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="572"><net_src comp="413" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="580"><net_src comp="424" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="585"><net_src comp="186" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="590"><net_src comp="435" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="595"><net_src comp="193" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="603"><net_src comp="452" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="608"><net_src comp="207" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="613"><net_src comp="214" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="618"><net_src comp="468" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="626"><net_src comp="478" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="631"><net_src comp="488" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="639"><net_src comp="506" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="644"><net_src comp="222" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="649"><net_src comp="539" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="144" pin=12"/></net>

<net id="654"><net_src comp="180" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="144" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sout_V_data_V | {28 }
	Port: sout_V_keep_V | {28 }
	Port: sout_V_strb_V | {28 }
	Port: sout_V_user_V | {28 }
	Port: sout_V_last_V | {28 }
	Port: sout_V_id_V | {28 }
	Port: sout_V_dest_V | {28 }
 - Input state : 
	Port: aes128_encrypt_block_hw : sin_V_data_V | {3 }
	Port: aes128_encrypt_block_hw : sin_V_keep_V | {3 }
	Port: aes128_encrypt_block_hw : sin_V_strb_V | {3 }
	Port: aes128_encrypt_block_hw : sin_V_user_V | {3 }
	Port: aes128_encrypt_block_hw : sin_V_last_V | {3 }
	Port: aes128_encrypt_block_hw : sin_V_id_V | {3 }
	Port: aes128_encrypt_block_hw : sin_V_dest_V | {3 }
	Port: aes128_encrypt_block_hw : key | {2 4 }
	Port: aes128_encrypt_block_hw : sbox_hw | {2 4 12 13 20 21 }
	Port: aes128_encrypt_block_hw : rcon_hw | {2 4 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond1 : 1
		i_11 : 1
		StgValue_56 : 2
	State 3
		exitcond3 : 1
		j_6 : 1
		StgValue_63 : 2
		tmp : 1
		tmp_28 : 2
		tmp_29 : 3
		tmp_30 : 4
		state_addr : 5
		StgValue_71 : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond2 : 1
		StgValue_83 : 2
		tmp_s : 1
		tmp_41_cast : 2
		StgValue_86 : 3
	State 10
	State 11
		exitcond_i : 1
		i_3 : 1
		StgValue_94 : 2
		tmp_i : 1
		state_addr_6 : 2
		state_load_2 : 3
	State 12
		tmp_i_20 : 1
		sbox_hw_addr_1 : 2
		sbox_hw_load_1 : 3
	State 13
		StgValue_105 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		exitcond_i2 : 1
		i_12 : 1
		StgValue_117 : 2
		tmp_i3 : 1
		state_addr_5 : 2
		state_load : 3
	State 20
		tmp_i6 : 1
		sbox_hw_addr : 2
		sbox_hw_load : 3
	State 21
		StgValue_128 : 1
	State 22
	State 23
	State 24
	State 25
		i_2_cast : 1
		exitcond4 : 1
		i_14 : 1
		StgValue_140 : 2
		tmp_36 : 1
		tmp_31 : 2
	State 26
		j_1_cast : 1
		exitcond : 1
		j_7 : 1
		StgValue_150 : 2
		tmp_37 : 1
		tmp_32 : 2
		tmp_33 : 3
		tmp_34 : 4
		state_addr_7 : 5
		tmp_data_V : 6
		tmp_35 : 2
		tmp_last_V : 3
	State 27
		StgValue_161 : 1
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          | grp_aes128_mix_columns_h_fu_308 | 30.1187 |   950   |   1055  |
|          | grp_aes128_expand_key_hw_fu_313 |  19.642 |   411   |   502   |
|   call   | grp_aes128_shift_rows_hw_fu_324 | 7.21325 |    36   |   112   |
|          | grp_aes128_extract_round_fu_329 |  1.769  |    40   |    92   |
|          | grp_aes128_add_round_key_fu_338 |  3.538  |    18   |    52   |
|----------|---------------------------------|---------|---------|---------|
|          |           i_11_fu_354           |    0    |    0    |    12   |
|          |            j_6_fu_366           |    0    |    0    |    12   |
|          |          tmp_29_fu_389          |    0    |    0    |    13   |
|          |            i_3_fu_424           |    0    |    0    |    15   |
|    add   |           i_13_fu_435           |    0    |    0    |    13   |
|          |           i_12_fu_452           |    0    |    0    |    15   |
|          |           i_14_fu_478           |    0    |    0    |    12   |
|          |            j_7_fu_506           |    0    |    0    |    12   |
|          |          tmp_33_fu_524          |    0    |    0    |    13   |
|          |          tmp_35_fu_534          |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |         exitcond1_fu_348        |    0    |    0    |    9    |
|          |         exitcond3_fu_360        |    0    |    0    |    9    |
|          |         exitcond2_fu_399        |    0    |    0    |    9    |
|   icmp   |        exitcond_i_fu_418        |    0    |    0    |    11   |
|          |        exitcond_i2_fu_446       |    0    |    0    |    11   |
|          |         exitcond4_fu_472        |    0    |    0    |    9    |
|          |         exitcond_fu_500         |    0    |    0    |    9    |
|          |        tmp_last_V_fu_539        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|   read   |       empty_17_read_fu_126      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_144        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          i_cast_fu_344          |    0    |    0    |    0    |
|          |          tmp_30_fu_394          |    0    |    0    |    0    |
|          |        tmp_41_cast_fu_413       |    0    |    0    |    0    |
|          |           tmp_i_fu_430          |    0    |    0    |    0    |
|   zext   |         tmp_i_20_fu_441         |    0    |    0    |    0    |
|          |          tmp_i3_fu_458          |    0    |    0    |    0    |
|          |          tmp_i6_fu_463          |    0    |    0    |    0    |
|          |         i_2_cast_fu_468         |    0    |    0    |    0    |
|          |         j_1_cast_fu_496         |    0    |    0    |    0    |
|          |          tmp_34_fu_529          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|extractvalue|       tmp_data_V_1_fu_372       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_377           |    0    |    0    |    0    |
|   trunc  |          tmp_36_fu_484          |    0    |    0    |    0    |
|          |          tmp_37_fu_512          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_28_fu_381          |    0    |    0    |    0    |
|bitconcatenate|           tmp_s_fu_405          |    0    |    0    |    0    |
|          |          tmp_31_fu_488          |    0    |    0    |    0    |
|          |          tmp_32_fu_516          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  62.281 |   1455  |   2019  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|expanded_key|    1   |    0   |    0   |
|     key    |    0   |    4   |    1   |
|   rcon_hw  |    1   |    0   |    0   |
|  round_key |    0   |   16   |    2   |
|   sbox_hw  |    1   |    0   |    0   |
|    state   |    0   |   16   |    2   |
+------------+--------+--------+--------+
|    Total   |    3   |   36   |    5   |
+------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     i_11_reg_553     |    3   |
|     i_12_reg_600     |    5   |
|     i_13_reg_587     |    4   |
|     i_14_reg_623     |    3   |
|      i_1_reg_252     |    4   |
|   i_2_cast_reg_615   |    4   |
|      i_2_reg_286     |    3   |
|      i_3_reg_577     |    5   |
|    i_cast_reg_545    |    4   |
|     i_i1_reg_275     |    5   |
|      i_i_reg_264     |    5   |
|       i_reg_230      |    3   |
|      j_1_reg_297     |    3   |
|      j_6_reg_561     |    3   |
|      j_7_reg_636     |    3   |
|       j_reg_241      |    3   |
|sbox_hw_addr_1_reg_592|    8   |
| sbox_hw_addr_reg_610 |    8   |
| state_addr_5_reg_605 |    4   |
| state_addr_6_reg_582 |    4   |
| state_addr_7_reg_641 |    4   |
|    tmp_31_reg_628    |    4   |
|  tmp_41_cast_reg_569 |   10   |
|  tmp_data_V_reg_651  |    8   |
|  tmp_last_V_reg_646  |    1   |
+----------------------+--------+
|         Total        |   111  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_144        |  p8  |   2  |   8  |   16   ||    9    |
|        grp_access_fu_180        |  p0  |   7  |   4  |   28   ||    38   |
|        grp_access_fu_180        |  p1  |   2  |   8  |   16   ||    9    |
|        grp_access_fu_200        |  p0  |   4  |   8  |   32   ||    21   |
|           i_1_reg_252           |  p0  |   2  |   4  |    8   ||    9    |
| grp_aes128_extract_round_fu_329 |  p2  |   4  |   9  |   36   ||    15   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   136  || 11.0047 ||   101   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   62   |  1455  |  2019  |
|   Memory  |    3   |    -   |   36   |    5   |
|Multiplexer|    -   |   11   |    -   |   101  |
|  Register |    -   |    -   |   111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   73   |  1602  |  2125  |
+-----------+--------+--------+--------+--------+
