// Seed: 1435382980
module module_0;
  reg id_0;
  assign id_1 = id_0;
  logic id_2;
  always begin
    if (1) id_2 = 1;
    id_1 <= 1;
    {1'b0} = id_1;
    id_1 <= 1;
    id_1 = id_1;
  end
  logic id_3;
  assign id_3 = 1;
  assign id_3 = id_2;
endmodule
