<stg><name>IDCT2B2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:0 %in_1_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_1_val

]]></Node>
<StgValue><ssdm name="in_1_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:1 %in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val

]]></Node>
<StgValue><ssdm name="in_0_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:2 %diff = sub i26 %in_0_val_read, i26 %in_1_val_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:3 %add_ln19 = add i26 %in_1_val_read, i26 %in_0_val_read

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry:4 %even = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %add_ln19, i6 0

]]></Node>
<StgValue><ssdm name="even"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry:5 %odd = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %diff, i6 0

]]></Node>
<StgValue><ssdm name="odd"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:6 %mrv = insertvalue i64 <undef>, i32 %even

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:7 %mrv_1 = insertvalue i64 %mrv, i32 %odd

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="64">
<![CDATA[
entry:8 %ret_ln24 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="12" name="in_0_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_0_val"/></StgValue>
</port>
<port id="13" name="in_1_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_1_val"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="15" from="_ssdm_op_Read.ap_auto.i26" to="in_1_val_read" fromId="14" toId="2">
</dataflow>
<dataflow id="16" from="in_1_val" to="in_1_val_read" fromId="13" toId="2">
</dataflow>
<dataflow id="17" from="_ssdm_op_Read.ap_auto.i26" to="in_0_val_read" fromId="14" toId="3">
</dataflow>
<dataflow id="18" from="in_0_val" to="in_0_val_read" fromId="12" toId="3">
</dataflow>
<dataflow id="19" from="in_0_val_read" to="diff" fromId="3" toId="4">
</dataflow>
<dataflow id="20" from="in_1_val_read" to="diff" fromId="2" toId="4">
</dataflow>
<dataflow id="21" from="in_1_val_read" to="add_ln19" fromId="2" toId="5">
</dataflow>
<dataflow id="22" from="in_0_val_read" to="add_ln19" fromId="3" toId="5">
</dataflow>
<dataflow id="24" from="_ssdm_op_BitConcatenate.i32.i26.i6" to="even" fromId="23" toId="6">
</dataflow>
<dataflow id="25" from="add_ln19" to="even" fromId="5" toId="6">
</dataflow>
<dataflow id="27" from="StgValue_26" to="even" fromId="26" toId="6">
</dataflow>
<dataflow id="28" from="_ssdm_op_BitConcatenate.i32.i26.i6" to="odd" fromId="23" toId="7">
</dataflow>
<dataflow id="29" from="diff" to="odd" fromId="4" toId="7">
</dataflow>
<dataflow id="30" from="StgValue_26" to="odd" fromId="26" toId="7">
</dataflow>
<dataflow id="32" from="StgValue_31" to="mrv" fromId="31" toId="8">
</dataflow>
<dataflow id="33" from="even" to="mrv" fromId="6" toId="8">
</dataflow>
<dataflow id="34" from="mrv" to="mrv_1" fromId="8" toId="9">
</dataflow>
<dataflow id="35" from="odd" to="mrv_1" fromId="7" toId="9">
</dataflow>
<dataflow id="36" from="mrv_1" to="ret_ln24" fromId="9" toId="10">
</dataflow>
</dataflows>


</stg>
