Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  7 12:07:06 2023
| Host         : LAPTOP-S2JGJMUA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_wrap_control_sets_placed.rpt
| Design       : Top_wrap
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           30 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              97 |           33 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              48 |           18 |
| Yes          | Yes                   | No                     |              69 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                    Enable Signal                    |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  Top_inst/input_logic_0/saved0    |                                                     | Top_inst/input_logic_0/saved_reg_i_2_n_0 |                1 |              1 |         1.00 |
|  Top_inst/input_logic_0/lock1_out |                                                     | Top_inst/input_logic_0/saved_reg_i_2_n_0 |                1 |              1 |         1.00 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/Kontroler_0/ALU_proc_reg_0[0]              | Top_inst/Kontroler_0/SR[0]               |                1 |              1 |         1.00 |
|  divider_7seg_disp_clk/clk_out    |                                                     | BTU_IBUF                                 |                2 |              3 |         1.50 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/Kontroler_0/ready_reg[0]                   | Top_inst/counter_step/memory/reset       |                1 |              3 |         3.00 |
|  main_clk/inst/clk_out1           |                                                     | BTU_IBUF                                 |                4 |              4 |         1.00 |
| ~RGB1_G_OBUF_BUFG                 |                                                     | Top_inst/Register_inst/storage_reg[5]_2  |                3 |              6 |         2.00 |
|  Top_inst/input_logic_0/memory__0 |                                                     |                                          |                3 |              8 |         2.67 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/input_logic_0/FSM_onehot_state_reg_n_0_[1] |                                          |                3 |              8 |         2.67 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/Kontroler_0/count_reg_0[0]                 | BTU_IBUF                                 |                3 |              8 |         2.67 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/Kontroler_0/target_reg[1]_3[0]             | BTU_IBUF                                 |                2 |              8 |         4.00 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/Kontroler_0/target_reg[1]_4[0]             | BTU_IBUF                                 |                3 |              8 |         2.67 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/Kontroler_0/target_reg[1]_1[0]             | BTU_IBUF                                 |                3 |              8 |         2.67 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/LIFO_inst/storage[4][7]_i_1_n_0            | BTU_IBUF                                 |                2 |              8 |         4.00 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/LIFO_inst/storage[3][7]_i_1_n_0            | BTU_IBUF                                 |                1 |              8 |         8.00 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/LIFO_inst/storage[2][7]_i_1_n_0            | BTU_IBUF                                 |                2 |              8 |         4.00 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/LIFO_inst/storage[5][7]_i_1_n_0            | BTU_IBUF                                 |                2 |              8 |         4.00 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/LIFO_inst/storage[0][7]_i_1_n_0            | BTU_IBUF                                 |                1 |              8 |         8.00 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/LIFO_inst/storage[1][7]_i_1_n_0            | BTU_IBUF                                 |                2 |              8 |         4.00 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/LIFO_inst/storage[6][7]_i_1_n_0            | BTU_IBUF                                 |                2 |              8 |         4.00 |
|  divider_7seg_disp_clk/clk_out    |                                                     | Top_inst/Register_out/SR[0]              |                4 |             11 |         2.75 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/Kontroler_0/ALU_proc_reg_0[0]              | BTU_IBUF                                 |                7 |             12 |         1.71 |
|  RGB1_G_OBUF_BUFG                 | Top_inst/Kontroler_0/E[0]                           | BTU_IBUF                                 |                6 |             13 |         2.17 |
|  main_clk/inst/clk_out1           |                                                     | divider_7seg_disp_clk/clear              |                4 |             14 |         3.50 |
| ~RGB1_G_OBUF_BUFG                 |                                                     |                                          |               11 |             15 |         1.36 |
|  main_clk/inst/clk_out1           |                                                     | divider_100Hz_clk/value[0]_i_1_n_0       |                5 |             17 |         3.40 |
|  main_clk/inst/clk_out1           |                                                     | divider_10Hz_clk/value[0]_i_1__0_n_0     |                5 |             20 |         4.00 |
|  main_clk/inst/clk_out1           |                                                     | divider_2Hz_clk/value[0]_i_1__1_n_0      |                6 |             23 |         3.83 |
|  RGB1_G_OBUF_BUFG                 |                                                     |                                          |               16 |             54 |         3.38 |
+-----------------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+--------------+


