-- VHDL for IBM SMS ALD page 13.67.02.1
-- Title: F CH STATUS SAMPLE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/9/2020 8:33:42 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_67_02_1_F_CH_STATUS_SAMPLE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_F_CH_END_OF_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_LOGIC_GATE_Z:	 in STD_LOGIC;
		PS_F_CH_INT_END_OF_TRANSFER:	 in STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRANSFER:	 in STD_LOGIC;
		MS_F_CH_RESET:	 in STD_LOGIC;
		PS_F_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		PS_F_CH_INT_END_OF_XFER_DELAYED:	 out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B_1:	 out STD_LOGIC;
		MS_F_CH_INT_END_OF_XFER_DELAYED:	 out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B:	 out STD_LOGIC;
		PS_F_CH_SECOND_SAMPLE_B:	 out STD_LOGIC;
		MS_F_CH_STATUS_SAMPLE_B_DELAY:	 out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B_DELAY:	 out STD_LOGIC);
end ALD_13_67_02_1_F_CH_STATUS_SAMPLE_ACC;

architecture behavioral of ALD_13_67_02_1_F_CH_STATUS_SAMPLE_ACC is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_5A_NoPin_Latch: STD_LOGIC;
	signal OUT_4A_C: STD_LOGIC;
	signal OUT_4A_C_Latch: STD_LOGIC;
	signal OUT_3A_K: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_5C_B: STD_LOGIC;
	signal OUT_4C_A: STD_LOGIC;
	signal OUT_3C_F: STD_LOGIC;
	signal OUT_3C_B: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_5D_P: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_3F_F: STD_LOGIC;
	signal OUT_3F_B: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;
	signal OUT_3H_F: STD_LOGIC;
	signal OUT_3H_B: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_DOT_5C: STD_LOGIC;

begin

	OUT_5A_NoPin_Latch <= NOT(OUT_4A_C AND MS_F_CH_END_OF_2ND_ADDR_TRF AND MS_F_CH_RESET );
	OUT_4A_C_Latch <= NOT(OUT_5A_NoPin AND OUT_5B_NoPin );
	OUT_3A_K <= OUT_4A_C;
	OUT_5B_NoPin <= NOT(PS_LOGIC_GATE_Z AND PS_F_CH_INT_END_OF_TRANSFER );
	OUT_3B_C <= NOT(OUT_4A_C );
	OUT_2B_C <= NOT OUT_2C_D;
	OUT_5C_B <= NOT(OUT_4A_C AND OUT_2C_D AND PS_F_CH_EXT_END_OF_TRANSFER );
	OUT_4C_A <= NOT(OUT_DOT_5C );

	SMS_DEY_3C: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_4C_A,	-- Pin K
		ACSET => OUT_5F_C,	-- Pin H
		GATEOFF => OUT_2D_C,	-- Pin E
		ACRESET => OUT_5F_C,	-- Pin A
		DCRFORCE => OUT_3E_E,	-- Pin T
		OUTON => OUT_3C_F,
		OUTOFF => OUT_3C_B,
		GROUND => OPEN,
		DCSFORCE => OPEN,
		DCRESET => OPEN );

	OUT_2C_D <= NOT OUT_3C_F;
	OUT_5D_P <= NOT(PS_LOGIC_GATE_Z AND OUT_2F_D );
	OUT_2D_C <= NOT OUT_3C_B;
	OUT_3E_E <= NOT(PS_F_CH_IN_PROCESS );
	OUT_5F_C <= NOT PS_2ND_CLOCK_PULSE_2;

	SMS_DEY_3F: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_2D_C,	-- Pin K
		ACSET => OUT_5F_C,	-- Pin H
		GATEOFF => OUT_2C_D,	-- Pin E
		ACRESET => OUT_5F_C,	-- Pin A
		DCRESET => MS_F_CH_RESET,	-- Pin P
		OUTON => OUT_3F_F,
		OUTOFF => OUT_3F_B,
		GROUND => OPEN,
		DCSFORCE => OPEN,
		DCRFORCE => OPEN );

	OUT_2F_D <= NOT OUT_3F_F;
	OUT_2G_C <= NOT OUT_3F_B;

	SMS_DEY_3H: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET => OUT_5F_C,	-- Pin H
		GATEON => OUT_2G_C,	-- Pin K
		ACRESET => OUT_5F_C,	-- Pin A
		GATEOFF => OUT_2F_D,	-- Pin E
		DCRESET => MS_F_CH_RESET,	-- Pin P
		OUTON => OUT_3H_F,
		OUTOFF => OUT_3H_B,
		GROUND => OPEN,
		DCRFORCE => OPEN,
		DCSFORCE => OPEN );

	OUT_2H_D <= NOT OUT_3H_F;
	OUT_2I_C <= NOT OUT_3H_B;
	OUT_DOT_5C <= OUT_5C_B OR OUT_5D_P;

	PS_F_CH_INT_END_OF_XFER_DELAYED <= OUT_3A_K;
	MS_F_CH_INT_END_OF_XFER_DELAYED <= OUT_3B_C;
	PS_F_CH_STATUS_SAMPLE_B_1 <= OUT_2B_C;
	PS_F_CH_STATUS_SAMPLE_B <= OUT_2D_C;
	PS_F_CH_SECOND_SAMPLE_B <= OUT_2G_C;
	MS_F_CH_STATUS_SAMPLE_B_DELAY <= OUT_2H_D;
	PS_F_CH_STATUS_SAMPLE_B_DELAY <= OUT_2I_C;

	Latch_5A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5A_NoPin_Latch,
		Q => OUT_5A_NoPin,
		QBar => OPEN );

	Latch_4A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4A_C_Latch,
		Q => OUT_4A_C,
		QBar => OPEN );


end;
