{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 10:54:40 2021 " "Info: Processing started: Mon Dec 06 10:54:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU4BIT_4CN -c ALU4BIT_4CN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU4BIT_4CN -c ALU4BIT_4CN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[1\] M\[1\] 10.540 ns Longest " "Info: Longest tpd from source pin \"A\[1\]\" to destination pin \"M\[1\]\" is 10.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns A\[1\] 1 PIN PIN_H16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_H16; Fanout = 2; PIN Node = 'A\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "ALU4BIT_4CN.bdf" "" { Schematic "D:/ctmt/ALU4BIT_4CN/ALU4BIT_4CN.bdf" { { -8 -112 56 8 "A\[3..0\]" "" } { -16 56 152 0 "A\[3..0\]" "" } { 0 672 688 144 "A\[0\]" "" } { 0 496 512 144 "A\[1\]" "" } { 0 320 336 144 "A\[2\]" "" } { 0 136 152 144 "A\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.614 ns) + CELL(0.366 ns) 5.797 ns ALU1BIT_4CN:inst2\|MUX4_1_1BIT:inst\|inst6~1 2 COMB LCCOMB_X5_Y1_N2 1 " "Info: 2: + IC(4.614 ns) + CELL(0.366 ns) = 5.797 ns; Loc. = LCCOMB_X5_Y1_N2; Fanout = 1; COMB Node = 'ALU1BIT_4CN:inst2\|MUX4_1_1BIT:inst\|inst6~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.980 ns" { A[1] ALU1BIT_4CN:inst2|MUX4_1_1BIT:inst|inst6~1 } "NODE_NAME" } } { "MUX4_1_1BIT.bdf" "" { Schematic "D:/ctmt/ALU4BIT_4CN/MUX4_1_1BIT.bdf" { { 152 624 688 232 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.811 ns) + CELL(1.932 ns) 10.540 ns M\[1\] 3 PIN PIN_G13 0 " "Info: 3: + IC(2.811 ns) + CELL(1.932 ns) = 10.540 ns; Loc. = PIN_G13; Fanout = 0; PIN Node = 'M\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.743 ns" { ALU1BIT_4CN:inst2|MUX4_1_1BIT:inst|inst6~1 M[1] } "NODE_NAME" } } { "ALU4BIT_4CN.bdf" "" { Schematic "D:/ctmt/ALU4BIT_4CN/ALU4BIT_4CN.bdf" { { 296 768 944 312 "M\[3..0\]" "" } { 264 704 720 304 "M\[0\]" "" } { 264 528 544 304 "M\[1\]" "" } { 264 352 368 304 "M\[2\]" "" } { 264 168 184 304 "M\[3\]" "" } { 288 720 768 304 "M\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 29.55 % ) " "Info: Total cell delay = 3.115 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.425 ns ( 70.45 % ) " "Info: Total interconnect delay = 7.425 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "10.540 ns" { A[1] ALU1BIT_4CN:inst2|MUX4_1_1BIT:inst|inst6~1 M[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "10.540 ns" { A[1] {} A[1]~combout {} ALU1BIT_4CN:inst2|MUX4_1_1BIT:inst|inst6~1 {} M[1] {} } { 0.000ns 0.000ns 4.614ns 2.811ns } { 0.000ns 0.817ns 0.366ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4373 " "Info: Peak virtual memory: 4373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 10:54:40 2021 " "Info: Processing ended: Mon Dec 06 10:54:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
