============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 23 2025  01:57:43 pm
  Module:                 Top
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Instance               Module           Cell Count  Cell Area  Net Area   Total Area   Wireload  
------------------------------------------------------------------------------------------------------
Top                                                2093 101154.515     3.059   101157.574 140000 (S)  
  u_input_checker output_giver_N32_M4_C8_32         270   7843.391     0.000     7843.391   8000 (S)  
  u_input_taker   input_taker_5                     432  15117.503     0.000    15117.503  16000 (S)  
  u_output_giver  output_giver_N32_M4_C8            270   7843.391     0.000     7843.391   8000 (S)  
  u_simon         simon_newer                      1089  28896.148     0.000    28896.148  35000 (S)  
    u_encrypt     encrypt                           438  11237.977     0.000    11237.977  16000 (S)  
    u_key_gen     key_gen                           463  13441.295     0.000    13441.295  16000 (S)  
  (S) = wireload was automatically selected
