$date
	Mon Oct 17 16:59:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 16 ! y [15:0] $end
$var reg 1 " en $end
$var reg 3 # w [2:0] $end
$scope module qn2 $end
$var wire 1 " en $end
$var wire 3 $ w [2:0] $end
$var wire 16 % y [15:0] $end
$var wire 2 & e [1:0] $end
$scope module stage0 $end
$var wire 1 ' en $end
$var wire 3 ( w [2:0] $end
$var reg 8 ) y [7:0] $end
$var integer 32 * k [31:0] $end
$upscope $end
$scope module stage1 $end
$var wire 1 + en $end
$var wire 3 , w [2:0] $end
$var reg 8 - y [7:0] $end
$var integer 32 . k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 .
b0 -
bx ,
0+
b1000 *
b0 )
bx (
0'
b0 &
b0 %
bx $
bx #
0"
b0 !
$end
#20
x'
x+
b1000 *
b1000 .
bx &
b0 #
b0 $
b0 (
b0 ,
1"
#40
b1000 *
b1000 .
b101 #
b101 $
b101 (
b101 ,
#60
b1000 *
b1000 .
b110 #
b110 $
b110 (
b110 ,
#80
b1000 *
b1000 .
b100 #
b100 $
b100 (
b100 ,
#100
b1000 *
b1000 .
b10 #
b10 $
b10 (
b10 ,
#120
