INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.sim/sim_1/synth/func/xsim/ALU_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sources_1/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu_riscv' [C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sources_1/new/alu_riscv.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sim_1/new/ALU_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_testbench
ERROR: [VRFC 10-2989] 'SUM' is not declared [C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sim_1/new/ALU_testbench.sv:45]
ERROR: [VRFC 10-2865] module 'ALU_testbench' ignored due to previous errors [C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sim_1/new/ALU_testbench.sv:23]
