{"title":"RAM","tid":3003,"order":3,"content":"\nSee https://hitsz-cslab.gitee.io/diglogic/lab3/s3/\n\n```verilog\nmodule top_module(\n    input  wire       clk   ,\n\tinput  wire       rst   ,\n\tinput  wire       button,\n\toutput reg  [15:0] led\n);\n    always@(posedge clk or posedge rst)begin\n        led<=16'b0;//fix me\n    end\nendmodule\n```\n"}