// Seed: 2395687296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign id_3 = id_1;
  logic id_5 = -1'h0;
  assign id_5 = id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5 (id_6),
        .id_7 (-1),
        .id_8 (id_9[_id_10]),
        .id_11(1),
        .id_12(1'b0),
        .id_13(1),
        .id_14(-1)
    ),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire _id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_2,
      id_3
  );
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always $clog2(35);
  ;
  assign id_14 = 1'd0 ? id_16 : -1;
  wire id_21 = id_6;
endmodule
