timestamp 1730624594
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__pfet_01v8_TMYQY6 sky130_fd_pr__pfet_01v8_TMYQY6_0 1 0 1368 0 1 -1338
use sky130_fd_pr__nfet_01v8_DJGLWN sky130_fd_pr__nfet_01v8_DJGLWN_0 1 0 1860 0 1 -1556
port "swn" 3 1834 -1846 1886 -1794 v
port "out" 6 1426 -972 1478 -920 v
port "in" 5 1122 -2281 1180 -2223 m1
port "swp" 2 1342 -1846 1394 -1794 v
port "vssa" 4 1122 -2195 1218 -2099 m1
port "vdda" 1 1122 -2071 1218 -1975 m1
node "swn" 0 0 1834 -1846 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "out" 0 0 1426 -972 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "in" 0 0 1122 -2281 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp" 0 0 1342 -1846 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vssa" 0 0 1122 -2195 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdda" 0 0 1122 -2071 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_n210_n383#" "vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "vssa" "sky130_fd_pr__pfet_01v8_TMYQY6_0/VSUBS"
merge "sky130_fd_pr__pfet_01v8_TMYQY6_0/VSUBS" "VSUBS"
merge "sky130_fd_pr__pfet_01v8_TMYQY6_0/w_n246_n637#" "vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_50_n209#" "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_50_109#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_50_109#" "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_n108_n418#"
merge "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_n108_n418#" "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_n108_118#"
merge "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_n108_118#" "in"
merge "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_n50_n297#" "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_n50_21#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_n50_21#" "swn"
merge "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_n108_n209#" "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_n108_109#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_DJGLWN_0/a_n108_109#" "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_50_n418#"
merge "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_50_n418#" "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_50_118#"
merge "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_50_118#" "out"
merge "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_n50_n515#" "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_n50_21#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_TMYQY6_0/a_n50_21#" "swp"
