Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 80a5e7472a134d13b0d2f57b5afb13f4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot HC_SR04_TB_func_impl xil_defaultlib.HC_SR04_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE(INIT=1'b1)
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.BCD
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.HC_SR04
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.HC_SR04_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot HC_SR04_TB_func_impl
