Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top_OExp09_IP2MCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_OExp09_IP2MCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_OExp09_IP2MCPU"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : Top_OExp09_IP2MCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX4T1_4.vf" into library work
Parsing module <MUX4T1_4>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\CLA.vf" into library work
Parsing module <CLA>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\add.vf" into library work
Parsing module <add>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX8T1_8.vf" into library work
Parsing module <MUX4T1_4_MUSER_MUX8T1_8>.
Parsing module <MUX8T1_8>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADD4b.vf" into library work
Parsing module <CLA_MUSER_ADD4b>.
Parsing module <add_MUSER_ADD4b>.
Parsing module <ADD4b>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX8T1_32.vf" into library work
Parsing module <MUX4T1_4_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_8_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_32>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADC32.vf" into library work
Parsing module <CLA_MUSER_ADC32>.
Parsing module <add_MUSER_ADC32>.
Parsing module <ADD4b_MUSER_ADC32>.
Parsing module <ADC32>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\UnExt.v" into library work
Parsing module <UnExt>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Regs.v" into library work
Parsing module <regs>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Ext_imm16.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MDPath.v" into library work
Parsing module <MDPath>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MCtrl.v" into library work
Parsing module <MCtrl>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MCPU.vf" into library work
Parsing module <MCPU>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ipcore_dir\RAM_B_new.v" into library work
Parsing module <RAM_B_new>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\clk_200Mto100M.v" into library work
Parsing module <clk_200Mto100M>.
Analyzing Verilog file "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" into library work
Parsing module <MCPU_MUSER_Top_OExp09_IP2MCPU>.
Parsing module <Top_OExp09_IP2MCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_OExp09_IP2MCPU>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" Line 218: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" Line 219: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" Line 220: Assignment to blink ignored, since the identifier is never used

Elaborating module <MCPU_MUSER_Top_OExp09_IP2MCPU>.

Elaborating module <MCtrl>.
WARNING:HDLCompiler:1016 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MDPath.v" Line 128: Port Co is not connected to this instance

Elaborating module <MDPath>.

Elaborating module <REG32>.

Elaborating module <MUX4T1_5>.

Elaborating module <MUX4T1_32>.

Elaborating module <regs>.

Elaborating module <Ext_32>.

Elaborating module <UnExt>.

Elaborating module <MUX2T1_32>.

Elaborating module <ALU>.

Elaborating module <ADC32>.

Elaborating module <ADD4b_MUSER_ADC32>.

Elaborating module <add_MUSER_ADC32>.

Elaborating module <XOR2>.

Elaborating module <AND2>.

Elaborating module <OR2>.

Elaborating module <CLA_MUSER_ADC32>.

Elaborating module <OR4>.

Elaborating module <AND3>.

Elaborating module <AND4>.

Elaborating module <OR3>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX8T1_8_MUSER_MUX8T1_32>.

Elaborating module <INV>.

Elaborating module <MUX4T1_4_MUSER_MUX8T1_32>.

Elaborating module <RAM_B_new>.
WARNING:HDLCompiler:1499 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ipcore_dir\RAM_B_new.v" Line 39: Empty module <RAM_B_new> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <clk_div>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" Line 320: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <clk_200Mto100M>.

Elaborating module <IBUFDS>.

Elaborating module <VCC>.

Elaborating module <GND>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_OExp09_IP2MCPU>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf".
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" line 213: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" line 213: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" line 213: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" line 222: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" line 293: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" line 310: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" line 343: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" line 343: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf" line 350: Output port <clkdiv> of the instance <U81> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top_OExp09_IP2MCPU> synthesized.

Synthesizing Unit <MCPU_MUSER_Top_OExp09_IP2MCPU>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Top_OExp09_IP2MCPU.vf".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MCPU_MUSER_Top_OExp09_IP2MCPU> synthesized.

Synthesizing Unit <MCtrl>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MCtrl.v".
        IF = 5'b00000
        sigIF = 22'b0010010100000010000001
        ID = 5'b00001
        sigID = 22'b0000000000000110000000
        ExecR = 5'b00010
        sigExecR = 22'b0000000000001000000100
        ExecMem = 5'b00011
        sigExecMem = 22'b0000000000001100000000
        ExecI = 5'b00100
        sigExecI = 22'b0000000000001100000100
        ExecLUi = 5'b00101
        sigExecLUi = 22'b0000000010000001000000
        ExecBeq = 5'b00110
        sigExecBeq = 22'b0001000000011000001010
        ExecBne = 5'b00111
        sigExecBne = 22'b0001000000011000000010
        ExecJr = 5'b01000
        sigExecJr = 22'b0010000000110000000000
        ExecJal = 5'b01001
        sigExecJal = 22'b0010000011100001100000
        ExecJ = 5'b01010
        sigExecJ = 22'b0010000000100000000000
        MemRD = 5'b01011
        sigMemRD = 22'b0000110000000000000001
        MemWD = 5'b01100
        sigMemWD = 22'b0000101000000000000001
        R_WB = 5'b01101
        sigR_WB = 22'b0000000000000001010000
        I_WB = 5'b01110
        sigI_WB = 22'b0000000000000001000000
        LW_WB = 5'b01111
        sigLW_WB = 22'b0000000001000001000000
        ExecSrl = 5'b10000
        sigExecSrl = 22'b1000000000001000000100
        ExecUI = 5'b10111
        sigExecUI = 22'b0100000000001100000100
        Error = 5'b11111
        sigError = 22'b0000000000000000000000
        AND = 3'b000
        OR = 3'b001
        ADD = 3'b010
        SUB = 3'b110
        NOR = 3'b100
        SLT = 3'b111
        XOR = 3'b011
        SRL = 3'b101
WARNING:Xst:647 - Input <Inst_in<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 38                                             |
    | Inputs             | 21                                             |
    | Outputs            | 26                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_operation<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_operation<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_operation<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MCtrl> synthesized.

Synthesizing Unit <MDPath>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MDPath.v".
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MDPath.v" line 128: Output port <Co> of the instance <U1> is unconnected or connected to loadless signal.
    Found 1-bit comparator equal for signal <Branch_zero_equal_6_o> created at line 161
    Summary:
	inferred   1 Comparator(s).
Unit <MDPath> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX4T1_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <regs>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 33.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 34.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <regs> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Ext_imm16.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <UnExt>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\UnExt.v".
    Summary:
	no macro.
Unit <UnExt> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ALU.v".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit subtractor for signal <Sub> created at line 49.
    Found 32-bit shifter logical right for signal <Srl> created at line 31
    Found 32-bit comparator greater for signal <B[31]_A[31]_LessThan_4_o> created at line 45
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADC32.vf".
    Summary:
	no macro.
Unit <ADC32> synthesized.

Synthesizing Unit <ADD4b_MUSER_ADC32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADC32.vf".
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADC32.vf" line 188: Output port <co> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADC32.vf" line 195: Output port <co> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADC32.vf" line 202: Output port <co> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADC32.vf" line 209: Output port <co> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ADD4b_MUSER_ADC32> synthesized.

Synthesizing Unit <add_MUSER_ADC32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADC32.vf".
    Summary:
	no macro.
Unit <add_MUSER_ADC32> synthesized.

Synthesizing Unit <CLA_MUSER_ADC32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\ADC32.vf".
    Summary:
	no macro.
Unit <CLA_MUSER_ADC32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8_MUSER_MUX8T1_32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_8_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX4T1_4_MUSER_MUX8T1_32>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX4T1_4_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_38_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_40_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

Synthesizing Unit <clk_200Mto100M>.
    Related source file is "D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr1\COExpr12_MCPU_update\clk_200Mto100M.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_43_o_add_0_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clk_200Mto100M> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit subtractor                                     : 1
# Registers                                            : 13
 1-bit register                                        : 3
 24-bit register                                       : 1
 32-bit register                                       : 7
 33-bit register                                       : 1
 992-bit register                                      : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 3
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 38
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <SSeg7_Dev.ngc>.
Reading core <SPIO.ngc>.
Reading core <PIO.ngc>.
Reading core <ipcore_dir/RAM_B_new.ngc>.
Reading core <Seg7_Dev.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <RAM_B_new> for timing and area information for instance <U3>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <clk_200Mto100M>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_200Mto100M> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 1
 33-bit subtractor                                     : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 1190
 Flip-Flops                                            : 1190
# Comparators                                          : 3
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 115
 1-bit 2-to-1 multiplexer                              : 68
 32-bit 2-to-1 multiplexer                             : 38
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/U11/FSM_0> on signal <state[1:18]> with one-hot encoding.
-----------------------------
 State | Encoding
-----------------------------
 00000 | 000000000000000001
 00001 | 000000000000000010
 10000 | 000000000000000100
 01000 | 000000000000001000
 00010 | 000000000000010000
 00011 | 000000000000100000
 00110 | 000000000001000000
 01010 | 000000000010000000
 00100 | 000000000100000000
 00111 | 000000001000000000
 01001 | 000000010000000000
 00101 | 000000100000000000
 11111 | 000001000000000000
 01101 | 000010000000000000
 01100 | 000100000000000000
 01011 | 001000000000000000
 01110 | 010000000000000000
 01111 | 100000000000000000
-----------------------------
WARNING:Xst:2677 - Node <U81/clkdiv_1> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_2> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_3> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_4> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_5> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_6> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_7> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_8> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_9> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_10> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_11> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_12> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_13> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_14> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_15> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_16> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_17> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_18> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_19> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_20> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_21> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_22> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_23> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_24> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_25> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_26> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_27> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_28> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_29> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_30> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U81/clkdiv_31> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.

Optimizing unit <ADC32> ...

Optimizing unit <CLA_MUSER_ADC32> ...

Optimizing unit <MUX8T1_8_MUSER_MUX8T1_32> ...

Optimizing unit <MUX4T1_4_MUSER_MUX8T1_32> ...

Optimizing unit <REG32> ...

Optimizing unit <Top_OExp09_IP2MCPU> ...

Optimizing unit <MDPath> ...

Optimizing unit <ALU> ...

Optimizing unit <regs> ...

Optimizing unit <MCtrl> ...

Optimizing unit <Counter_x> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_OExp09_IP2MCPU, actual ratio is 1.
FlipFlop U1/U11/state_FSM_FFd10 has been replicated 4 time(s)
FlipFlop U1/U11/state_FSM_FFd13 has been replicated 2 time(s)
FlipFlop U1/U11/state_FSM_FFd16 has been replicated 3 time(s)
FlipFlop U1/U11/state_FSM_FFd17 has been replicated 1 time(s)
FlipFlop U1/U12/IR/Q_18 has been replicated 1 time(s)
FlipFlop U1/U12/IR/Q_19 has been replicated 1 time(s)
FlipFlop U1/U12/IR/Q_20 has been replicated 1 time(s)
FlipFlop U1/U12/IR/Q_21 has been replicated 2 time(s)
FlipFlop U1/U12/IR/Q_22 has been replicated 2 time(s)
FlipFlop U1/U12/IR/Q_23 has been replicated 2 time(s)
FlipFlop U1/U12/IR/Q_24 has been replicated 2 time(s)
FlipFlop U1/U12/IR/Q_25 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1263
 Flip-Flops                                            : 1263

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_OExp09_IP2MCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4972
#      AND2                        : 501
#      AND3                        : 129
#      AND4                        : 111
#      GND                         : 3
#      INV                         : 128
#      LUT1                        : 97
#      LUT2                        : 134
#      LUT3                        : 1235
#      LUT4                        : 288
#      LUT5                        : 386
#      LUT6                        : 1167
#      MUXCY                       : 201
#      MUXF7                       : 60
#      OR2                         : 139
#      OR3                         : 37
#      OR4                         : 120
#      VCC                         : 5
#      XOR2                        : 64
#      XORCY                       : 167
# FlipFlops/Latches                : 1677
#      FD                          : 254
#      FDC                         : 139
#      FDCE                        : 1074
#      FDCE_1                      : 22
#      FDE                         : 111
#      FDE_1                       : 36
#      FDP                         : 1
#      FDPE_1                      : 6
#      FDR                         : 2
#      FDRE                        : 29
#      LD                          : 3
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 58
#      IBUF                        : 21
#      IBUFDS                      : 1
#      OBUF                        : 36

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1677  out of  407600     0%  
 Number of Slice LUTs:                 3435  out of  203800     1%  
    Number used as Logic:              3435  out of  203800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4706
   Number with an unused Flip Flop:    3029  out of   4706    64%  
   Number with an unused LUT:          1271  out of   4706    27%  
   Number of fully used LUT-FF pairs:   406  out of   4706     8%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)          | Load  |
---------------------------------------------------------------------------+--------------------------------+-------+
U81/clkdiv_0                                                               | BUFG                           | 262   |
Clk_CPU(U8/Mmux_Clk_CPU11:O)                                               | BUFG(*)(U1/U12/IR/Q_31)        | 1333  |
U1/U11/ALUop[1]_PWR_6_o_Mux_71_o(U1/U11/Mmux_ALUop[1]_PWR_6_o_Mux_71_o11:O)| NONE(*)(U1/U11/ALU_operation_0)| 3     |
U8/clkdiv_8                                                                | BUFG                           | 35    |
U9/clk1                                                                    | BUFG                           | 41    |
M4/push(M4/push1:O)                                                        | NONE(*)(M4/state_0)            | 3     |
CLK_200M_P                                                                 | IBUFDS                         | 1     |
---------------------------------------------------------------------------+--------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.613ns (Maximum Frequency: 73.459MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 8.359ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U81/clkdiv_0'
  Clock period: 4.937ns (frequency: 202.564MHz)
  Total number of paths / destination ports: 12099 / 333
-------------------------------------------------------------------------
Delay:               4.937ns (Levels of Logic = 12)
  Source:            U9/SW_OK_5 (FF)
  Destination:       U6/M2/buffer_51 (FF)
  Source Clock:      U81/clkdiv_0 rising
  Destination Clock: U81/clkdiv_0 rising

  Data Path: U9/SW_OK_5 to U6/M2/buffer_51
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.417  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U6:Hexs<5>'
     INV:I->O              8   0.054   0.642  SM1/HTS6/MSEG/XLXI_3 (SM1/HTS6/MSEG/XLXN_62)
     AND3:I1->O            1   0.043   0.613  SM1/HTS6/MSEG/XLXI_35 (SM1/HTS6/MSEG/XLXN_172)
     OR3:I0->O             1   0.043   0.603  SM1/HTS6/MSEG/XLXI_36 (SM1/HTS6/MSEG/XLXN_212)
     OR2:I1->O             1   0.043   0.405  SM1/HTS6/MSEG/XLXI_51 (XLXN_390<51>)
     LUT6:I4->O            1   0.043   0.405  M2/mux11011 (M2/state[1]_GND_3_o_wide_mux_15_OUT<51>)
     LUT3:I1->O            1   0.043   0.000  M2/buffer_51_rstpot (M2/buffer_51_rstpot)
     FD:D                     -0.000          M2/buffer_51
    ----------------------------------------
    Total                      4.937ns (0.769ns logic, 4.168ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 13.613ns (frequency: 73.459MHz)
  Total number of paths / destination ports: 19658467 / 2519
-------------------------------------------------------------------------
Delay:               13.613ns (Levels of Logic = 21)
  Source:            U1/U12/regs/register_31_230 (FF)
  Destination:       U1/U12/PC/Q_1 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/U12/regs/register_31_230 to U1/U12/PC/Q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  U1/U12/regs/register_31_230 (U1/U12/regs/register_31_230)
     LUT6:I0->O            1   0.043   0.522  U1/U12/regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_885 (U1/U12/regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_885)
     LUT6:I2->O            2   0.043   0.500  U1/U12/regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_328 (U1/U12/regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_328)
     LUT6:I3->O           10   0.043   0.653  U1/U12/SrcA/Mmux_o291 (U1/U12/ALU_inputA<6>)
     XOR2:I1->O            8   0.053   0.642  U1/U12/U1/ADD_32/XLXI_2/XLXI_2/XLXI_1 (U1/U12/U1/ADD_32/XLXI_2/XLXN_51)
     AND4:I1->O            1   0.053   0.495  U1/U12/U1/ADD_32/XLXI_2/XLXI_5/XLXI_3 (U1/U12/U1/ADD_32/XLXI_2/XLXI_5/XLXN_18)
     OR4:I3->O             3   0.161   0.534  U1/U12/U1/ADD_32/XLXI_2/XLXI_5/XLXI_1 (U1/U12/U1/ADD_32/XLXN_37)
     AND3:I2->O            1   0.134   0.522  U1/U12/U1/ADD_32/XLXI_9/XLXI_2 (U1/U12/U1/ADD_32/XLXI_9/XLXN_17)
     OR4:I2->O             1   0.134   0.603  U1/U12/U1/ADD_32/XLXI_9/XLXI_1 (U1/U12/U1/ADD_32/XLXN_58)
     OR2:I1->O             9   0.053   0.648  U1/U12/U1/ADD_32/XLXI_12 (U1/U12/U1/ADD_32/XLXN_81)
     AND2:I1->O            1   0.053   0.603  U1/U12/U1/ADD_32/XLXI_10/XLXI_14 (U1/U12/U1/ADD_32/XLXI_10/XLXN_29)
     OR2:I1->O             5   0.053   0.518  U1/U12/U1/ADD_32/XLXI_10/XLXI_11 (U1/U12/U1/ADD_32/XLXN_79)
     AND4:I3->O            1   0.161   0.495  U1/U12/U1/ADD_32/XLXI_6/XLXI_5/XLXI_8 (U1/U12/U1/ADD_32/XLXI_6/XLXI_5/XLXN_26)
     OR4:I3->O             2   0.161   0.618  U1/U12/U1/ADD_32/XLXI_6/XLXI_5/XLXI_9 (U1/U12/U1/ADD_32/XLXI_6/XLXN_37)
     XOR2:I0->O            1   0.043   0.613  U1/U12/U1/ADD_32/XLXI_6/XLXI_1/XLXI_3 (U1/U12/U1/Sum<23>)
     AND2:I0->O            1   0.043   0.603  U1/U12/U1/MUX1/XLXI_3/XLXI_91/XLXI_59 (U1/U12/U1/MUX1/XLXI_3/XLXI_91/XLXN_89)
     OR4:I1->O             1   0.053   0.613  U1/U12/U1/MUX1/XLXI_3/XLXI_91/XLXI_61 (U1/U12/U1/MUX1/XLXI_3/o2<3>)
     AND2:I0->O            1   0.043   0.603  U1/U12/U1/MUX1/XLXI_3/XLXI_23 (U1/U12/U1/MUX1/XLXI_3/XLXN_32)
     OR2:I1->O             3   0.053   0.625  U1/U12/U1/MUX1/XLXI_3/XLXI_30 (U1/U12/ALU_result<23>)
     LUT6:I0->O            1   0.043   0.350  U1/U12/U1/zero<31>6 (U1/U12/U1/zero<31>5)
     LUT6:I5->O           32   0.043   0.480  U1/U12/CE (U1/U12/CE)
     LUT3:I2->O            1   0.043   0.000  U1/U12/PC/Q_1_rstpot (U1/U12/PC/Q_1_rstpot)
     FDC:D                    -0.000          U1/U12/PC/Q_1
    ----------------------------------------
    Total                     13.613ns (1.745ns logic, 11.868ns route)
                                       (12.8% logic, 87.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 2.221ns (frequency: 450.288MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_40_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_40_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.221ns (1.240ns logic, 0.980ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_200M_P'
  Clock period: 0.741ns (frequency: 1349.255MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.741ns (Levels of Logic = 2)
  Source:            U81/clkdiv_0 (FF)
  Destination:       U81/clkdiv_0 (FF)
  Source Clock:      CLK_200M_P rising
  Destination Clock: CLK_200M_P rising

  Data Path: U81/clkdiv_0 to U81/clkdiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.339  U81/clkdiv_0 (U81/clkdiv_0)
     INV:I->O              0   0.054   0.000  U81/Mcount_clkdiv_lut<0>_INV_0 (U81/Mcount_clkdiv_lut<0>)
     XORCY:LI->O           1   0.112   0.000  U81/Mcount_clkdiv_xor<0> (Result<0>)
     FD:D                     -0.000          U81/clkdiv_0
    ----------------------------------------
    Total                      0.741ns (0.402ns logic, 0.339ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U81/clkdiv_0'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: U81/clkdiv_0 rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U81/clkdiv_0'
  Total number of paths / destination ports: 4844 / 17
-------------------------------------------------------------------------
Offset:              5.453ns (Levels of Logic = 15)
  Source:            U9/SW_OK_5 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U81/clkdiv_0 rising

  Data Path: U9/SW_OK_5 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.483  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U61:Hexs<5>'
     LUT6:I4->O            1   0.043   0.000  M2/Mmux_Hexo_41 (M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M2/Mmux_Hexo_2_f7_0 (Hex<1>)
     INV:I->O              8   0.054   0.642  M1/XLXI_3 (M1/XLXN_62)
     AND3:I1->O            1   0.043   0.613  M1/XLXI_35 (M1/XLXN_172)
     OR3:I0->O             1   0.043   0.603  M1/XLXI_36 (M1/XLXN_212)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_51 (SEG_TXT<4>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o5 (SEGMENT<4>)
     end scope: 'U61:SEGMENT<4>'
     OBUF:I->O                 0.000          SEGMENT_4_OBUF (SEGMENT<4>)
    ----------------------------------------
    Total                      5.453ns (0.945ns logic, 4.508ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 93959 / 19
-------------------------------------------------------------------------
Offset:              8.359ns (Levels of Logic = 18)
  Source:            U1/U11/state_FSM_FFd3 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: U1/U11/state_FSM_FFd3 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             37   0.236   0.536  U1/U11/state_FSM_FFd3 (U1/U11/state_FSM_FFd1-In)
     LUT2:I0->O            1   0.043   0.339  U1/U11/state__n0135<14>1 (U1/XLXN_31)
     INV:I->O              1   0.317   0.603  U1/XLXI_4 (U1/XLXN_39)
     AND2:I1->O            7   0.053   0.647  U1/XLXI_3 (XLXN_71)
     begin scope: 'U4:mem_w'
     LUT6:I0->O           32   0.043   0.733  _n00591 (_n0059)
     LUT6:I1->O            5   0.043   0.545  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.359ns (1.403ns logic, 6.956ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_8'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              5.584ns (Levels of Logic = 14)
  Source:            U10/counter0_24 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U8/clkdiv_8 rising

  Data Path: U10/counter0_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  U10/counter0_24 (U10/counter0_24)
     begin scope: 'U4:counter_out<24>'
     LUT6:I2->O            5   0.043   0.545  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.584ns (0.947ns logic, 4.637ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_P     |    0.741|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_CPU
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Clk_CPU                         |   13.613|         |    3.965|         |
U1/U11/ALUop[1]_PWR_6_o_Mux_71_o|         |   13.334|         |         |
U8/clkdiv_8                     |    0.824|         |    1.237|         |
U81/clkdiv_0                    |    1.545|         |    1.720|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U81/clkdiv_0   |    1.340|         |         |         |
U9/clk1        |    0.818|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/U11/ALUop[1]_PWR_6_o_Mux_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    2.165|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |    2.133|         |         |
U8/clkdiv_8    |    2.221|         |         |         |
U81/clkdiv_0   |    1.622|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U81/clkdiv_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    7.718|    4.164|         |         |
M4/push        |    1.928|         |         |         |
U8/clkdiv_8    |    4.944|         |         |         |
U81/clkdiv_0   |    4.937|         |         |         |
U9/clk1        |    1.100|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U81/clkdiv_0   |    1.292|         |         |         |
U9/clk1        |    2.152|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.73 secs
 
--> 

Total memory usage is 4641800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  103 (   0 filtered)
Number of infos    :   15 (   0 filtered)

