accelerator:0.0581976742258
asu:0.0475563324968
sfg:0.0318402181519
controller:0.0233355491512
pipeline:0.0142846289277
reservation:0.0137357030586
dii:0.0129106764287
collision:0.0126458682156
qmf:0.0125148243413
micro:0.0117460827256
initiation:0.0116035259829
interconnect:0.0099896022244
bitparallel:0.00969050117667
conflict:0.00885466478747
synthesis:0.00838641389609
dsp:0.00827308807401
cluster:0.00800064472065
datapath:0.00781317574959
io:0.00742461843437
doack:0.00692178655476
imec:0.00625741217064
clustering:0.00624272306947
clusters:0.00615308073528
pipelined:0.00613956122522
signals:0.00558147325286
retiming:0.00554263564055
m0:0.00510791434259
sharing:0.0050774420278
silage:0.00500592973651
shifter:0.00492587444141
latch:0.00490793108788
multiplexing:0.00485239488288
netlist:0.00484815132728
clock:0.00437424132418
instruction:0.00434487810899
mirror:0.00433527190929
fadd1:0.00415307193286
dolphin:0.00415307193286
wether:0.00415307193286
schedule:0.00409203712995
scheduling:0.00404655601117
shift:0.00373888852164
quadrature:0.00371230921718
registers:0.00363935702454
instructions:0.00359649090907
processor:0.00358091967251
flip:0.00355144352254
cathedral:0.00352109357146
decimated:0.00352109357146
flop:0.00350868227539
interconnection:0.00344666107079
hardware:0.00343952475502
latency:0.00343279420766
bank:0.00333158377595
register:0.00328068099314
throughput:0.0032529453937
filter:0.00321206629299
signal:0.00317825279713
latencies:0.00312939262847
delay:0.00303256352186
conflicts:0.00301138823907
pin:0.00296984737375
forbidden:0.00291586556091
diagram:0.00285797876566
bus:0.00284523488789
accelerators:0.00282649229749
shareable:0.0027687146219
microinstruction:0.0027687146219
nonmanifest:0.0027687146219
buses:0.00275123958934
tap:0.00272091063676
gates:0.00268234452896
cycle:0.00260202998579
architecture:0.0025676239867
cells:0.00255260363515
operator:0.00252628946653
behavioral:0.00250478468262
cycles:0.00239706350949
interleaving:0.00239483570269
sehwa:0.00234739571431
initiations:0.00234739571431
cell:0.00231792697783
bit:0.00226723681111
interface:0.002193794068
clustered:0.00208626175231
leuven:0.00208108847321
cmos:0.00207959780695
dff:0.0020217706843
strobe:0.0020217706843
m1:0.00200274202163
m4:0.00197034977656
coprocessor:0.00197034977656
fig:0.00196230184681
timing:0.00195430808109
datapaths:0.00188432819833
port:0.00188143346531
iii:0.00186028884348
ffl:0.00185612643922
schedules:0.00184405909943
dct:0.0017830043965
belgium:0.0017026381142
occuring:0.00167913829477
nand:0.00165696580958
fir:0.00165696580958
area:0.00163640746359
multiplexer:0.0015970823349
operators:0.0015772834411
ready:0.00157130888297
vlsi:0.00156148699494
manifest:0.00154509407819
slave:0.00154509407819
filters:0.00152963682135
path:0.00148142631959
runtime:0.00147793862275
stand:0.00147714045891
tools:0.00146625011919
electronics:0.00142057740902
ip:0.00141107509898
pipelines:0.00140885943531
adder:0.00138639853797
reg:0.00138639853797
optimzed:0.00138435731095
hp700:0.00138435731095
kapeldreef:0.00138435731095
teruniversitary:0.00138435731095
addsubfbb:0.00138435731095
cicruit:0.00138435731095
wouters:0.00138435731095
mux2:0.00138435731095
m40fig:0.00138435731095
sodas:0.00138435731095
table24:0.00138435731095
zohair:0.00138435731095
compfbb:0.00138435731095
inflected:0.00138435731095
vanthournout:0.00138435731095
katholieke:0.00138435731095
performant:0.00138435731095
shiftfbb:0.00138435731095
videophone:0.00138435731095
morestate:0.00138435731095
interuniversitary:0.00138435731095
mumthroughput:0.00138435731095
in2:0.00138435731095
pisyn:0.00138435731095
subsignals:0.00138435731095
27mhz:0.00138435731095
resynchronizes:0.00138435731095
schaumont:0.00138435731095
reconstructor:0.00138435731095
more3:0.00138435731095
muxfbb:0.00138435731095
throughputsignal:0.00138435731095
maryse:0.00138435731095
asus:0.00138435731095
rijnders:0.00138435731095
vernalde:0.00138435731095
regfbb:0.00138435731095
multfbb:0.00138435731095
regfilefbb:0.00138435731095
kyosun:0.00138435731095
the2:0.00138435731095
derudder:0.00138435731095
omplex:0.00138435731095
videotelephony:0.00138435731095
description2:0.00138435731095
streams:0.00133529233237
banks:0.00133516134775
expansion:0.00133304927736
op:0.0013051816006
idct:0.00125148243413
universiteit:0.00125148243413
switchable:0.00125148243413
in1:0.00125148243413
catv:0.00125148243413
structed:0.00125148243413
acteristics:0.00125148243413
decimate:0.00125148243413
apath:0.00125148243413
bolsens:0.00125148243413
flipflop:0.00125148243413
rompaey:0.00125148243413
precedences:0.00125148243413
strobes:0.00125148243413
filterbank:0.00125148243413
compile:0.00124402071753
sequencing:0.00124097495651
silicon:0.00124097495651
video:0.00122620236466
fix:0.00121300222278
acknowledged:0.00121143663185
assigned:0.00121066390647
tain:0.00117369785715
3001:0.00117369785715
1894:0.00117369785715
csd:0.00117369785715
sahraoui:0.00117369785715
counterflow:0.00117369785715
pls:0.00117369785715
paths:0.00115434170482
the accelerator:0.059180677915
collision vector:0.0273141590377
data path:0.0248713649053
reservation table:0.0237827205802
accelerator controller:0.0212443459182
conflict controller:0.0166919860786
the sfg:0.0151745327987
micro instruction:0.0138462246271
the asu:0.0136570795189
accelerator processor:0.0136570795189
initial collision:0.0136570795189
processor interface:0.0130689257276
micro instructions:0.0124616021644
pipeline registers:0.00914824800929
io 1:0.00910471967924
accelerator data:0.00910471967924
accelerator datapath:0.00910471967924
an accelerator:0.00830773477624
the qmf:0.00830773477624
the conflict:0.00783492542107
path synthesis:0.00783077793557
new initiation:0.00758726639937
multiplexing cost:0.00758726639937
qmf bank:0.00758726639937
ffl the:0.00749677629162
the cluster:0.00742604050264
the do:0.00728520475481
quadrature mirror:0.00692311231354
hardware sharing:0.00692311231354
system control:0.00653446286378
controller is:0.00640755879176
the micro:0.00624446121841
the reservation:0.00615205745486
the dii:0.00606981311949
asu micro:0.00606981311949
instruction shifter:0.00606981311949
conflict model:0.00606981311949
m0 io:0.00606981311949
cluster schedule:0.00606981311949
throughput dsp:0.00606981311949
accelerator processors:0.00606981311949
io 0:0.00606981311949
from imec:0.00606981311949
0 m0:0.00606981311949
do pin:0.00606981311949
pipeline conflict:0.00606981311949
asu definition:0.00606981311949
dsp algorithms:0.00586961330211
data paths:0.00584209248828
design flow:0.00572163987367
the controller:0.00562366053352
start signal:0.00522757029102
clock cycles:0.00514579963558
in z:0.0051267725281
state diagram:0.00512671454571
controller architecture:0.0050068885432
1 z:0.00499394052751
the pipeline:0.00497184952555
an initiation:0.0048356520277
flip flop:0.0048356520277
of pipelined:0.0048133222584
high throughput:0.004711722779
clustering the:0.00466464827767
a pipeline:0.0045768277084
of accelerator:0.00455235983962
per asu:0.00455235983962
an asu:0.00455235983962
do doack:0.00455235983962
gates bit:0.00455235983962
to asu:0.00455235983962
signals o:0.00455235983962
wether a:0.00455235983962
sfg operations:0.00455235983962
cluster scheduling:0.00455235983962
path interconnect:0.00455235983962
called dolphin:0.00455235983962
timing view:0.00455235983962
instruction bus:0.00455235983962
derived out:0.00455235983962
bitparallel data:0.00455235983962
forbidden latencies:0.00455235983962
the silage:0.00455235983962
pin is:0.00455235983962
asu s:0.00455235983962
clustered graph:0.00455235983962
sfg clustering:0.00455235983962
of asu:0.00455235983962
controller the:0.00453571964029
the multiplexing:0.00430321478465
mirror filter:0.00415386738812
netlist optimization:0.00415386738812
initiation latency:0.00415386738812
pipeline conflicts:0.00415386738812
synthesis tools:0.00404431584502
shift register:0.00404431584502
standard cell:0.0039911788185
pipelined data:0.00392067771827
synthesis of:0.00377044001048
of pipeline:0.0037551664074
the collision:0.00369579816318
application specific:0.00369571564685
path cost:0.00362673902077
area cost:0.00362673902077
assigned to:0.00356985078714
conflict occurs:0.00352176798126
and retiming:0.00352176798126
the clustered:0.00352176798126
the processing:0.00350315041985
out of:0.00349709080251
z and:0.00349213938711
bit parallel:0.0034329839242
the interconnection:0.00338207226308
clock cycle:0.00319477646154
the synthesis:0.00314107239425
operations are:0.00312999201415
next cycle:0.00312223060921
architecture of:0.00309350659215
for pipelined:0.00307602872743
available bitparallel:0.00303490655975
asu structure:0.00303490655975
sfg frames:0.00303490655975
1 m4:0.00303490655975
clusters assigned:0.00303490655975
a nonmanifest:0.00303490655975
different micro:0.00303490655975
a bitparallel:0.00303490655975
sfg the:0.00303490655975
add shift:0.00303490655975
initiation is:0.00303490655975
asu is:0.00303490655975
dsp accelerators:0.00303490655975
cluster latency:0.00303490655975
electronics center:0.00303490655975
ffl optimization:0.00303490655975
dii at:0.00303490655975
7 standard:0.00303490655975
dual latch:0.00303490655975
cathedral iii:0.00303490655975
asu 0:0.00303490655975
o tuple:0.00303490655975
cluster subgraph:0.00303490655975
channel qmf:0.00303490655975
fadd1 cells:0.00303490655975
local controller:0.00303490655975
register controller:0.00303490655975
retiming tools:0.00303490655975
initiation latencies:0.00303490655975
table instance:0.00303490655975
indicates wether:0.00303490655975
bitparallel operators:0.00303490655975
interconnection buses:0.00303490655975
one asu:0.00303490655975
accelerator algorithm:0.00303490655975
micro electronics:0.00303490655975
from asu:0.00303490655975
area gain:0.00303490655975
shift reg:0.00303490655975
1 m0:0.00303490655975
area needed:0.00303490655975
new reservation:0.00303490655975
operator netlist:0.00303490655975
doack done:0.00303490655975
of fadd1:0.00303490655975
current collision:0.00303490655975
operator area:0.00303490655975
tuple io:0.00303490655975
accelerator component:0.00303490655975
tap multiplications:0.00303490655975
output port:0.00303323688377
processing of:0.00302029724527
the hardware:0.0030027717065
z k:0.0029988452497
a reservation:0.00299338411387
vector is:0.00296857826009
the processor:0.00296752965269
the design:0.00292247178069
transition diagram:0.00288799335504
the interconnect:0.00288799335504
o 2:0.00282989348663
clustering and:0.0027987889666
the initiation:0.00277184862238
interconnection cost:0.00276924492541
pipeline architecture:0.00276924492541
pipelined computers:0.00276924492541
cmos 0:0.00276924492541
pipelined systems:0.00276924492541
1 m1:0.00276924492541
cost exceeds:0.00276924492541
that sharing:0.00276924492541
functional operations:0.00276924492541
interface makes:0.00276924492541
delay operations:0.00276924492541
highly pipelined:0.00276924492541
two channel:0.00276924492541
mirror filters:0.00276924492541
stand alone:0.00274609662504
the sharing:0.00272143178418
2 z:0.00268052075455
the initial:0.00266749200715
allows to:0.00266126139492
the accelerator controller:0.0175498667451
of the accelerator:0.0143589818823
initial collision vector:0.012763539451
the conflict controller:0.012763539451
the accelerator processor:0.0111680970196
the initial collision:0.0111680970196
the reservation table:0.00957265458822
the processor interface:0.00877565595143
data path synthesis:0.0083773040268
the accelerator datapath:0.00797721215685
accelerator data path:0.00797721215685
the data path:0.00762491274868
the system control:0.00731304662619
path synthesis tools:0.00638176972548
io 0 m0:0.00638176972548
the cluster schedule:0.00638176972548
the accelerator data:0.00638176972548
collision vector is:0.00638176972548
o 2 z:0.00638176972548
high throughput dsp:0.00638176972548
the collision vector:0.00638176972548
m0 io 1:0.00638176972548
the do pin:0.00638176972548
o 1 z:0.00638176972548
micro instruction shifter:0.00638176972548
z and o:0.00585043730095
the micro instruction:0.00585043730095
1 z and:0.00531891958243
and o 2:0.00488953920725
pipelined data paths:0.00478632729411
an initiation latency:0.00478632729411
a pipeline conflict:0.00478632729411
data path cost:0.00478632729411
derived out of:0.00478632729411
a new initiation:0.00478632729411
for the accelerator:0.00478632729411
signals o 1:0.00478632729411
the clustered graph:0.00478632729411
accelerator controller the:0.00478632729411
of pipeline registers:0.00478632729411
0 m0 io:0.00478632729411
sfg clustering and:0.00478632729411
asu micro instruction:0.00478632729411
data path interconnect:0.00478632729411
the multiplexing cost:0.00478632729411
do pin is:0.00478632729411
bitparallel data path:0.00478632729411
the start signal:0.00438782797572
quadrature mirror filter:0.00438782797572
of the pipeline:0.0043040391553
the processing of:0.00396383022584
the next cycle:0.00335669060769
needed to implement:0.00335669060769
into the current:0.00331054981166
clusters assigned to:0.00319088486274
in z z:0.00319088486274
the sfg operations:0.00319088486274
the current collision:0.00319088486274
of the sfg:0.00319088486274
to the accelerator:0.00319088486274
system control thread:0.00319088486274
the timing view:0.00319088486274
schedules are available:0.00319088486274
io 1 m4:0.00319088486274
cluster latency is:0.00319088486274
the cluster latency:0.00319088486274
collision vector a:0.00319088486274
clustering and assignment:0.00319088486274
the output signals:0.00319088486274
delay operations are:0.00319088486274
complete design flow:0.00319088486274
controller the accelerator:0.00319088486274
of in z:0.00319088486274
the delay operations:0.00319088486274
io 1 m0:0.00319088486274
accelerator processors we:0.00319088486274
do doack done:0.00319088486274
new initiation is:0.00319088486274
the micro instructions:0.00319088486274
multiplexing cost and:0.00319088486274
collision vector and:0.00319088486274
ffl the conflict:0.00319088486274
conflict controller is:0.00319088486274
of quadrature mirror:0.00319088486274
of clusters assigned:0.00319088486274
initiation is possible:0.00319088486274
add shift operations:0.00319088486274
area needed to:0.00319088486274
0 7 standard:0.00319088486274
the operator area:0.00319088486274
in dsp algorithms:0.00319088486274
processor interface makes:0.00319088486274
and retiming tools:0.00319088486274
cost exceeds the:0.00319088486274
clustering the sfg:0.00319088486274
ffl optimization for:0.00319088486274
micro electronics center:0.00319088486274
the qmf bank:0.00319088486274
an area cost:0.00319088486274
current collision vector:0.00319088486274
the available bitparallel:0.00319088486274
netlist optimization tools:0.00319088486274
control for pipelined:0.00319088486274
the accelerator algorithm:0.00319088486274
a new reservation:0.00319088486274
in the accelerator:0.00319088486274
reservation table instance:0.00319088486274
cluster subgraph that:0.00319088486274
alone and slave:0.00319088486274
signal in z:0.00319088486274
the pipeline conflicts:0.00319088486274
a collision vector:0.00319088486274
different micro instructions:0.00319088486274
system control component:0.00319088486274
of fadd1 cells:0.00319088486274
the dii at:0.00319088486274
a processor interface:0.00319088486274
indicates wether a:0.00319088486274
conflict controller the:0.00319088486274
cmos 0 7:0.00319088486274
output signals o:0.00319088486274
the asu definition:0.00319088486274
state diagram can:0.00319088486274
shift register controller:0.00319088486274
an asu is:0.00319088486274
channel qmf bank:0.00319088486274
of high throughput:0.00319088486274
z k fig:0.00319088486274
new reservation table:0.00319088486274
the design steps:0.00319088486274
the initiation latencies:0.00319088486274
a bitparallel data:0.00319088486274
bit parallel hardware:0.00319088486274
collision vector this:0.00319088486274
through a processor:0.00319088486274
ffl the accelerator:0.00319088486274
assigned to asu:0.00319088486274
allows to generate:0.00319088486274
o tuple io:0.00319088486274
synthesis process we:0.00319088486274
conflict model is:0.00319088486274
area cost of:0.00319088486274
subgraph that can:0.00319088486274
be derived out:0.00319088486274
to the asu:0.00319088486274
as the conflict:0.00319088486274
io 1 m1:0.00319088486274
i o tuple:0.00319088486274
the hardware sharing:0.00292521865048
data path is:0.00292521865048
the shift register:0.00292521865048
bit vector which:0.00292521865048
obtain the data:0.00292521865048
a reservation table:0.00292521865048
operations are assigned:0.00292521865048
of the qmf:0.00292521865048
quadrature mirror filters:0.00292521865048
this state diagram:0.00292521865048
the interconnection cost:0.00292521865048
the flip flop:0.00292521865048
number of pipeline:0.00292521865048
to i o:0.00292521865048
out of the:0.00287532189319
integration vlsi systems:0.00282757524473
scale integration vlsi:0.00282757524473
transactions on very:0.00282757524473
large scale integration:0.00280859066919
of the reservation:0.0027697754321
are available within:0.0027697754321
a conflict occurs:0.0027697754321
design flow is:0.0027697754321
has an area:0.0027697754321
stand alone and:0.0027697754321
and the interconnect:0.0027697754321
of the do:0.0027697754321
h 0 z:0.0027697754321
of data path:0.0027697754321
h 1 z:0.0027697754321
in the reservation:0.0027697754321
state diagram is:0.0027697754321
this output is:0.00265945979121
in the collision:0.00265945979121
the leftmost one:0.00265945979121
the design flow:0.00265945979121
assigned to i:0.00265945979121
very large scale:0.00264650934126
schedule using the:0.00257387153066
z and h:0.00257387153066
in z is:0.00257387153066
can be interleaved:0.00257387153066
0 z and:0.00257387153066
is the processing:0.00257387153066
of the synthesis:0.00250392385863
processors we will:0.00250392385863
z k z:0.00250392385863
diagram can be:0.00244476960362
data path the:0.00244476960362
number of clock:0.00234829509964
signals for the:0.00234829509964
list scheduling algorithm:0.00234829509964
