# cfg.yml - Main hammer config file

# List of all Verilog source files to include in this build.
synthesis.inputs.input_files: [
  "v/HPAM_4.v",
  "v/SRCA84.v",
  "v/Approx_FA.v",
  "v/FA.v",
  "v/HA.v",
  "v/mult_wrapper.v"
]

synthesis.inputs.input_files_meta: [append, subst]

# Set top level for synthesis
synthesis.inputs.top_module: "mult_wrapper"

# Don't synthesize these gate-level netlist modules
synthesis.inputs.preserve_modules: []

# No clocks to constrain
#vlsi.inputs.clocks: []

# Custom SDC constraints
vlsi.inputs:
  # You can add SDC constraints directly here (list of strings)
  custom_sdc_constraints: []
  
  # Additional SDC files to read
  custom_sdc_files:
    - "constraints.tcl"
  custom_sdc_files_meta: prependlocal # Prepend path of this config file!

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "TOP" # (this name isn't actually checked...)
    type: toplevel
    width:  100
    height: 100
    x: 0
    y: 0
    margins: {left: 0, right: 0, top: 0, bottom: 0}
