set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/nguyen2604/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/nguyen2604/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/CPU_core"
set ::env(//) "Technology-Specific Configs"
set ::env(DESIGN_NAME) "CPU_core"
set ::env(VERILOG_FILES) "/openlane/designs/CPU_core/src/ALUControl_Fast.v /openlane/designs/CPU_core/src/ForwardingUnit.v /openlane/designs/CPU_core/src/ImmediateGenerator_Fast.v /openlane/designs/CPU_core/src/ControlUnit_Fast.v /openlane/designs/CPU_core/src/DataMemory.v /openlane/designs/CPU_core/src/BranchUnit.v /openlane/designs/CPU_core/src/InstructionMemory.v /openlane/designs/CPU_core/src/RegisterFile_Optimized.v /openlane/designs/CPU_core/src/CPU_core.v /openlane/designs/CPU_core/src/FastALU.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10"
set ::env(PNR_SDC_FILE) "/openlane/designs/CPU_core/src/CPU_core.sdc"
set ::env(SIGNOFF_SDC_FILE) "/openlane/designs/CPU_core/src/CPU_core.sdc"
set ::env(SYNTH_STRATEGY) "AREA 1"
set ::env(SYNTH_BUFFERING) "1"
set ::env(SYNTH_SIZING) "1"
set ::env(SYNTH_NO_FLAT) "0"
set ::env(SYNTH_SHARE_RESOURCES) "1"
set ::env(MAX_FANOUT_CONSTRAINT) "12"
set ::env(MAX_TRANSITION_CONSTRAINT) "1.0"
set ::env(SYNTH_DRIVING_CELL) "sky130_fd_sc_hd__inv_2"
set ::env(OUTPUT_CAP_LOAD) "17.65"
set ::env(FP_CORE_UTIL) "10"
set ::env(FP_ASPECT_RATIO) "1"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/CPU_core/pin_order.cfg"
set ::env(PL_TARGET_DENSITY) "0.35"
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) "1"
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) "1"
set ::env(PL_RESIZER_BUFFER_INPUT_PORTS) "1"
set ::env(PL_RESIZER_BUFFER_OUTPUT_PORTS) "1"
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) "0.4"
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) "1"
set ::env(PL_RESIZER_HOLD_MAX_BUFFER_PERCENT) "60"
set ::env(CTS_STRATEGY) "5"
set ::env(CTS_TARGET_SKEW) "80"
set ::env(CTS_SINK_CLUSTERING_SIZE) "20"
set ::env(CTS_SINK_CLUSTERING_MAX_DIAMETER) "80"
set ::env(CTS_CLK_MAX_WIRE_LENGTH) "80"
set ::env(CTS_DISABLE_POST_PROCESSING) "0"
set ::env(CLOCK_TREE_SYNTH) "1"
set ::env(CTS_CLK_BUFFER_LIST) "sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8"
set ::env(CTS_RUN_POST_CTS_RESIZER_TIMING) "1"
set ::env(GRT_ADJUSTMENT) "0.3"
set ::env(GRT_ALLOW_CONGESTION) "0"
set ::env(DRT_OPT_ITERS) "16"
set ::env(ROUTING_CORES) "2"
set ::env(GRT_REPAIR_ANTENNAS) "0"
set ::env(DIODE_ON_PORTS) "none"
set ::env(GLB_RT_ADJUSTMENT) "0.15"
set ::env(GLB_RT_L1_ADJUSTMENT) "0.9"
set ::env(GLB_RT_L2_ADJUSTMENT) "0.8"
set ::env(GLB_RT_L3_ADJUSTMENT) "0.7"
set ::env(MAGIC_EXT_USE_GDS) "0"
set ::env(RUN_KLAYOUT_XOR) "0"
set ::env(RUN_KLAYOUT_DRC) "0"
set ::env(MAGIC_ZEROIZE_ORIGIN) "1"
set ::env(MAGIC_GENERATE_LEF) "1"
set ::env(MAGIC_GENERATE_GDS) "1"
set ::env(RUN_MAGIC_DRC) "0"
set ::env(RUN_MAGIC_LVS) "0"
set ::env(MAGIC_WRITE_FULL_LEF) "1"
set ::env(QUIT_ON_TIMING_VIOLATIONS) "0"
set ::env(QUIT_ON_HOLD_VIOLATIONS) "0"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(FP_PDN_VWIDTH) "5"
set ::env(FP_PDN_HWIDTH) "5"
set ::env(FP_PDN_VPITCH) "30"
set ::env(FP_PDN_HPITCH) "30"
set ::env(FP_PDN_SKIPTRIM) "1"
set ::env(SYNTH_ELABORATE_FLATTEN) "0"
set ::env(SYNTH_HIERARCHICAL) "1"
set ::env(SYNTH_READ_BLACKBOX_LIB) "1"
set ::env(SYNTH_ABC_BUFFERING) "1"
set ::env(SYNTH_ABC_FAST) "0"
set ::env(FP_PDN_AUTO_ADJUST) "0"
set ::env(FP_PDN_ENABLE_RAILS) "1"
set ::env(FP_PDN_CHECK_NODES) "1"
set ::env(RSZ_USE_OLD_REMOVER) "1"
set ::env(PL_RESIZER_MAX_WIRE_LENGTH) "500"
set ::env(PL_RESIZER_MAX_SLEW_MARGIN) "20"
set ::env(PL_RESIZER_MAX_CAP_MARGIN) "20"
