
---------- Begin Simulation Statistics ----------
final_tick                               878045256000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93123                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739304                       # Number of bytes of host memory used
host_op_rate                                    93423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10937.07                       # Real time elapsed on the host
host_tick_rate                               80281584                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018492867                       # Number of instructions simulated
sim_ops                                    1021774490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.878045                       # Number of seconds simulated
sim_ticks                                878045256000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.790272                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              117871595                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134264985                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11643435                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186146549                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15343894                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15440215                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           96321                       # Number of indirect misses.
system.cpu0.branchPred.lookups              235996178                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663085                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819870                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7354758                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014738                       # Number of branches committed
system.cpu0.commit.bw_lim_events             21429507                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51128571                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892404100                       # Number of instructions committed
system.cpu0.commit.committedOps             893226182                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1607344127                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555716                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.268288                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1156026068     71.92%     71.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    269471154     16.76%     88.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70687456      4.40%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     65379493      4.07%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15150894      0.94%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4548832      0.28%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1097216      0.07%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3553507      0.22%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     21429507      1.33%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1607344127                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341040                       # Number of function calls committed.
system.cpu0.commit.int_insts                863514140                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412228                       # Number of loads committed
system.cpu0.commit.membars                    1641836                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641842      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491117423     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232090     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761048     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893226182                       # Class of committed instruction
system.cpu0.commit.refs                     390993166                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892404100                       # Number of Instructions Simulated
system.cpu0.committedOps                    893226182                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.937107                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.937107                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            182360032                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4297975                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           116662607                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             964513041                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               750214123                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                676847712                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7363168                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9310543                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2552071                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  235996178                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                175166724                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    875031525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3898605                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     985431379                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          257                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23303774                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136518                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         732653311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         133215489                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570048                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1619337106                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.610273                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900058                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               921867834     56.93%     56.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               522131731     32.24%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91588347      5.66%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                66947276      4.13%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9113625      0.56%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3861000      0.24%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  490486      0.03%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309320      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27487      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1619337106                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      109344906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7389256                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226139145                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.533659                       # Inst execution rate
system.cpu0.iew.exec_refs                   407273354                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112114534                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              162198319                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301741313                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1915225                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3249643                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116212922                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          944345932                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295158820                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6235012                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            922526733                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                715457                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2247350                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7363168                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3790000                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        34799                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        12877126                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13762                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8391                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3314078                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21329085                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5631984                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8391                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       859190                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6530066                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                370302064                       # num instructions consuming a value
system.cpu0.iew.wb_count                    914965265                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.906660                       # average fanout of values written-back
system.cpu0.iew.wb_producers                335738186                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529285                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     914996269                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1125100594                       # number of integer regfile reads
system.cpu0.int_regfile_writes              584319383                       # number of integer regfile writes
system.cpu0.ipc                              0.516234                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.516234                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643368      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            505398923     54.42%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838130      0.84%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639150      0.18%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           299393685     32.24%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          112848440     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             928761746                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     903638                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000973                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 116165     12.86%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                703834     77.89%     90.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                83637      9.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             928021964                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3477806034                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    914965215                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        995473080                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 938608522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                928761746                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5737410                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51119746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            41901                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3271264                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30730173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1619337106                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573544                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.791190                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          935752945     57.79%     57.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          489728311     30.24%     88.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          152051495      9.39%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33972065      2.10%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6918285      0.43%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             426089      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             248631      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             195401      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              43884      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1619337106                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.537266                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16351804                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2540920                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301741313                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116212922                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1512                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1728682012                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27408512                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170208223                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569159696                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3656811                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               760027321                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4612083                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7580                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1164878821                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             955793644                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          614161315                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                668836108                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3866899                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7363168                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12771471                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45001614                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1164878776                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        130815                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4618                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8693654                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4572                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2530250289                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1900706897                       # The number of ROB writes
system.cpu0.timesIdled                       25132813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1479                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.502171                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10677854                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11543355                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3442732                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16746787                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            234732                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         323993                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           89261                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19449872                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24456                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819649                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2240069                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300708                       # Number of branches committed
system.cpu1.commit.bw_lim_events               633048                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       26821993                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41848176                       # Number of instructions committed
system.cpu1.commit.committedOps              42668040                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    228669567                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.186593                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.774350                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    208813364     91.32%     91.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9784641      4.28%     95.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3965612      1.73%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3783133      1.65%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       732167      0.32%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       221920      0.10%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       649650      0.28%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        86032      0.04%     99.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       633048      0.28%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    228669567                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317299                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40182728                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11553223                       # Number of loads committed
system.cpu1.commit.membars                    1639392                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639392      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24989883     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372872     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665752      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42668040                       # Class of committed instruction
system.cpu1.commit.refs                      16038636                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41848176                       # Number of Instructions Simulated
system.cpu1.committedOps                     42668040                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.601031                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.601031                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171981448                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1214013                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9690580                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              77024972                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18302341                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38928823                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2241052                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1435353                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2040960                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19449872                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13869354                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    214134052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               920170                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88999583                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6887430                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.082980                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15916827                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10912586                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.379703                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         233494624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.393576                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.891216                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               179014211     76.67%     76.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32443592     13.89%     90.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14085015      6.03%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4208809      1.80%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  896338      0.38%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2092635      0.90%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  695511      0.30%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   31859      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26654      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           233494624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         898289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2278159                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13081373                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.219331                       # Inst execution rate
system.cpu1.iew.exec_refs                    18020429                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5253840                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157674144                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19265493                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1879699                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1234647                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7825555                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           69479276                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12766589                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1702706                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51409681                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                837655                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1472401                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2241052                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3030112                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22664                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          183848                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        11833                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1869                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1766                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7712270                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3340142                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1869                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       705127                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1573032                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25338369                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50645472                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.797384                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20204414                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216071                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50666528                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                66233847                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31699541                       # number of integer regfile writes
system.cpu1.ipc                              0.178539                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178539                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639598      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             32869305     61.89%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14025532     26.41%     91.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4577795      8.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53112387                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     845177                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015913                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 107685     12.74%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                662949     78.44%     91.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                74541      8.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              52317952                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         340609023                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50645460                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96291486                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63841295                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53112387                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5637981                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       26811235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            44474                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3178303                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18751018                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    233494624                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227467                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650488                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          198588579     85.05%     85.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23478303     10.06%     95.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7165276      3.07%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2585940      1.11%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1221662      0.52%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             201749      0.09%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             148784      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              77033      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27298      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      233494624                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226596                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12099870                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2151822                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19265493                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7825555                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                       234392913                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1521691900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165126298                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216861                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3478135                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20915468                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                881626                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8382                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             92835400                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              73342298                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           46917768                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37487831                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2782741                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2241052                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7698841                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19700907                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        92835388                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25134                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               839                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8073529                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           834                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   297525525                       # The number of ROB reads
system.cpu1.rob.rob_writes                  143809588                       # The number of ROB writes
system.cpu1.timesIdled                          24786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.960863                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11050393                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13006451                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3550689                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17408156                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            253793                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         360162                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          106369                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19845788                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24753                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819640                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2418550                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230878                       # Number of branches committed
system.cpu2.commit.bw_lim_events               663725                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459628                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       28976157                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41654471                       # Number of instructions committed
system.cpu2.commit.committedOps              42474315                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    228915905                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.185545                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.769580                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    208963579     91.28%     91.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9887506      4.32%     95.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4078548      1.78%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3766896      1.65%     99.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       682440      0.30%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       233828      0.10%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       555356      0.24%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        84027      0.04%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       663725      0.29%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    228915905                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318212                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39997726                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490536                       # Number of loads committed
system.cpu2.commit.membars                    1639364                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639364      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24872640     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310176     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3651994      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42474315                       # Class of committed instruction
system.cpu2.commit.refs                      15962182                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41654471                       # Number of Instructions Simulated
system.cpu2.committedOps                     42474315                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.644474                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.644474                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            169913866                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1137319                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10186689                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80342834                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                19296906                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40446790                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2419387                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1501760                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2040860                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19845788                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14478517                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    213926097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               877183                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      90744145                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                7103056                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.084408                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16640166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11304186                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.385952                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234117809                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.399413                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.887265                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               178062306     76.06%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33710308     14.40%     90.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                14390270      6.15%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4350688      1.86%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  750197      0.32%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 2242379      0.96%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  554015      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31219      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26427      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234117809                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         999784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2458761                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13206801                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.219661                       # Inst execution rate
system.cpu2.iew.exec_refs                    17938907                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5236259                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              155996046                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19659292                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2007237                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1208873                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8002549                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           71441025                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12702648                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1977908                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             51646134                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                858315                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1336853                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2419387                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2849397                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          181403                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        11886                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1534                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1481                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8168756                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3530903                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1534                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       621513                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1837248                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25354054                       # num instructions consuming a value
system.cpu2.iew.wb_count                     50889191                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.800204                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20288428                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.216441                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      50910002                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                66636826                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31840852                       # number of integer regfile writes
system.cpu2.ipc                              0.177164                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177164                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639577      3.06%      3.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33466027     62.41%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.47% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13955355     26.02%     91.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4562931      8.51%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53624042                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     832612                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.015527                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 100921     12.12%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                658831     79.13%     91.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                72858      8.75%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              52817063                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         342241030                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     50889179                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        100408523                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  65419798                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53624042                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6021227                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       28966709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42551                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3561599                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     20144392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234117809                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.229047                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.651878                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          198853447     84.94%     84.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           23697218     10.12%     95.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7316931      3.13%     98.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2565528      1.10%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1195007      0.51%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             248155      0.11%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             141244      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              74121      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26158      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234117809                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.228073                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12504879                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2228750                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19659292                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8002549                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu2.numCycles                       235117593                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1520967208                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              162988602                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27107296                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3558752                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                22160218                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                825502                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8992                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             96440171                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              76355670                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           48800021                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38715554                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2920607                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2419387                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7808815                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                21692725                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        96440159                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25233                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               833                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  8363503                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           831                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   299701573                       # The number of ROB reads
system.cpu2.rob.rob_writes                  148108013                       # The number of ROB writes
system.cpu2.timesIdled                          24518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.179621                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11027512                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11465539                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3049195                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17453614                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            224667                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         301618                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           76951                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20024248                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22060                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819643                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2194454                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10569399                       # Number of branches committed
system.cpu3.commit.bw_lim_events               589653                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459615                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       28385204                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42586120                       # Number of instructions committed
system.cpu3.commit.committedOps              43405953                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    231448831                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.187540                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.766463                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    210949566     91.14%     91.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10175682      4.40%     95.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4106444      1.77%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3937462      1.70%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       746459      0.32%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       246760      0.11%     99.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       609498      0.26%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        87307      0.04%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       589653      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    231448831                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292078                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40870527                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11833510                       # Number of loads committed
system.cpu3.commit.membars                    1639344                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639344      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25376924     58.46%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653153     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736391      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43405953                       # Class of committed instruction
system.cpu3.commit.refs                      16389556                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42586120                       # Number of Instructions Simulated
system.cpu3.committedOps                     43405953                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.567232                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.567232                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            174210286                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               862263                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9762752                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              81530469                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                17730022                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 39972417                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2195339                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               935272                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2255703                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20024248                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 13816142                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    217394566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               590944                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      90808632                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6100160                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.084460                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          15919120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11252179                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.383018                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         236363767                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.396227                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.888850                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               181151974     76.64%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                32032467     13.55%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15082608      6.38%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4387246      1.86%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  913072      0.39%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2220119      0.94%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  518840      0.22%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   31095      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26346      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           236363767                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         723045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2235926                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13549151                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222716                       # Inst execution rate
system.cpu3.iew.exec_refs                    18526220                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5370688                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              159481677                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19931133                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1936643                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1323087                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8055555                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71781887                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13155532                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1847931                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52803025                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                711483                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1705547                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2195339                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3213419                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        24908                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          187013                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15325                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1648                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1212                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8097623                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3499509                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1648                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       779462                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1456464                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25647752                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52005679                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.798477                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20479137                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.219353                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52031258                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68084141                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32465280                       # number of integer regfile writes
system.cpu3.ipc                              0.179622                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179622                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639564      3.00%      3.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33843339     61.93%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14466780     26.47%     91.40% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4701127      8.60%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54650956                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     840581                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015381                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 103106     12.27%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                663098     78.89%     91.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                74375      8.85%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53851959                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         346552877                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52005667                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        100158649                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65975625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54650956                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5806262                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       28375933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            46643                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3346647                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     19634691                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    236363767                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.231215                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.654486                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          200549760     84.85%     84.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23876615     10.10%     94.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7562698      3.20%     98.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2672639      1.13%     99.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1253770      0.53%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             203191      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             143621      0.06%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              73517      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27956      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      236363767                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.230510                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12376525                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2274482                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19931133                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8055555                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu3.numCycles                       237086812                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1518998315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              166855266                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27603498                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3686992                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                20499463                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                815462                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 8665                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             96485893                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              76253467                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           48804064                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 38718703                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2966736                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2195339                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8066578                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21200566                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        96485881                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28418                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               811                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8227468                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           808                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   302649113                       # The number of ROB reads
system.cpu3.rob.rob_writes                  148501575                       # The number of ROB writes
system.cpu3.timesIdled                          17327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          6809416                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                42982                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6921527                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                158283                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9524023                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18963677                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       631317                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       157892                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     53106486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4885308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106583704                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5043200                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6936111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3029350                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6410191                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1015                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            523                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2586168                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2586138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6936111                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           316                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28485923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28485923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    803302336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               803302336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1415                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9524133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9524133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9524133                       # Request fanout histogram
system.membus.respLayer1.occupancy        49075840791                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33191818583                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5939008121.093750                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   33719710298.187260                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 270274127500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117852216500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 760193039500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14431108                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14431108                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14431108                       # number of overall hits
system.cpu2.icache.overall_hits::total       14431108                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        47409                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         47409                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        47409                       # number of overall misses
system.cpu2.icache.overall_misses::total        47409                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1436227500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1436227500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1436227500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1436227500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14478517                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14478517                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14478517                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14478517                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003274                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003274                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003274                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003274                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 30294.406125                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30294.406125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 30294.406125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30294.406125                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        37175                       # number of writebacks
system.cpu2.icache.writebacks::total            37175                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10202                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10202                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10202                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10202                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        37207                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        37207                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        37207                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        37207                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1081626500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1081626500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1081626500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1081626500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002570                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002570                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002570                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 29070.510925                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 29070.510925                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 29070.510925                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 29070.510925                       # average overall mshr miss latency
system.cpu2.icache.replacements                 37175                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14431108                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14431108                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        47409                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        47409                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1436227500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1436227500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14478517                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14478517                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003274                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003274                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 30294.406125                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30294.406125                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10202                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10202                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        37207                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        37207                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1081626500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1081626500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 29070.510925                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 29070.510925                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989172                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14284428                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            37175                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           384.248231                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        293498000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989172                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999662                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28994241                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28994241                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13859636                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13859636                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13859636                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13859636                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2217577                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2217577                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2217577                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2217577                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 184787164545                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 184787164545                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 184787164545                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 184787164545                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16077213                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16077213                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16077213                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16077213                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.137933                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.137933                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.137933                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.137933                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83328.409586                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83328.409586                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83328.409586                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83328.409586                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1424154                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        42470                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            25853                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            434                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    55.086605                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    97.857143                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1013688                       # number of writebacks
system.cpu2.dcache.writebacks::total          1013688                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1611117                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1611117                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1611117                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1611117                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       606460                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       606460                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       606460                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       606460                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55126192061                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55126192061                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55126192061                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55126192061                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037722                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037722                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037722                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037722                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 90898.314911                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90898.314911                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 90898.314911                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90898.314911                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1013688                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11189683                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11189683                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1235937                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1235937                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  91575388500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  91575388500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12425620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12425620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.099467                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.099467                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74093.896776                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74093.896776                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       938578                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       938578                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       297359                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       297359                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  21076572500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  21076572500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023931                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023931                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 70879.215023                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70879.215023                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2669953                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2669953                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       981640                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       981640                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  93211776045                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  93211776045                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651593                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651593                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.268825                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.268825                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 94955.152648                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94955.152648                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       672539                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       672539                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309101                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309101                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  34049619561                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  34049619561                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084648                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084648                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 110156.937574                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 110156.937574                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          361                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          361                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          190                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          190                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5364000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5364000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.344828                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.344828                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28231.578947                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28231.578947                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           69                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       283500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       283500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.125227                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.125227                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4108.695652                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4108.695652                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1075500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1075500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.464191                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.464191                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6145.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6145.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       934500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       934500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.450928                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.450928                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5497.058824                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5497.058824                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       335500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       335500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       306500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       306500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400560                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400560                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419080                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419080                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  48142586500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  48142586500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819640                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819640                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511298                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511298                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 114876.840937                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 114876.840937                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419080                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419080                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  47723506500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  47723506500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511298                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511298                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 113876.840937                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 113876.840937                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.418973                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15286202                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1025364                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.908074                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        293509500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.418973                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.919343                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.919343                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34820953                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34820953                       # Number of data accesses
system.cpu3.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6025419468.253968                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33986338342.012482                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 270274285000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118842403000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 759202853000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     13781106                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13781106                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     13781106                       # number of overall hits
system.cpu3.icache.overall_hits::total       13781106                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        35036                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         35036                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        35036                       # number of overall misses
system.cpu3.icache.overall_misses::total        35036                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1036709000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1036709000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1036709000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1036709000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     13816142                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13816142                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     13816142                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13816142                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002536                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002536                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002536                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002536                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 29589.821897                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29589.821897                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 29589.821897                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29589.821897                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        27552                       # number of writebacks
system.cpu3.icache.writebacks::total            27552                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7452                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7452                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7452                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7452                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        27584                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        27584                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        27584                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        27584                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    799382000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    799382000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    799382000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    799382000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001997                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001997                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001997                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001997                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 28979.915893                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28979.915893                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 28979.915893                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28979.915893                       # average overall mshr miss latency
system.cpu3.icache.replacements                 27552                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     13781106                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13781106                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        35036                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        35036                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1036709000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1036709000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     13816142                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13816142                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002536                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002536                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 29589.821897                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29589.821897                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7452                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7452                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        27584                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        27584                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    799382000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    799382000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 28979.915893                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28979.915893                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989034                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           13668863                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            27552                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           496.111462                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        299074000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989034                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999657                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999657                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         27659868                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        27659868                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14303510                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14303510                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14303510                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14303510                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2295182                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2295182                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2295182                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2295182                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 189634649368                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 189634649368                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 189634649368                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 189634649368                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16598692                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16598692                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16598692                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16598692                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.138275                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.138275                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.138275                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.138275                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82622.924617                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82622.924617                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82622.924617                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82622.924617                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1510389                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        54160                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            27932                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            605                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.073786                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    89.520661                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1025494                       # number of writebacks
system.cpu3.dcache.writebacks::total          1025494                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1680324                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1680324                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1680324                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1680324                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       614858                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       614858                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       614858                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       614858                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55584523527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55584523527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55584523527                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55584523527                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.037043                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.037043                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.037043                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.037043                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90402.212425                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90402.212425                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90402.212425                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90402.212425                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1025494                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11567599                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11567599                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1295098                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1295098                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  94836255500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  94836255500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12862697                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12862697                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.100686                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.100686                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73227.088220                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73227.088220                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       993622                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       993622                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       301476                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       301476                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  21183628500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  21183628500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 70266.384389                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70266.384389                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2735911                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2735911                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1000084                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1000084                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  94798393868                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  94798393868                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.267689                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.267689                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 94790.431472                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 94790.431472                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       686702                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       686702                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313382                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313382                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  34400895027                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  34400895027                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083882                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083882                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 109773.040656                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 109773.040656                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          325                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          207                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5949000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5949000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.389098                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.389098                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28739.130435                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28739.130435                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          144                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           63                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       464500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       464500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.118421                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118421                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7373.015873                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7373.015873                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       989500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       989500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.437500                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.437500                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6145.962733                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6145.962733                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       849500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       849500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.429348                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.429348                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5376.582278                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5376.582278                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       213000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       213000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       195000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       195000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396688                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396688                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422955                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422955                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  48131954000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  48131954000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819643                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819643                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516023                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516023                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 113799.231597                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 113799.231597                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422955                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422955                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  47708999000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  47708999000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516023                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516023                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 112799.231597                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 112799.231597                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.315737                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15738515                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1037578                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.168513                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        299085500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.315737                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.853617                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.853617                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35876075                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35876075                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1142021833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3206437008.141863                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       116500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11263313000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   864340994000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13704262000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    146401686                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       146401686                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    146401686                       # number of overall hits
system.cpu0.icache.overall_hits::total      146401686                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28765038                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28765038                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28765038                       # number of overall misses
system.cpu0.icache.overall_misses::total     28765038                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 374445776997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 374445776997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 374445776997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 374445776997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    175166724                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    175166724                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    175166724                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    175166724                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.164215                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.164215                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.164215                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.164215                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13017.392051                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13017.392051                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13017.392051                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13017.392051                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1445                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          370                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.104167                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          370                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27127246                       # number of writebacks
system.cpu0.icache.writebacks::total         27127246                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1637755                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1637755                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1637755                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1637755                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27127283                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27127283                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27127283                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27127283                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 331576703998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 331576703998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 331576703998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 331576703998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.154866                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.154866                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.154866                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.154866                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12222.997194                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12222.997194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12222.997194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12222.997194                       # average overall mshr miss latency
system.cpu0.icache.replacements              27127246                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    146401686                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      146401686                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28765038                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28765038                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 374445776997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 374445776997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    175166724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    175166724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.164215                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.164215                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13017.392051                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13017.392051                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1637755                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1637755                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27127283                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27127283                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 331576703998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 331576703998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.154866                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.154866                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12222.997194                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12222.997194                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          173528689                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27127248                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.396841                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        377460728                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       377460728                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    359972931                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       359972931                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    359972931                       # number of overall hits
system.cpu0.dcache.overall_hits::total      359972931                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28626187                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28626187                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28626187                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28626187                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 572881172666                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 572881172666                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 572881172666                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 572881172666                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388599118                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388599118                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388599118                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388599118                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.073665                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.073665                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.073665                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.073665                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20012.486213                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20012.486213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20012.486213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20012.486213                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2097719                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        56657                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            39480                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            616                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.133713                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.975649                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22985896                       # number of writebacks
system.cpu0.dcache.writebacks::total         22985896                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6048060                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6048060                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6048060                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6048060                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22578127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22578127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22578127                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22578127                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 343594560864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 343594560864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 343594560864                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 343594560864                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058101                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058101                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058101                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058101                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15218.027645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15218.027645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15218.027645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15218.027645                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22985896                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    255470414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      255470414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23370591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23370591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 407371788000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 407371788000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278841005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278841005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.083813                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.083813                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17430.957908                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17430.957908                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3997092                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3997092                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19373499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19373499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 268761252000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 268761252000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13872.623216                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13872.623216                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104502517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104502517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5255596                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5255596                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 165509384666                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 165509384666                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758113                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758113                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047883                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047883                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31492.029575                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31492.029575                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2050968                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2050968                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3204628                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3204628                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  74833308864                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  74833308864                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23351.636715                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23351.636715                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1704                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1704                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11214000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11214000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.441311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.441311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8331.352155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8331.352155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1316                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1316                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1449500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1449500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009836                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009836                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48316.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48316.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          189                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1208500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1208500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2955                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2955                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.063959                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.063959                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6394.179894                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6394.179894                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1022500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1022500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.062944                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.062944                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5497.311828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5497.311828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402366                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402366                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417504                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417504                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  48548899500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  48548899500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509232                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509232                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 116283.675126                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 116283.675126                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417504                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417504                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48131395500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48131395500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509232                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509232                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 115283.675126                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 115283.675126                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.959440                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          383375160                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22995343                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.671861                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.959440                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998733                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998733                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801845361                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801845361                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27087190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21942878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               29669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              201666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               30586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              202796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               22607                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              208806                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49726198                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27087190                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21942878                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              29669                       # number of overall hits
system.l2.overall_hits::.cpu1.data             201666                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              30586                       # number of overall hits
system.l2.overall_hits::.cpu2.data             202796                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              22607                       # number of overall hits
system.l2.overall_hits::.cpu3.data             208806                       # number of overall hits
system.l2.overall_hits::total                49726198                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             40090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1042340                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5705                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            812768                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6621                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            810732                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            816672                       # number of demand (read+write) misses
system.l2.demand_misses::total                3539905                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            40090                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1042340                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5705                       # number of overall misses
system.l2.overall_misses::.cpu1.data           812768                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6621                       # number of overall misses
system.l2.overall_misses::.cpu2.data           810732                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4977                       # number of overall misses
system.l2.overall_misses::.cpu3.data           816672                       # number of overall misses
system.l2.overall_misses::total               3539905                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3869343988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 116807872573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    583925486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  98473565566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    671823987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  98629255097                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    499358489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  99013790606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     418548935792                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3869343988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 116807872573                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    583925486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  98473565566                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    671823987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  98629255097                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    499358489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  99013790606                       # number of overall miss cycles
system.l2.overall_miss_latency::total    418548935792                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27127280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22985218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1014434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           37207                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1013528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           27584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1025478                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53266103                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27127280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22985218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1014434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          37207                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1013528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          27584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1025478                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53266103                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.045348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.161277                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.801203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.177950                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.799911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.180431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.796382                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066457                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.045348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.161277                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.801203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.177950                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.799911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.180431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.796382                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066457                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 96516.437715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112063.120069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102353.284137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121158.270953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101468.658360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121654.572777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100333.230661                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121240.584477                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118237.335689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 96516.437715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112063.120069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102353.284137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121158.270953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101468.658360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121654.572777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100333.230661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121240.584477                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118237.335689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             409702                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7855                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      52.158116                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5520217                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3029350                       # number of writebacks
system.l2.writebacks::total                   3029350                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            505                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          77751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            861                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          56574                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            876                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          55224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            696                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          57133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              249620                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           505                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         77751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           861                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         56574                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           876                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         55224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           696                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         57133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             249620                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       964589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       756194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       755508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       759539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3290285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       964589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       756194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       755508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       759539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6379932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9670217                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3432066993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 100251044225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    468191491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  85476885725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    543131492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  85592078729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    402962494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  85705672246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 361872033395                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3432066993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 100251044225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    468191491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  85476885725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    543131492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  85592078729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    402962494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  85705672246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 626927158923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 988799192318                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.041966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.136937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.745434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.154406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.745424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.155199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.740668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.041966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.136937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.745434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.154406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.745424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.155199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.740668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181545                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 86701.199773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103931.357526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96653.899876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113035.657153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94539.859356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113290.764266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94128.122868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112839.067179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109981.972198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 86701.199773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103931.357526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96653.899876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113035.657153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94539.859356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113290.764266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94128.122868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112839.067179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98265.492316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102252.016921                       # average overall mshr miss latency
system.l2.replacements                       14321050                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6139663                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6139663                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6139663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6139663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46865405                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46865405                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46865405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46865405                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6379932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6379932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 626927158923                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 626927158923                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98265.492316                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98265.492316                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   90                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                112                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1321000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1351000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.954023                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.176471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.205128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.357143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.554455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15915.662651                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         2000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12062.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           112                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1665000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       124500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       163000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       302500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2255000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.954023                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.176471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.205128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.357143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.554455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20060.240964                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20133.928571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.458333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.351351                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.272727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.296296                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.338843                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2346.153846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   743.902439                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       225000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       259999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       182000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       161500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       828499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.458333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.351351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.272727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.296296                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.338843                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20454.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19999.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20207.292683                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2875724                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            65702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            66890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            71058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3079374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         741533                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         650565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         649846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         653586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2695530                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  86399604341                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79591442840                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  79674025853                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  79961924868                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  325626997902                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3617257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       716267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5774904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.204999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.908272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.906674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.901941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.466766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116514.847405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122342.030143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122604.472218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 122343.386896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120802.587210                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38153                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        24466                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        24292                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        25280                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           112191                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       703380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       626099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       625554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       628306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2583339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  75761742394                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70837610387                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  70823545895                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  70971544409                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 288394443085                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.194451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.874114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.872782                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.867055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.447339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 107710.970448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113141.229082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113217.317602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 112956.973846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111636.313734                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27087190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         29669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         30586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         22607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27170052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        40090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5705                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3869343988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    583925486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    671823987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    499358489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5624451950                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27127280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        37207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        27584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27227445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.161277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.177950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.180431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 96516.437715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102353.284137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101468.658360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100333.230661                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97998.918858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          505                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          861                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          876                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          696                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2938                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5745                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54455                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3432066993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    468191491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    543131492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    402962494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4846352470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.136937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.154406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.155199                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 86701.199773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96653.899876                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94539.859356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94128.122868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88997.382609                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     19067154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       135964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       135906                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       137748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19476772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       300807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       162203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       160886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       163086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          786982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30408268232                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18882122726                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  18955229244                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  19051865738                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87297485940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19367961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       296792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       300834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20263754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.015531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.544001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.542083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.542113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101088.964791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116410.440781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 117817.766891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116820.976282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110926.915660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        39598                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        32108                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        30932                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        31853                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       134491                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       261209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       130095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       129954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       131233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       652491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  24489301831                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14639275338                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14768532834                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14734127837                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68631237840                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.013487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.436316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.437862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.436231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93753.667871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112527.578600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113644.311326                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112274.563844                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105183.424507                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          130                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           99                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           84                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           87                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               400                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          143                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          135                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          124                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             551                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6223982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4711982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      5014486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      4028987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19979437                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          279                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          242                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          219                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          211                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           951                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.534050                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.590909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.616438                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.587678                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.579390                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 41771.691275                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 32950.923077                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 37144.340741                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 32491.830645                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 36260.321234                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           58                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          243                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           80                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           70                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          308                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1613999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1724993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1499492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1425993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6264477                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.286738                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.351240                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.331754                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.323870                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20174.987500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20294.035294                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20540.986301                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20371.328571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20339.211039                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999931                       # Cycle average of tags in use
system.l2.tags.total_refs                   112254073                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14321685                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.838049                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.573001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.253083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.249158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.517803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.031833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.519427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.023376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.621329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.184692                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.446453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.008116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.315386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 864501333                       # Number of tag accesses
system.l2.tags.data_accesses                864501333                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2533632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61791680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        310080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48453312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        367680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      48409216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        274048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      48662656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    398621632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          609423936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2533632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       310080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       367680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       274048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3485440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193878400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193878400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         965495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         757083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         756394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         760354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6228463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9522249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3029350                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3029350                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2885537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         70374140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           353148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         55183160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           418748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         55132940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           312111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         55421581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    453987570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             694068935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2885537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       353148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       418748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       312111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3969545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      220806842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220806842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      220806842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2885537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        70374140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          353148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        55183160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          418748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        55132940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          312111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        55421581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    453987570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            914875777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2995294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    924803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    752517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    751659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    754289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6209853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002448044750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15014227                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2827989                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9522249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3029350                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9522249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3029350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  74668                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34056                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            578015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            521972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            489048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            545920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            646087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            611026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            576665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            604015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            590730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            732451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           680662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           679968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           497699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           533925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           521947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           637451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            191554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            159084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            172684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            195324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            208464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           227638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           213058                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 476218898096                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47237905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            653361041846                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50406.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69156.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6899469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1606078                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9522249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3029350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  585152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  676521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  891748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1068886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1143525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1145075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1042679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  869470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  653130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  430779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 325934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 268351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 131804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  76875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  57442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  31605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 145603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 201386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 212573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 211003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 208233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 205061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 200321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 195964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 199301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3937280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.256226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.927727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.016408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1183443     30.06%     30.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2042687     51.88%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       322064      8.18%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       151632      3.85%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58479      1.49%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32853      0.83%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24003      0.61%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17111      0.43%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       105008      2.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3937280                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.008768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.305179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.640143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185210    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.172160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.159396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.680656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172379     93.07%     93.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              401      0.22%     93.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8329      4.50%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2530      1.37%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              973      0.53%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              378      0.20%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              145      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              604645184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4778752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191696768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               609423936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193878400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       688.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    694.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  878045162000                       # Total gap between requests
system.mem_ctrls.avgGap                      69954.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2533632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     59187392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       310080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48161088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       367680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     48106176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       274048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     48274496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    397430592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191696768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2885536.915878513362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67408133.687359735370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 353148.084203076665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 54850348.169297546148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 418748.347522533615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54787809.251599669456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 312111.475037682976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 54979507.798855409026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 452631102.194577515125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218322195.456403672695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       965495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       757083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       756394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       760354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6228463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3029350                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1784930184                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  60278817488                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    262377341                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  53771303868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    299023392                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  53920634408                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    221263752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  53892960299                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 428929731114                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21103525626975                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45087.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62433.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54154.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71024.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52049.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     71286.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51672.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     70878.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68866.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6966354.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14744221380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7836709155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         34806307620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8265452400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69311723520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115696832430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     239740466880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       490401713385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.515304                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 622077801712                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29319680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 226647774288                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13368072060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7105268445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32649420720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7369815240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69311723520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     191315483430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     176061602880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       497181386295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.236629                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 455678437320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29319680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 393047138680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5988673157.480315                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33848152969.343990                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 270274263500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117483765000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 760561491000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13826686                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13826686                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13826686                       # number of overall hits
system.cpu1.icache.overall_hits::total       13826686                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        42668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        42668                       # number of overall misses
system.cpu1.icache.overall_misses::total        42668                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1234697500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1234697500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1234697500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1234697500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13869354                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13869354                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13869354                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13869354                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003076                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003076                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003076                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003076                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28937.318365                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28937.318365                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28937.318365                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28937.318365                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          335                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35342                       # number of writebacks
system.cpu1.icache.writebacks::total            35342                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7294                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7294                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7294                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7294                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35374                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35374                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35374                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35374                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    981901000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    981901000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    981901000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    981901000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002551                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002551                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002551                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002551                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27757.703398                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27757.703398                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27757.703398                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27757.703398                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35342                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13826686                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13826686                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        42668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1234697500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1234697500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13869354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13869354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003076                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28937.318365                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28937.318365                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7294                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7294                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35374                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35374                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    981901000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    981901000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27757.703398                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27757.703398                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989321                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13692701                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35342                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           387.434243                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        287386000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989321                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999666                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999666                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27774082                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27774082                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13907463                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13907463                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13907463                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13907463                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2242964                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2242964                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2242964                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2242964                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 182137156362                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 182137156362                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 182137156362                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 182137156362                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16150427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16150427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16150427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16150427                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138880                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138880                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138880                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138880                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81203.780516                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81203.780516                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81203.780516                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81203.780516                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1398090                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        41325                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            25464                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            395                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.904571                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   104.620253                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1014484                       # number of writebacks
system.cpu1.dcache.writebacks::total          1014484                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1634609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1634609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1634609                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1634609                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       608355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       608355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       608355                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       608355                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54809145146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54809145146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54809145146                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54809145146                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037668                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037668                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037668                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037668                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90094.016070                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90094.016070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90094.016070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90094.016070                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1014484                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11231079                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11231079                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1254015                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1254015                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  91579030500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  91579030500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12485094                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12485094                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.100441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.100441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73028.656356                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73028.656356                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       955228                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       955228                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298787                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298787                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21009616500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21009616500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70316.367513                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70316.367513                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2676384                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2676384                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       988949                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       988949                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  90558125862                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  90558125862                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665333                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665333                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91570.066669                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91570.066669                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       679381                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       679381                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309568                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309568                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33799528646                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33799528646                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109182.889207                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109182.889207                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          370                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          370                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          204                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6041000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6041000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.355401                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.355401                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29612.745098                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29612.745098                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       645500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       645500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.146341                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.146341                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7684.523810                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7684.523810                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1169000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1169000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.452196                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.452196                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         6680                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         6680                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1033000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1033000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.421189                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.421189                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6337.423313                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6337.423313                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       295500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       295500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       268500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       268500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417344                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417344                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  48288790000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  48288790000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819649                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819649                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509174                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509174                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 115705.005942                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 115705.005942                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417344                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417344                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  47871446000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  47871446000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509174                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509174                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 114705.005942                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 114705.005942                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.722206                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15336168                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1025520                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.954528                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        287397500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.722206                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928819                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928819                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34967622                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34967622                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 878045256000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47493756                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9169013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47127210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11291700                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10437849                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1105                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1708                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           74                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           74                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5816579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5816579                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27227447                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20266315                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          951                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          951                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81381806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68967370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3055194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       111589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3053312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        82720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3089305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159847386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3472289536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2942152448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4525824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129851520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4760448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129743040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3528704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131262912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6818114432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24804660                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196718464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78073895                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079639                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.319729                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72561734     92.94%     92.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5147220      6.59%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 107504      0.14%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 174261      0.22%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  83176      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78073895                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106560537861                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1540156675                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          56336789                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1558395910                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41760585                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34495800843                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40691509741                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1540339224                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53580296                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            96036                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               997753490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 392734                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747496                       # Number of bytes of host memory used
host_op_rate                                   394409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2928.89                       # Real time elapsed on the host
host_tick_rate                               40871506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150276439                       # Number of instructions simulated
sim_ops                                    1155181272                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119708                       # Number of seconds simulated
sim_ticks                                119708234500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.749178                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10602521                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            12222042                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1365118                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18720301                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1186748                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1424784                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          238036                       # Number of indirect misses.
system.cpu0.branchPred.lookups               23806676                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6306                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3574                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1094187                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8952793                       # Number of branches committed
system.cpu0.commit.bw_lim_events               981135                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         890279                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34477757                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37845225                       # Number of instructions committed
system.cpu0.commit.committedOps              38286543                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    227632840                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.168194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.780075                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    210441696     92.45%     92.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9025643      3.97%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3042599      1.34%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2501858      1.10%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       730097      0.32%     99.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       637317      0.28%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       193390      0.08%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        79105      0.03%     99.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       981135      0.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    227632840                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1035957                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36533460                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8187966                       # Number of loads committed
system.cpu0.commit.membars                     662581                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       662888      1.73%      1.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28101924     73.40%     75.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8191308     21.39%     96.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1231373      3.22%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38286543                       # Class of committed instruction
system.cpu0.commit.refs                       9422979                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37845225                       # Number of Instructions Simulated
system.cpu0.committedOps                     38286543                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.268220                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.268220                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            178405999                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               271416                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             8002716                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78764143                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15704709                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 36170934                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1095245                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               133775                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1605375                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   23806676                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13199660                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    213149986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               172062                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          181                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      94567971                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           82                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2732362                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100356                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18465708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11789269                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.398647                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         232982262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.421297                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.951351                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               176820046     75.89%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31264559     13.42%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17693924      7.59%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2767037      1.19%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1073832      0.46%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1775313      0.76%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1087113      0.47%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  496978      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3460      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           232982262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1005                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     701                       # number of floating regfile writes
system.cpu0.idleCycles                        4239935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1121971                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13114090                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.246010                       # Inst execution rate
system.cpu0.iew.exec_refs                    13883371                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1510362                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               58211027                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15152051                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            451464                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1147782                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2090368                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72715310                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12373009                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           711177                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58359118                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                437926                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4545729                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1095245                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5327426                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       112805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           30159                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          485                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1916                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6964085                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       855355                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           485                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       484861                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        637110                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44859268                       # num instructions consuming a value
system.cpu0.iew.wb_count                     57369421                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.724041                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32479966                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.241838                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57415404                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76932801                       # number of integer regfile reads
system.cpu0.int_regfile_writes               43263116                       # number of integer regfile writes
system.cpu0.ipc                              0.159535                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.159535                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           663609      1.12%      1.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             44190896     74.81%     75.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28189      0.05%     75.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70220      0.12%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 34      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                394      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                41      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               148      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12604000     21.34%     97.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1512192      2.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            355      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            68      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              59070294                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1264                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2454                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1099                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1391                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                      83620                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001416                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  35929     42.97%     42.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.02%     42.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     10      0.01%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     43.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 41462     49.58%     92.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6127      7.33%     99.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               60      0.07%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58489041                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         351220703                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57368322                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107143103                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71222275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 59070294                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1493035                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34428770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            16686                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        602756                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21339315                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    232982262                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.253540                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.699740                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          196991477     84.55%     84.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20720683      8.89%     93.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10247300      4.40%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3084501      1.32%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1424067      0.61%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             290047      0.12%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             138030      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              62431      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              23726      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      232982262                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.249008                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1215220                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          620102                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15152051                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2090368                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1906                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       237222197                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2194323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               71004088                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28182411                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3217813                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16870680                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4286441                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               133152                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101964273                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75494205                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           56052814                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 36059728                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                532158                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1095245                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              8366909                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27870408                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1127                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101963146                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      99585612                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            502474                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8261088                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        501563                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   299407594                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150891593                       # The number of ROB writes
system.cpu0.timesIdled                         165324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  705                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.439659                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9666430                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10929972                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1175420                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16947556                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1205023                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1217248                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12225                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21479066                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1407                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           958                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           983743                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8066234                       # Number of branches committed
system.cpu1.commit.bw_lim_events               866734                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         862127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31973782                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33094360                       # Number of instructions committed
system.cpu1.commit.committedOps              33524553                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    207557822                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.765257                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    192529337     92.76%     92.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7840526      3.78%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2708653      1.31%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2184172      1.05%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       653158      0.31%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       545209      0.26%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       168575      0.08%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        61458      0.03%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       866734      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    207557822                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              853763                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31867849                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7136219                       # Number of loads committed
system.cpu1.commit.membars                     645233                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       645233      1.92%      1.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24974161     74.50%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             56      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7137177     21.29%     97.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        767830      2.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33524553                       # Class of committed instruction
system.cpu1.commit.refs                       7905007                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33094360                       # Number of Instructions Simulated
system.cpu1.committedOps                     33524553                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.433797                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.433797                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            167637590                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               191934                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7222759                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71468967                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10802688                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31536038                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                984247                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14782                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1545230                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21479066                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12258075                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    198191492                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               165246                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      86134907                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2351848                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.100877                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13138365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10871453                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.404537                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         212505793                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.416921                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.923770                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               160708092     75.63%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                29122185     13.70%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16461740      7.75%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2508756      1.18%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  930008      0.44%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1710825      0.81%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  697649      0.33%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  366124      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     414      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           212505793                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         416608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1007609                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11761436                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.242652                       # Inst execution rate
system.cpu1.iew.exec_refs                    11805375                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    844722                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               57712758                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13649563                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            390335                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1329362                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1349913                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65451815                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10960653                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           617741                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51666080                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                436384                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4045339                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                984247                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4818208                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        98668                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             257                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6513344                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       581125                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            25                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       485577                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        522032                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 41008521                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50768130                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.714141                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29285868                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.238435                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50811025                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                68320117                       # number of integer regfile reads
system.cpu1.int_regfile_writes               38538327                       # number of integer regfile writes
system.cpu1.ipc                              0.155429                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155429                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           645720      1.24%      1.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39636166     75.81%     77.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 107      0.00%     77.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     77.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11156890     21.34%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             844842      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              52283821                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      50767                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000971                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  28044     55.24%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     55.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 22699     44.71%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   24      0.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51688868                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         317133838                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50768130                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97379100                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  64045765                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 52283821                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1406050                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31927262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             9636                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        543923                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20531865                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    212505793                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.246035                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.694228                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          180956904     85.15%     85.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17923817      8.43%     93.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            9052911      4.26%     97.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2762050      1.30%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1361548      0.64%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             260797      0.12%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             114846      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              54581      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              18339      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      212505793                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.245553                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1145356                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          598065                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13649563                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1349913                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    487                       # number of misc regfile reads
system.cpu1.numCycles                       212922401                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    26410852                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               69545286                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24687691                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3102399                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11855431                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3982436                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               140961                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             92611098                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              68310591                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50878431                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31505683                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                473380                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                984247                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7883721                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                26190740                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        92611098                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      90731425                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            417797                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7766525                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        417826                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   272186732                       # The number of ROB reads
system.cpu1.rob.rob_writes                  135960885                       # The number of ROB writes
system.cpu1.timesIdled                           4944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.051941                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9151026                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10161942                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1202448                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16820804                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            963566                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         986448                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           22882                       # Number of indirect misses.
system.cpu2.branchPred.lookups               21051264                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1490                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           977                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1016984                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7836241                       # Number of branches committed
system.cpu2.commit.bw_lim_events               867825                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         828524                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       31108015                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            32159397                       # Number of instructions committed
system.cpu2.commit.committedOps              32572780                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    198558036                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.164047                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.771581                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    183906843     92.62%     92.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7670040      3.86%     96.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2670781      1.35%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2136759      1.08%     98.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       591260      0.30%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       507614      0.26%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       143207      0.07%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63707      0.03%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       867825      0.44%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    198558036                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              797214                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30941136                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6914869                       # Number of loads committed
system.cpu2.commit.membars                     620008                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       620008      1.90%      1.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24277775     74.53%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             60      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6915846     21.23%     97.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        758995      2.33%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32572780                       # Class of committed instruction
system.cpu2.commit.refs                       7674841                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   32159397                       # Number of Instructions Simulated
system.cpu2.committedOps                     32572780                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.338304                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.338304                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            159328271                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               185762                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6928803                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69431625                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10550552                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31048054                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1017509                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                15145                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1485438                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   21051264                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11055912                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    190245080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               113220                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83217633                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2405946                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.103275                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11981759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10114592                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.408258                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         203429824                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.426840                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.967103                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               154584708     75.99%     75.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                26449418     13.00%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16023013      7.88%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2265771      1.11%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  969185      0.48%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1529918      0.75%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1242177      0.61%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  365235      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     399      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           203429824                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         406205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1039319                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11489803                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246813                       # Inst execution rate
system.cpu2.iew.exec_refs                    11441132                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    841415                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               57036224                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13244788                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            385278                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           965948                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1370798                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63636757                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10599717                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           646517                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50309423                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                430621                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3985548                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1017509                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4744153                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        89128                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             218                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6329919                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       610826                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            34                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       531014                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        508305                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39346842                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49381082                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.718182                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 28258206                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242259                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49424745                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                66501970                       # number of integer regfile reads
system.cpu2.int_regfile_writes               37419040                       # number of integer regfile writes
system.cpu2.ipc                              0.157771                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.157771                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           620508      1.22%      1.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38695226     75.94%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  99      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10798334     21.19%     98.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             841677      1.65%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50955940                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      50942                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001000                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  27564     54.11%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     54.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 23332     45.80%     99.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   46      0.09%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50386374                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         305402322                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49381082                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         94700764                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  62285851                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50955940                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1350906                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       31063977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             9676                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        522382                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19794850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    203429824                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.250484                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.698979                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          172582246     84.84%     84.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17649852      8.68%     93.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8780332      4.32%     97.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2641896      1.30%     99.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1323125      0.65%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             272536      0.13%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             112299      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              49542      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17996      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      203429824                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.249985                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1134088                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          615318                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13244788                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1370798                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    500                       # number of misc regfile reads
system.cpu2.numCycles                       203836029                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    35497477                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               68682993                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23963290                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2951648                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11598736                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3810482                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               153362                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             89720958                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              66175572                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49426026                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30977085                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                472199                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1017509                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7594706                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25462736                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        89720958                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      83558795                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            469672                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7688374                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        469680                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   261368224                       # The number of ROB reads
system.cpu2.rob.rob_writes                  132254033                       # The number of ROB writes
system.cpu2.timesIdled                           4770                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.381188                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8241518                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9118621                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1018643                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13579918                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            805557                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         814132                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            8575                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17665638                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1514                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1007                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           904465                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6963490                       # Number of branches committed
system.cpu3.commit.bw_lim_events               824281                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         678354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27877049                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28684590                       # Number of instructions committed
system.cpu3.commit.committedOps              29022906                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    166440698                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.174374                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.797379                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    153386002     92.16%     92.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6828151      4.10%     96.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2396010      1.44%     97.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1976497      1.19%     98.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       510504      0.31%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       345636      0.21%     99.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       106519      0.06%     99.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        67098      0.04%     99.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       824281      0.50%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    166440698                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              604286                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27505046                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6105476                       # Number of loads committed
system.cpu3.commit.membars                     507418                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       507418      1.75%      1.75% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21686095     74.72%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             60      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6106483     21.04%     97.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        722754      2.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29022906                       # Class of committed instruction
system.cpu3.commit.refs                       6829237                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28684590                       # Number of Instructions Simulated
system.cpu3.committedOps                     29022906                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.968192                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.968192                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            131728028                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               114479                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6575243                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61785491                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 8930074                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27840613                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                904955                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14678                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1371021                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17665638                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10559528                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    158503074                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               138230                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73417912                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2038266                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.103190                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11252460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9047075                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.428855                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         170774691                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.436087                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.879953                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               125169260     73.29%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25373632     14.86%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15924715      9.32%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2207793      1.29%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  615462      0.36%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1051545      0.62%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  119757      0.07%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  312079      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     448      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           170774691                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         420456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              929332                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10411857                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.264563                       # Inst execution rate
system.cpu3.iew.exec_refs                    10092722                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    818710                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               49558289                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11686595                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            291147                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           999698                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1329362                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56859773                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9274012                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           655411                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45291836                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                377751                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3715399                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                904955                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4369362                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        59617                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             282                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5581119                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       605601                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            33                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       500498                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        428834                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34482560                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44441471                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.731999                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25241190                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.259595                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44485943                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59835492                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33495470                       # number of integer regfile writes
system.cpu3.ipc                              0.167555                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.167555                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           507884      1.11%      1.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             35171506     76.55%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  87      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9448093     20.56%     98.22% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             819581      1.78%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45947247                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      56625                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001232                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  34276     60.53%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     60.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 22332     39.44%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   17      0.03%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45495988                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         262741495                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44441471                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         84696671                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55781008                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45947247                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1078765                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27836867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            15685                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        400411                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     17051005                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    170774691                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.269052                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.730823                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          143284792     83.90%     83.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15607630      9.14%     93.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7857682      4.60%     97.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2335222      1.37%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1105920      0.65%     99.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             380528      0.22%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             144672      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41725      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              16520      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      170774691                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.268391                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1092073                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          630538                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11686595                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1329362                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    466                       # number of misc regfile reads
system.cpu3.numCycles                       171195147                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    68137720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               60209617                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21300955                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2476537                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 9855776                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3649704                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               138764                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             80150827                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              59299011                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           44056862                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27831527                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                479990                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                904955                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6971104                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22755907                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        80150827                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      65001712                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            306816                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6246600                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        306849                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   222514396                       # The number of ROB reads
system.cpu3.rob.rob_writes                  118161987                       # The number of ROB writes
system.cpu3.timesIdled                           4847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          9359545                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                60346                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9493929                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              29430                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                193151                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12687633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24714289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1455075                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1041050                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5692050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4983893                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12425778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6024943                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12653775                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       654072                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11378193                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6227                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7986                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14021                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13942                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12653779                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37381995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37381995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    852594496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               852594496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5386                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12682013                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12682013    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12682013                       # Request fanout histogram
system.membus.respLayer1.occupancy        65132133060                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             54.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30467310211                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                576                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    61558352.941176                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   137776972.038095                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          289    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        41000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    533681000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            289                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   101917870500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  17790364000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11049838                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11049838                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11049838                       # number of overall hits
system.cpu2.icache.overall_hits::total       11049838                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6074                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6074                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6074                       # number of overall misses
system.cpu2.icache.overall_misses::total         6074                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    387849998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    387849998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    387849998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    387849998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11055912                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11055912                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11055912                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11055912                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000549                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000549                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000549                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000549                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63854.132038                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63854.132038                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63854.132038                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63854.132038                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    20.923077                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5706                       # number of writebacks
system.cpu2.icache.writebacks::total             5706                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          368                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          368                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          368                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          368                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5706                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5706                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5706                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5706                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    358317498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    358317498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    358317498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    358317498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000516                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000516                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000516                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000516                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62796.617245                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62796.617245                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62796.617245                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62796.617245                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5706                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11049838                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11049838                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6074                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6074                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    387849998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    387849998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11055912                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11055912                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000549                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000549                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63854.132038                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63854.132038                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          368                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          368                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5706                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5706                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    358317498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    358317498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62796.617245                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62796.617245                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11239431                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5738                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1958.771523                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         22117530                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        22117530                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8664086                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8664086                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8664086                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8664086                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2036236                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2036236                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2036236                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2036236                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 185455019491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 185455019491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 185455019491                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 185455019491                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10700322                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10700322                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10700322                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10700322                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.190297                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.190297                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.190297                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.190297                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91077.369957                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91077.369957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91077.369957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91077.369957                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9162887                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          329                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           131281                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.795987                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   109.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1450376                       # number of writebacks
system.cpu2.dcache.writebacks::total          1450376                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       579620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       579620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       579620                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       579620                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1456616                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1456616                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1456616                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1456616                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 144951880994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 144951880994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 144951880994                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 144951880994                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136128                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136128                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136128                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136128                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 99512.761767                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99512.761767                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 99512.761767                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99512.761767                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1450376                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8257225                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8257225                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1891141                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1891141                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 174138295500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 174138295500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10148366                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10148366                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.186349                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.186349                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 92081.074600                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92081.074600                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       449080                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       449080                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1442061                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1442061                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 143855299000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 143855299000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142098                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142098                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 99756.736366                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99756.736366                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       406861                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        406861                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       145095                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       145095                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  11316723991                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  11316723991                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       551956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       551956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.262874                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.262874                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77995.272001                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77995.272001                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       130540                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       130540                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14555                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14555                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1096581994                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1096581994                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026370                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026370                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 75340.569839                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75340.569839                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       206351                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       206351                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1074                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1074                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     26325500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     26325500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       207425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       207425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.005178                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005178                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24511.638734                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24511.638734                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          167                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          907                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          907                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004373                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004373                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16716.097023                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16716.097023                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       204853                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       204853                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2130                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2130                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     36041000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     36041000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       206983                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       206983                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.010291                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010291                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 16920.657277                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16920.657277                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2112                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2112                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     34018000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     34018000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.010204                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.010204                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 16107.007576                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 16107.007576                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1113500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1113500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1024500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1024500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          290                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            290                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          687                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          687                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      4960000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      4960000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          977                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          977                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.703173                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.703173                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  7219.796215                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  7219.796215                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          686                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          686                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      4273000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      4273000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.702149                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.702149                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  6228.862974                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  6228.862974                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.550356                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10537664                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1456597                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.234440                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.550356                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985949                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985949                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23687984                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23687984                       # Number of data accesses
system.cpu3.numPwrStateTransitions                628                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          315                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    108288311.111111                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   267615741.567589                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          315    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        47500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1188365000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            315                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    85597416500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  34110818000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10553471                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10553471                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10553471                       # number of overall hits
system.cpu3.icache.overall_hits::total       10553471                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6057                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6057                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6057                       # number of overall misses
system.cpu3.icache.overall_misses::total         6057                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    384374498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    384374498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    384374498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    384374498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10559528                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10559528                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10559528                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10559528                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000574                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000574                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000574                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000574                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63459.550603                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63459.550603                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63459.550603                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63459.550603                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          546                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5751                       # number of writebacks
system.cpu3.icache.writebacks::total             5751                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          306                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          306                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5751                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5751                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5751                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5751                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    362163498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    362163498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    362163498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    362163498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000545                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000545                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000545                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000545                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62974.004173                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62974.004173                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62974.004173                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62974.004173                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5751                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10553471                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10553471                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6057                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6057                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    384374498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    384374498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10559528                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10559528                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000574                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000574                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63459.550603                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63459.550603                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          306                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5751                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5751                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    362163498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    362163498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000545                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000545                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62974.004173                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62974.004173                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10699049                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5783                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1850.086287                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21124807                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21124807                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7699759                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7699759                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7699759                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7699759                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1773188                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1773188                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1773188                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1773188                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 163700153983                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 163700153983                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 163700153983                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 163700153983                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9472947                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9472947                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9472947                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9472947                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.187184                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.187184                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.187184                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.187184                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92319.682957                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92319.682957                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92319.682957                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92319.682957                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      6510215                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         4498                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            88558                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    73.513573                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    52.917647                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1174197                       # number of writebacks
system.cpu3.dcache.writebacks::total          1174197                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       593130                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       593130                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       593130                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       593130                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1180058                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1180058                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1180058                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1180058                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 119885208989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 119885208989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 119885208989                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 119885208989                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.124571                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.124571                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.124571                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.124571                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 101592.641200                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101592.641200                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 101592.641200                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101592.641200                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1174196                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7290252                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7290252                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1629404                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1629404                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 152373145500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 152373145500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8919656                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8919656                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.182676                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.182676                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93514.650449                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93514.650449                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       463452                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       463452                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1165952                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1165952                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 118797745500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 118797745500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.130717                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.130717                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101889.053323                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101889.053323                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       409507                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        409507                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       143784                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       143784                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  11327008483                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  11327008483                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       553291                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       553291                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.259870                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.259870                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 78777.948054                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78777.948054                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       129678                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       129678                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14106                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14106                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1087463489                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1087463489                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025495                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025495                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 77092.264923                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77092.264923                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       168909                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       168909                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          921                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          921                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     28545500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28545500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       169830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       169830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005423                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005423                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30994.028230                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30994.028230                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          184                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          184                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          737                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          737                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     11655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     11655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004340                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004340                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15814.789688                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15814.789688                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       167912                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       167912                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1495                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1495                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     24135500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24135500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       169407                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       169407                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008825                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008825                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 16144.147157                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16144.147157                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1477                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1477                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22757500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22757500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008719                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008719                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 15407.921462                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15407.921462                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1193000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1193000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1094000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1094000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          335                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            335                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          672                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          672                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      5067000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      5067000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1007                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1007                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.667329                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.667329                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  7540.178571                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  7540.178571                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          672                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          672                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      4395000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      4395000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.667329                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.667329                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  6540.178571                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  6540.178571                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.808388                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9220991                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1180399                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.811758                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.808388                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962762                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962762                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20806754                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20806754                       # Number of data accesses
system.cpu0.numPwrStateTransitions                114                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           57                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19248947.368421                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   38087812.630425                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           57    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       164000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    201642000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             57                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   118611044500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1097190000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12947488                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12947488                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12947488                       # number of overall hits
system.cpu0.icache.overall_hits::total       12947488                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       252171                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        252171                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       252171                       # number of overall misses
system.cpu0.icache.overall_misses::total       252171                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5556055999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5556055999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5556055999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5556055999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13199659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13199659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13199659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13199659                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.019104                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019104                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.019104                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019104                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22032.890376                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22032.890376                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22032.890376                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22032.890376                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2536                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.813333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       218341                       # number of writebacks
system.cpu0.icache.writebacks::total           218341                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        33828                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        33828                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        33828                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        33828                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       218343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       218343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       218343                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       218343                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4813622499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4813622499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4813622499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4813622499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016542                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016542                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016542                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016542                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22046.149861                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22046.149861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22046.149861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22046.149861                       # average overall mshr miss latency
system.cpu0.icache.replacements                218341                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12947488                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12947488                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       252171                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       252171                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5556055999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5556055999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13199659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13199659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.019104                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019104                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22032.890376                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22032.890376                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        33828                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        33828                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       218343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       218343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4813622499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4813622499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016542                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016542                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22046.149861                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22046.149861                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999896                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13166109                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           218376                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            60.291007                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999896                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26617662                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26617662                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10364468                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10364468                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10364468                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10364468                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2416429                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2416429                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2416429                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2416429                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 206720188339                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 206720188339                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 206720188339                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 206720188339                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12780897                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12780897                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12780897                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12780897                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.189066                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.189066                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.189066                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.189066                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85547.801462                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85547.801462                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85547.801462                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85547.801462                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10499199                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2965                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           155469                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             38                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.532428                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.026316                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1713677                       # number of writebacks
system.cpu0.dcache.writebacks::total          1713677                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       697079                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       697079                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       697079                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       697079                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1719350                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1719350                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1719350                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1719350                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 161511712597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 161511712597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 161511712597                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 161511712597                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.134525                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.134525                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134525                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134525                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93937.658183                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93937.658183                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93937.658183                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93937.658183                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1713677                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9550035                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9550035                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2222535                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2222535                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 193111469000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 193111469000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11772570                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11772570                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.188789                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.188789                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86887.931574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86887.931574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       533758                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       533758                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1688777                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1688777                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 159699567000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 159699567000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143450                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143450                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94565.219091                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94565.219091                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       814433                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        814433                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       193894                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       193894                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13608719339                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13608719339                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.192293                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.192293                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70186.387093                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70186.387093                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       163321                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       163321                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30573                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30573                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1812145597                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1812145597                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030321                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030321                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59272.743826                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59272.743826                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       231340                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       231340                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         6999                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6999                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60077500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60077500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       238339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       238339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.029366                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.029366                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8583.726247                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8583.726247                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6286                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6286                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          713                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          713                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     17892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     17892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002992                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002992                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25093.969144                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25093.969144                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       219645                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       219645                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3454                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3454                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     82404000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     82404000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       223099                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       223099                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015482                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015482                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 23857.556456                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23857.556456                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3450                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3450                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     78958000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     78958000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015464                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015464                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 22886.376812                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22886.376812                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        43000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        43000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        39000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        39000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3093                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3093                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          481                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          481                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      6076999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      6076999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3574                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3574                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.134583                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.134583                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12634.093555                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12634.093555                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          481                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          481                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      5595999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      5595999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.134583                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.134583                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11634.093555                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11634.093555                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.960785                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12549123                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1716859                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.309350                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.960785                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28208645                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28208645                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              196324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              351627                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2403                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              282124                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2547                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              248848                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2608                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              184360                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1270841                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             196324                       # number of overall hits
system.l2.overall_hits::.cpu0.data             351627                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2403                       # number of overall hits
system.l2.overall_hits::.cpu1.data             282124                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2547                       # number of overall hits
system.l2.overall_hits::.cpu2.data             248848                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2608                       # number of overall hits
system.l2.overall_hits::.cpu3.data             184360                       # number of overall hits
system.l2.overall_hits::total                 1270841                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             22013                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1361009                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3200                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1262530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3159                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1199955                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            988531                       # number of demand (read+write) misses
system.l2.demand_misses::total                4843540                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            22013                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1361009                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3200                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1262530                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3159                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1199955                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3143                       # number of overall misses
system.l2.overall_misses::.cpu3.data           988531                       # number of overall misses
system.l2.overall_misses::total               4843540                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2058918982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 153822135862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    323252980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 144814449407                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    319322493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 138997243155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    322081977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 115243163362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     555900568218                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2058918982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 153822135862                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    323252980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 144814449407                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    319322493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 138997243155                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    322081977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 115243163362                       # number of overall miss cycles
system.l2.overall_miss_latency::total    555900568218                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          218337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1712636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1544654                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1448803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1172891                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6114381                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         218337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1712636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1544654                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1448803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1172891                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6114381                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.100821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.794687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.571123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.817355                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.553628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.828239                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.546514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.842816                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792155                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.100821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.794687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.571123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.817355                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.553628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.828239                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.546514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.842816                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792155                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93531.957571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113020.660306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101016.556250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114701.788795                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101083.410256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115835.379789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102475.971047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 116580.221927                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114771.544824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93531.957571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113020.660306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101016.556250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114701.788795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101083.410256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115835.379789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102475.971047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 116580.221927                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114771.544824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4477691                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    342495                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.073741                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7495611                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              654073                       # number of writebacks
system.l2.writebacks::total                    654073                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          39300                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            455                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          35207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            552                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          31048                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            550                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          24221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              131503                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         39300                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           455                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         35207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           552                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         31048                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           550                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         24221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             131503                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        21843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1321709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1227323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1168907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       964310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4712037                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        21843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1321709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1227323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1168907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       964310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8756271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13468308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1829524988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 137806508370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    259121984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 130015944290                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    252627495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 125059271437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    253799479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103805604910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 499282402953                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1829524988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 137806508370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    259121984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 130015944290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    252627495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 125059271437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    253799479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103805604910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 740391317827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1239673720780                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.100043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.771740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.489916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.794562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.456887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.806809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.450878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.822165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.770648                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.100043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.771740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.489916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.794562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.456887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.806809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.450878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.822165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.202726                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83757.953944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104263.879848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94397.808379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105934.578175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96903.527043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106988.213294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97878.703818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107647.545820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105958.930915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83757.953944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104263.879848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94397.808379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105934.578175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96903.527043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106988.213294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97878.703818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107647.545820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84555.550853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92043.760863                       # average overall mshr miss latency
system.l2.replacements                       17083403                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       699638                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           699638                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       699638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       699638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4528839                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4528839                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4528839                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4528839                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8756271                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8756271                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 740391317827                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 740391317827                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84555.550853                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84555.550853                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1176                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             306                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             330                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             150                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1962                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1963                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           724                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           830                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           374                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3891                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     50563998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     13045499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     13412999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      6437000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     83459496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3139                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1030                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          524                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5853                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.625358                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.702913                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.715517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.713740                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.664787                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 25758.531839                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 18018.645028                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 16160.239759                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 17211.229947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21449.369314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1963                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          723                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          829                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          374                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3889                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     39339498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     14627997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     16824998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7514499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     78306992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.625358                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.701942                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.714655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.713740                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.664446                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20040.498217                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20232.360996                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20295.534379                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20092.243316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20135.508357                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           463                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           356                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           264                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           189                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1272                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2200                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1347                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          884                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          583                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5014                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     46564998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     29293997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     19209499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     12434998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    107503492                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2663                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1703                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          772                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6286                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.826136                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.790957                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.770035                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.755181                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.797646                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 21165.908182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 21747.585004                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 21730.202489                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 21329.327616                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21440.664539                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            31                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2187                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1335                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          882                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          579                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4983                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     44477999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     27020498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17550499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11696500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    100745496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.821254                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.783911                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.768293                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.792714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20337.448102                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20240.073408                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19898.524943                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20201.208981                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20217.839856                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            10374                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21126                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16680                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           9744                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           9624                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               45739                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1562986498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1005664995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1007109500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1011344996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4587105989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.616545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.731617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.735841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.722360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.684050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93704.226499                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103773.087917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103356.886289                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105085.722776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100288.724917                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8556                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7803                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         7893                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         7710                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            31962                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         8124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         1888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         1851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         1914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13777                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    716821998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    269620996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    258826000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    273763996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1519032990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.300288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.142534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.139783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.143661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.206042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88235.105613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 142807.730932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 139830.361967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 143032.390805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110258.618712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        196324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2547                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             203882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        22013                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            31515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2058918982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    323252980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    319322493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    322081977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3023576432                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       218337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         235397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.100821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.571123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.553628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.546514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.133880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93531.957571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101016.556250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101083.410256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102475.971047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95940.867270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          170                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          455                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          552                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          550                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1727                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        21843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2745                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2607                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2593                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        29788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1829524988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    259121984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    252627495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    253799479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2595073946                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.100043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.489916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.456887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.450878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.126544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83757.953944                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94397.808379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96903.527043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97878.703818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87118.099436                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       341253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       278569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       245350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       180661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1045833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1344329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1252839                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1190211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       978907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4766286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 152259149364                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 143808784412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 137990133655                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 114231818366                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 548289885797                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1685582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1531408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1435561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1159568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5812119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.797546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.818096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.829091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.844200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113260.332377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114786.324829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 115937.538516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116693.228638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115035.036881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        30744                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        27404                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        23155                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        16511                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        97814                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1313585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1225435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1167056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       962396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4668472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 137089686372                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 129746323294                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 124800445437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 103531840914                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 495168296017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.779306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.800202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.812962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.829961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.803231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104363.011432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105877.768543                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 106936.124262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 107577.172925                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106066.459436                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             3                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                    19176685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17083470                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.122529                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.812165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.415134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.480917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.191975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.833871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.015987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.047191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.171791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.262690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.085639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.065500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.059904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.047612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.471434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 107925574                       # Number of tag accesses
system.l2.tags.data_accesses                107925574                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1398208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      84601280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        175680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78557632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        166848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      74815744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        166016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      61720640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    509131840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          810733888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1398208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       175680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       166848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       166016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1906752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41860608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41860608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          21847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1321895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1227463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1168996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         964385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7955185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12667717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       654072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             654072                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11680132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        706728993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1467568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        656242508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1393789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        624984107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1386839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        515592267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4253106247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6772582449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11680132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1467568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1393789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1386839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15928328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      349688626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            349688626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      349688626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11680132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       706728993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1467568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       656242508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1393789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       624984107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1386839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       515592267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4253106247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7122271075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    647912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     21847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1303376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1217927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1160052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    954449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7891218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000370230750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16712176                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             611812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12667721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     654072                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12667721                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   654072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 110906                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6160                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            546158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            476083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            447634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            430938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            377099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1751123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1455947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1118156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            895637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1005250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1264012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           940939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           463119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           455763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           420403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           508550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37256                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 556351543209                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                62784055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            791791749459                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44306.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63056.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10013029                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  558999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12667721                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               654072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  476405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  632027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  850469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  887151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  947078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  928789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  831485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  774879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  692048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  629256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 882274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1622161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1504348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 383605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 244777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 143837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  77811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   9062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2632715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.001357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.163507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.084234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       252518      9.59%      9.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1385165     52.61%     62.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       211528      8.03%     70.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       296373     11.26%     81.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       129724      4.93%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        51932      1.97%     88.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        52404      1.99%     90.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36250      1.38%     91.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       216821      8.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2632715                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     311.453010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    464.350523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         30018     74.45%     74.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4449     11.04%     85.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         2171      5.38%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023         1470      3.65%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          420      1.04%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          392      0.97%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          369      0.92%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          260      0.64%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          235      0.58%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          179      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           90      0.22%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           65      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           63      0.16%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           42      0.10%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           32      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           25      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           20      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            9      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.070541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.065654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.420226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38942     96.59%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              380      0.94%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              686      1.70%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              213      0.53%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              803635904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7097984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41466624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               810734144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41860608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6713.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       346.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6772.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    349.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        55.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    52.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  119708323001                       # Total gap between requests
system.mem_ctrls.avgGap                       8985.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1398144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83416064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       175680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77947328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       166848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     74243328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       166016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     61084736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    505037760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41466624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11679597.530109761283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 696828120.040480613708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1467568.214783085743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 651144245.218986988068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1393788.829121859744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 620202347.065773487091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1386838.597139280289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 510280151.195446789265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4218905759.569948673248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 346397423.478833436966                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        21848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1321895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1227463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1168996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       964385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7955188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       654072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    920624646                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  82712601139                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    142880687                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  78750523912                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    142251185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  76214247067                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    144131164                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63505622687                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 489258866972                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3037334252424                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42137.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62571.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52051.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64157.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54565.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65196.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     55563.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65850.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61501.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4643730.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10117322880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5377515000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         42509225220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1890819720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9450090000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54164282490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        356012640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       123865267950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1034.726378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    483481250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3997283000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 115227470250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8680147980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4613638425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47146405320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1491301800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9450090000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54147617400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        370046400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       125899247325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1051.717518                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    527379761                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3997283000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 115183571739                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                560                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          281                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    47142967.971530                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   102772294.049293                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          281    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        51500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    391946500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            281                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   106461060500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13247174000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12252085                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12252085                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12252085                       # number of overall hits
system.cpu1.icache.overall_hits::total       12252085                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5990                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5990                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5990                       # number of overall misses
system.cpu1.icache.overall_misses::total         5990                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    387217499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    387217499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    387217499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    387217499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12258075                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12258075                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12258075                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12258075                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000489                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000489                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64643.989816                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64643.989816                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64643.989816                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64643.989816                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.428571                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5603                       # number of writebacks
system.cpu1.icache.writebacks::total             5603                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          387                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          387                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          387                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          387                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5603                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5603                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5603                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5603                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    360616999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    360616999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    360616999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    360616999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000457                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000457                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000457                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000457                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64361.413350                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64361.413350                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64361.413350                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64361.413350                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5603                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12252085                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12252085                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5990                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5990                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    387217499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    387217499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12258075                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12258075                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64643.989816                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64643.989816                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          387                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          387                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5603                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5603                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    360616999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    360616999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64361.413350                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64361.413350                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12427047                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5635                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2205.332209                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24521753                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24521753                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8900745                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8900745                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8900745                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8900745                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2140439                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2140439                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2140439                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2140439                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 191893464496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 191893464496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 191893464496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 191893464496                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11041184                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11041184                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11041184                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11041184                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193860                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193860                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193860                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193860                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89651.452107                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89651.452107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89651.452107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89651.452107                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9673778                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          644                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           142611                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.833323                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           92                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1545731                       # number of writebacks
system.cpu1.dcache.writebacks::total          1545731                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       588622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       588622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       588622                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       588622                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1551817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1551817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1551817                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1551817                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 151328398498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 151328398498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 151328398498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 151328398498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140548                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140548                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140548                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140548                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97516.909853                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97516.909853                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97516.909853                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97516.909853                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1545731                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8493982                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8493982                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1994821                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1994821                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 180606138500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 180606138500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10488803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10488803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.190186                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.190186                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90537.516148                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90537.516148                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       457417                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       457417                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1537404                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1537404                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 150235486500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 150235486500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97720.239117                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97720.239117                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       406763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        406763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       145618                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       145618                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11287325996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11287325996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.263619                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.263619                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77513.260696                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77513.260696                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       131205                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       131205                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14413                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14413                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1092911998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1092911998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.026092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75828.210504                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75828.210504                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       214818                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       214818                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1004                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1004                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     29382500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     29382500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       215822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       215822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004652                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004652                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29265.438247                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29265.438247                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          209                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          209                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          795                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          795                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13631000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13631000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003684                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003684                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17145.911950                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17145.911950                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       212890                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       212890                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2488                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2488                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     52127500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     52127500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       215378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       215378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011552                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011552                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20951.567524                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20951.567524                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2472                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2472                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     49710500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     49710500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011477                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011477                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20109.425566                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20109.425566                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       713000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       713000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       658000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       658000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          623                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          623                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      4827500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      4827500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          958                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          958                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.650313                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.650313                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  7748.796148                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  7748.796148                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          623                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          623                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      4204500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      4204500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.650313                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.650313                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  6748.796148                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  6748.796148                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.709637                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10885859                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1551839                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.014812                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.709637                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.990926                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990926                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24498495                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24498495                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 119708234500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6072591                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1353711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5419738                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16429330                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13325736                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8182                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17446                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          247                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68143                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        235404                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5837188                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       655022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5156139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4648836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4361827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3531336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18404340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     27947392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    219284096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       717184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197784896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       730368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    185547584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       736128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    150213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              782961088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30441057                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43563776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36654888                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.266288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.656157                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29671423     80.95%     80.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5417933     14.78%     95.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 674368      1.84%     97.57% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 570883      1.56%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 319971      0.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    310      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36654888                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12401903440                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2195135374                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8838313                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1778938024                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8892345                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2587743947                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         327616278                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2338115746                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8630425                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
