{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv " "Source file: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1751502234727 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1751502234727 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv " "Source file: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1751502234918 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1751502234918 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv " "Source file: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1751502235109 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1751502235109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751502235633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751502235638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 21:23:55 2025 " "Processing started: Wed Jul 02 21:23:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751502235638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502235638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502235638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751502236408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file old/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "old/VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502243996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502243996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test_old " "Found entity 1: vga_test_old" {  } { { "old/vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync_old " "Found entity 1: vga_sync_old" {  } { { "old/vga_sync.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file old/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "old/vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "old/ULA.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/uc.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/uc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "old/UC.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/UC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_old " "Found entity 1: synchronizer_old" {  } { { "old/synchronizer.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/saidadados.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/saidadados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 saidaDados " "Found entity 1: saidaDados" {  } { { "old/saidaDados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/saidaDados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/red_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/red_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 red_screen_old " "Found entity 1: red_screen_old" {  } { { "old/red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/red_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/random_enemy.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/random_enemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_enemy " "Found entity 1: random_enemy" {  } { { "old/random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_receiver.sv(11) " "Verilog HDL information at ps2_receiver.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "old/ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/ps2_receiver.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751502244055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/ps2_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/ps2_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_receiver_old " "Found entity 1: ps2_receiver_old" {  } { { "old/ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/ps2_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "old/PC.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/mux_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/mux_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Mem " "Found entity 1: mux_Mem" {  } { { "old/mux_Mem.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/mux_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/instrucoes_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/instrucoes_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrucoes_RAM " "Found entity 1: instrucoes_RAM" {  } { { "old/instrucoes_RAM.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/instrucoes_RAM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/game_process.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/game_process.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_process_old " "Found entity 1: game_process_old" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file old/framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer " "Found entity 1: FrameBuffer" {  } { { "old/FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/extensor_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/extensor_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_Bit " "Found entity 1: extensor_Bit" {  } { { "old/extensor_Bit.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/extensor_Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/entradadados.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/entradadados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDados " "Found entity 1: entradaDados" {  } { { "old/entradaDados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/entradaDados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244100 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "old/display7seg.sv " "Can't analyze file -- file old/display7seg.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751502244104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/dados_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/dados_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dados_RAM " "Found entity 1: dados_RAM" {  } { { "old/dados_RAM.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/dados_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/controle_ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/controle_ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controle_ULA " "Found entity 1: controle_ULA" {  } { { "old/controle_ULA.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/controle_ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/contato1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file old/contato1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/contato1.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/contato1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contato1 " "Found entity 1: contato1" {  } { { "old/contato1.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/contato1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/bancoregistradores.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/bancoregistradores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "old/BancoRegistradores.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/BancoRegistradores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula_control " "Found entity 1: ula_control" {  } { { "ula_control.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.sv 1 1 " "Found 1 design units, including 1 entities, in source file teste.sv" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch_input " "Found entity 1: switch_input" {  } { { "switch_input.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/switch_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/sign_extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_instructions.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_instructions.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_instructions " "Found entity 1: rom_instructions" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file red_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 red_screen " "Found entity 1: red_screen" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_data " "Found entity 1: ram_data" {  } { { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244573 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_receiver.sv(13) " "Verilog HDL information at ps2_receiver.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751502244577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_receiver " "Found entity 1: ps2_receiver" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter.sv(37) " "Verilog HDL information at program_counter.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/program_counter.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751502244584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mem " "Found entity 1: mux_mem" {  } { { "mux_mem.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_process.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_process.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_process " "Found entity 1: game_process" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_output " "Found entity 1: data_output" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244629 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_sync.v " "Can't analyze file -- file vga_sync.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751502244635 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_test.v " "Can't analyze file -- file vga_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751502244641 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ps2_receiver.v " "Can't analyze file -- file ps2_receiver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751502244646 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751502244651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file vga_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751502244655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.v 0 0 " "Found 0 design units, including 0 entities, in source file framebuffer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244656 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "red_screen.v " "Can't analyze file -- file red_screen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751502244661 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751502244665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 0 0 " "Found 0 design units, including 0 entities, in source file vram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244665 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "game_process.v " "Can't analyze file -- file game_process.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751502244670 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751502244674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_enemy.sv 0 0 " "Found 0 design units, including 0 entities, in source file random_enemy.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751502244682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502244682 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "saidaDados.sv(67) " "Verilog HDL or VHDL warning at saidaDados.sv(67): conditional expression evaluates to a constant" {  } { { "old/saidaDados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/saidaDados.sv" 67 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1751502244685 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "data_output.sv(50) " "Verilog HDL or VHDL warning at data_output.sv(50): conditional expression evaluates to a constant" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 50 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1751502244700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751502245050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_inst " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_inst\"" {  } { { "teste.sv" "sync_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_inst\"" {  } { { "teste.sv" "clock_divider_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_inst\"" {  } { { "teste.sv" "program_counter_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_input switch_input:switch_input_inst " "Elaborating entity \"switch_input\" for hierarchy \"switch_input:switch_input_inst\"" {  } { { "teste.sv" "switch_input_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_instructions rom_instructions:rom_instructions_inst " "Elaborating entity \"rom_instructions\" for hierarchy \"rom_instructions:rom_instructions_inst\"" {  } { { "teste.sv" "rom_instructions_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_index rom_instructions.sv(13) " "Verilog HDL or VHDL warning at rom_instructions.sv(13): object \"addr_index\" assigned a value but never read" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751502245075 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65 0 199 rom_instructions.sv(26) " "Verilog HDL warning at rom_instructions.sv(26): number of words (65) in memory file does not match the number of elements in the address range \[0:199\]" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751502245075 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "99 200 399 rom_instructions.sv(28) " "Verilog HDL warning at rom_instructions.sv(28): number of words (99) in memory file does not match the number of elements in the address range \[200:399\]" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 28 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751502245075 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 400 599 rom_instructions.sv(30) " "Verilog HDL warning at rom_instructions.sv(30): number of words (20) in memory file does not match the number of elements in the address range \[400:599\]" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751502245075 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 600 799 rom_instructions.sv(32) " "Verilog HDL warning at rom_instructions.sv(32): number of words (20) in memory file does not match the number of elements in the address range \[600:799\]" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751502245075 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 rom_instructions.sv(10) " "Net \"rom.data_a\" at rom_instructions.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751502245075 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 rom_instructions.sv(10) " "Net \"rom.waddr_a\" at rom_instructions.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751502245075 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 rom_instructions.sv(10) " "Net \"rom.we_a\" at rom_instructions.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751502245075 "|teste|rom_instructions:rom_instructions_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit_inst\"" {  } { { "teste.sv" "control_unit_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_inst\"" {  } { { "teste.sv" "register_file_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sign_extender_inst " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sign_extender_inst\"" {  } { { "teste.sv" "sign_extender_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_control ula_control:ula_control_inst " "Elaborating entity \"ula_control\" for hierarchy \"ula_control:ula_control_inst\"" {  } { { "teste.sv" "ula_control_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_inst " "Elaborating entity \"ula\" for hierarchy \"ula:ula_inst\"" {  } { { "teste.sv" "ula_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245110 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ula.sv(29) " "Verilog HDL Case Statement information at ula.sv(29): all case item expressions in this case statement are onehot" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751502245111 "|teste|ula:ula_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ula.sv(37) " "Verilog HDL Case Statement information at ula.sv(37): all case item expressions in this case statement are onehot" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751502245111 "|teste|ula:ula_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_data ram_data:ram_data_inst " "Elaborating entity \"ram_data\" for hierarchy \"ram_data:ram_data_inst\"" {  } { { "teste.sv" "ram_data_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mem mux_mem:mux_mem_inst " "Elaborating entity \"mux_mem\" for hierarchy \"mux_mem:mux_mem_inst\"" {  } { { "teste.sv" "mux_mem_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_output data_output:data_output_inst " "Elaborating entity \"data_output\" for hierarchy \"data_output:data_output_inst\"" {  } { { "teste.sv" "data_output_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 data_output.sv(29) " "Verilog HDL assignment warning at data_output.sv(29): truncated value with size 33 to match size of target (32)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(21) " "Verilog HDL assignment warning at data_output.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(22) " "Verilog HDL assignment warning at data_output.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(23) " "Verilog HDL assignment warning at data_output.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(24) " "Verilog HDL assignment warning at data_output.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(25) " "Verilog HDL assignment warning at data_output.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(26) " "Verilog HDL assignment warning at data_output.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(27) " "Verilog HDL assignment warning at data_output.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(28) " "Verilog HDL assignment warning at data_output.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 data_output.sv(46) " "Verilog HDL assignment warning at data_output.sv(46): truncated value with size 33 to match size of target (32)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(38) " "Verilog HDL assignment warning at data_output.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(39) " "Verilog HDL assignment warning at data_output.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(40) " "Verilog HDL assignment warning at data_output.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(41) " "Verilog HDL assignment warning at data_output.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(42) " "Verilog HDL assignment warning at data_output.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(43) " "Verilog HDL assignment warning at data_output.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(44) " "Verilog HDL assignment warning at data_output.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(45) " "Verilog HDL assignment warning at data_output.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 data_output.sv(86) " "Verilog HDL assignment warning at data_output.sv(86): truncated value with size 33 to match size of target (32)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(78) " "Verilog HDL assignment warning at data_output.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(79) " "Verilog HDL assignment warning at data_output.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(80) " "Verilog HDL assignment warning at data_output.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(81) " "Verilog HDL assignment warning at data_output.sv(81): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(82) " "Verilog HDL assignment warning at data_output.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(83) " "Verilog HDL assignment warning at data_output.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(84) " "Verilog HDL assignment warning at data_output.sv(84): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(85) " "Verilog HDL assignment warning at data_output.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245131 "|teste|data_output:data_output_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:display7seg_inst " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:display7seg_inst\"" {  } { { "teste.sv" "display7seg_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red_screen red_screen:rs " "Elaborating entity \"red_screen\" for hierarchy \"red_screen:rs\"" {  } { { "teste.sv" "rs" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inicio_X_d red_screen.sv(37) " "Verilog HDL or VHDL warning at red_screen.sv(37): object \"inicio_X_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751502245141 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inicio_Y_d red_screen.sv(38) " "Verilog HDL or VHDL warning at red_screen.sv(38): object \"inicio_Y_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751502245141 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FB_X_d red_screen.sv(39) " "Verilog HDL or VHDL warning at red_screen.sv(39): object \"FB_X_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751502245142 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FB_Y_d red_screen.sv(40) " "Verilog HDL or VHDL warning at red_screen.sv(40): object \"FB_Y_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751502245142 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 red_screen.sv(44) " "Verilog HDL assignment warning at red_screen.sv(44): truncated value with size 10 to match size of target (8)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245142 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 red_screen.sv(45) " "Verilog HDL assignment warning at red_screen.sv(45): truncated value with size 10 to match size of target (9)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245142 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 red_screen.sv(86) " "Verilog HDL assignment warning at red_screen.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245143 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 red_screen.sv(89) " "Verilog HDL assignment warning at red_screen.sv(89): truncated value with size 32 to match size of target (10)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245143 "|teste|red_screen:rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_process red_screen:rs\|game_process:game_process " "Elaborating entity \"game_process\" for hierarchy \"red_screen:rs\|game_process:game_process\"" {  } { { "red_screen.sv" "game_process" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_process.sv(138) " "Verilog HDL assignment warning at game_process.sv(138): truncated value with size 32 to match size of target (2)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245166 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_process.sv(140) " "Verilog HDL assignment warning at game_process.sv(140): truncated value with size 32 to match size of target (2)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245166 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(142) " "Verilog HDL assignment warning at game_process.sv(142): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245166 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(167) " "Verilog HDL assignment warning at game_process.sv(167): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245167 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(180) " "Verilog HDL assignment warning at game_process.sv(180): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245167 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(189) " "Verilog HDL assignment warning at game_process.sv(189): truncated value with size 32 to match size of target (3)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245167 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(191) " "Verilog HDL assignment warning at game_process.sv(191): truncated value with size 32 to match size of target (3)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245167 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(193) " "Verilog HDL assignment warning at game_process.sv(193): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245167 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(199) " "Verilog HDL assignment warning at game_process.sv(199): truncated value with size 32 to match size of target (3)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245167 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(201) " "Verilog HDL assignment warning at game_process.sv(201): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245167 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(208) " "Verilog HDL assignment warning at game_process.sv(208): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245168 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(219) " "Verilog HDL assignment warning at game_process.sv(219): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245168 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(222) " "Verilog HDL assignment warning at game_process.sv(222): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751502245168 "|teste|red_screen:rs|game_process:game_process"}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "unpacked array packed array types do not match game_process.sv(224) " "SystemVerilog error at game_process.sv(224): unpacked array type cannot be assigned to packed array type - types do not match" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 224 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502245168 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "red_screen:rs\|game_process:game_process " "Can't elaborate user hierarchy \"red_screen:rs\|game_process:game_process\"" {  } { { "red_screen.sv" "game_process" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 65 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751502245170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502245294 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 64 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751502245368 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 02 21:24:05 2025 " "Processing ended: Wed Jul 02 21:24:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751502245368 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751502245368 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751502245368 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502245368 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 64 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 64 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751502245983 ""}
