<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MotorWare f2805x Driver API Documentation: sci.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MotorWare f2805x Driver API Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_abd9d75bd53711dcc65e38733baa2f85.html">sci</a></li><li class="navelem"><a class="el" href="dir_b4065c4a390ff3f98c3be4a0ea8c53d4.html">src</a></li><li class="navelem"><a class="el" href="dir_794e4bdc284269f4d51c9350e2068955.html">32b</a></li><li class="navelem"><a class="el" href="dir_2ebf96f18cae118dcb82b93000d12cdb.html">f28x</a></li><li class="navelem"><a class="el" href="dir_b120e899070f64ef687769344daf815a.html">f2805x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sci.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Contains public interface to various functions related to the serial communications interface (SCI) object.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="cpu_8h_source.html">sw/drivers/cpu/src/32b/f28x/f2805x/cpu.h</a>&quot;</code><br />
<code>#include &quot;sw/modules/types/src/types.h&quot;</code><br />
</div>
<p><a href="sci_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___s_c_i___obj__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#struct___s_c_i___obj__">_SCI_Obj_</a></td></tr>
<tr class="memdesc:struct___s_c_i___obj__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the serial communications interface (SCI) object.  <a href="group___s_c_i.html#struct___s_c_i___obj__">More...</a><br /></td></tr>
<tr class="separator:struct___s_c_i___obj__"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6133c8ac61c34e8967a77aab171ebd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga6133c8ac61c34e8967a77aab171ebd1b">SCIA_BASE_ADDR</a>&#160;&#160;&#160;(0x00007050)</td></tr>
<tr class="memdesc:ga6133c8ac61c34e8967a77aab171ebd1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the serial communications interface (SCI) A registers.  <a href="group___s_c_i.html#ga6133c8ac61c34e8967a77aab171ebd1b">More...</a><br /></td></tr>
<tr class="separator:ga6133c8ac61c34e8967a77aab171ebd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d763e16c2f2f83ac2e7d0cab45bc4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gae7d763e16c2f2f83ac2e7d0cab45bc4a">SCIB_BASE_ADDR</a>&#160;&#160;&#160;(0x00007750)</td></tr>
<tr class="memdesc:gae7d763e16c2f2f83ac2e7d0cab45bc4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the serial communications interface (SCI) B registers.  <a href="group___s_c_i.html#gae7d763e16c2f2f83ac2e7d0cab45bc4a">More...</a><br /></td></tr>
<tr class="separator:gae7d763e16c2f2f83ac2e7d0cab45bc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1de2dd0337232b1dc2a5c7bbffba691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaa1de2dd0337232b1dc2a5c7bbffba691">SCIC_BASE_ADDR</a>&#160;&#160;&#160;(0x00007770)</td></tr>
<tr class="memdesc:gaa1de2dd0337232b1dc2a5c7bbffba691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the serial communications interface (SCI) C registers.  <a href="group___s_c_i.html#gaa1de2dd0337232b1dc2a5c7bbffba691">More...</a><br /></td></tr>
<tr class="separator:gaa1de2dd0337232b1dc2a5c7bbffba691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac594d78d0b63c5c24851dcd9d3e18839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gac594d78d0b63c5c24851dcd9d3e18839">SCI_SCICCR_CHAR_LENGTH_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac594d78d0b63c5c24851dcd9d3e18839"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SCICHAR2-0 bits in the SCICCR register.  <a href="group___s_c_i.html#gac594d78d0b63c5c24851dcd9d3e18839">More...</a><br /></td></tr>
<tr class="separator:gac594d78d0b63c5c24851dcd9d3e18839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e4baa85bd50af16aa1b5ce16c14e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaf1e4baa85bd50af16aa1b5ce16c14e59">SCI_SCICCR_MODE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaf1e4baa85bd50af16aa1b5ce16c14e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the ADDR/IDLE MODE bits in the SCICCR register.  <a href="group___s_c_i.html#gaf1e4baa85bd50af16aa1b5ce16c14e59">More...</a><br /></td></tr>
<tr class="separator:gaf1e4baa85bd50af16aa1b5ce16c14e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3d364d9b7866ca090c0ad10f7c44ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga4b3d364d9b7866ca090c0ad10f7c44ed">SCI_SCICCR_LB_ENA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga4b3d364d9b7866ca090c0ad10f7c44ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the LOOP BACK ENA bits in the SCICCR register.  <a href="group___s_c_i.html#ga4b3d364d9b7866ca090c0ad10f7c44ed">More...</a><br /></td></tr>
<tr class="separator:ga4b3d364d9b7866ca090c0ad10f7c44ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbdd60bdb901df31cf53227391e6df4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gadbdd60bdb901df31cf53227391e6df4d">SCI_SCICCR_PARITY_ENA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gadbdd60bdb901df31cf53227391e6df4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PARITY ENABLE bits in the SCICCR register.  <a href="group___s_c_i.html#gadbdd60bdb901df31cf53227391e6df4d">More...</a><br /></td></tr>
<tr class="separator:gadbdd60bdb901df31cf53227391e6df4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed68df489d9e6a0aef97d69bf86e9e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga4ed68df489d9e6a0aef97d69bf86e9e0">SCI_SCICCR_PARITY_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga4ed68df489d9e6a0aef97d69bf86e9e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the EVEN/ODD PARITY bits in the SCICCR register.  <a href="group___s_c_i.html#ga4ed68df489d9e6a0aef97d69bf86e9e0">More...</a><br /></td></tr>
<tr class="separator:ga4ed68df489d9e6a0aef97d69bf86e9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885836ca94b1e300792ea6ce2b3b5ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga885836ca94b1e300792ea6ce2b3b5ffb">SCI_SCICCR_STOP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga885836ca94b1e300792ea6ce2b3b5ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the STOP bits in the SCICCR register.  <a href="group___s_c_i.html#ga885836ca94b1e300792ea6ce2b3b5ffb">More...</a><br /></td></tr>
<tr class="separator:ga885836ca94b1e300792ea6ce2b3b5ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b42a0c964e76995edd0e4ba5a703a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga78b42a0c964e76995edd0e4ba5a703a7">SCI_SCICTL1_RXENA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga78b42a0c964e76995edd0e4ba5a703a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXENA bits in the SCICTL1 register.  <a href="group___s_c_i.html#ga78b42a0c964e76995edd0e4ba5a703a7">More...</a><br /></td></tr>
<tr class="separator:ga78b42a0c964e76995edd0e4ba5a703a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee21899631805ec8a66ce984d75bd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaeee21899631805ec8a66ce984d75bd38">SCI_SCICTL1_TXENA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaeee21899631805ec8a66ce984d75bd38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXENA bits in the SCICTL1 register.  <a href="group___s_c_i.html#gaeee21899631805ec8a66ce984d75bd38">More...</a><br /></td></tr>
<tr class="separator:gaeee21899631805ec8a66ce984d75bd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f255869b829e18a777ecb264cfbf0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga90f255869b829e18a777ecb264cfbf0f">SCI_SCICTL1_SLEEP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga90f255869b829e18a777ecb264cfbf0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SLEEP bits in the SCICTL1 register.  <a href="group___s_c_i.html#ga90f255869b829e18a777ecb264cfbf0f">More...</a><br /></td></tr>
<tr class="separator:ga90f255869b829e18a777ecb264cfbf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f6bc31862862fcb40629b23b460255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga54f6bc31862862fcb40629b23b460255">SCI_SCICTL1_TXWAKE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga54f6bc31862862fcb40629b23b460255"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXWAKE bits in the SCICTL1 register.  <a href="group___s_c_i.html#ga54f6bc31862862fcb40629b23b460255">More...</a><br /></td></tr>
<tr class="separator:ga54f6bc31862862fcb40629b23b460255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7e131659bb4bc75d555f5573da72a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga1a7e131659bb4bc75d555f5573da72a2">SCI_SCICTL1_RESET_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga1a7e131659bb4bc75d555f5573da72a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SW RESET bits in the SCICTL1 register.  <a href="group___s_c_i.html#ga1a7e131659bb4bc75d555f5573da72a2">More...</a><br /></td></tr>
<tr class="separator:ga1a7e131659bb4bc75d555f5573da72a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf09a32db75f3fe875bc2ab8364dbb12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gacf09a32db75f3fe875bc2ab8364dbb12">SCI_SCICTL1_RX_ERR_INT_ENA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gacf09a32db75f3fe875bc2ab8364dbb12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RX ERR INT ENA bits in the SCICTL1 register.  <a href="group___s_c_i.html#gacf09a32db75f3fe875bc2ab8364dbb12">More...</a><br /></td></tr>
<tr class="separator:gacf09a32db75f3fe875bc2ab8364dbb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fc1f441d78881c843029a497b6162e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga72fc1f441d78881c843029a497b6162e">SCI_SCICTL2_TX_INT_ENA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga72fc1f441d78881c843029a497b6162e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TX INT ENA bits in the SCICTL2 register.  <a href="group___s_c_i.html#ga72fc1f441d78881c843029a497b6162e">More...</a><br /></td></tr>
<tr class="separator:ga72fc1f441d78881c843029a497b6162e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a928678f9158b0b077f600f6c7dc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gae8a928678f9158b0b077f600f6c7dc9b">SCI_SCICTL2_RX_INT_ENA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gae8a928678f9158b0b077f600f6c7dc9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RX/BK INT ENA bits in the SCICTL2 register.  <a href="group___s_c_i.html#gae8a928678f9158b0b077f600f6c7dc9b">More...</a><br /></td></tr>
<tr class="separator:gae8a928678f9158b0b077f600f6c7dc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02976ff4dd2c128680d659666600ecba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga02976ff4dd2c128680d659666600ecba">SCI_SCICTL2_TXEMPTY_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga02976ff4dd2c128680d659666600ecba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TX EMPTY bits in the SCICTL2 register.  <a href="group___s_c_i.html#ga02976ff4dd2c128680d659666600ecba">More...</a><br /></td></tr>
<tr class="separator:ga02976ff4dd2c128680d659666600ecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4daa55747e8baa0a8dbb4655374654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga6c4daa55747e8baa0a8dbb4655374654">SCI_SCICTL2_TXRDY_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga6c4daa55747e8baa0a8dbb4655374654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RX EMPTY bits in the SCICTL2 register.  <a href="group___s_c_i.html#ga6c4daa55747e8baa0a8dbb4655374654">More...</a><br /></td></tr>
<tr class="separator:ga6c4daa55747e8baa0a8dbb4655374654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff08adc494f372cefcdee5208d25edae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaff08adc494f372cefcdee5208d25edae">SCI_SCIRXST_RXWAKE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaff08adc494f372cefcdee5208d25edae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXWAKE bits in the SCIRXST register.  <a href="group___s_c_i.html#gaff08adc494f372cefcdee5208d25edae">More...</a><br /></td></tr>
<tr class="separator:gaff08adc494f372cefcdee5208d25edae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2719389e9598fe80874657df5f9f0a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga2719389e9598fe80874657df5f9f0a12">SCI_SCIRXST_PE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga2719389e9598fe80874657df5f9f0a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PE bits in the SCIRXST register.  <a href="group___s_c_i.html#ga2719389e9598fe80874657df5f9f0a12">More...</a><br /></td></tr>
<tr class="separator:ga2719389e9598fe80874657df5f9f0a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cbf0a470700285f23563082f7865f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaa7cbf0a470700285f23563082f7865f7">SCI_SCIRXST_OE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa7cbf0a470700285f23563082f7865f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OE bits in the SCIRXST register.  <a href="group___s_c_i.html#gaa7cbf0a470700285f23563082f7865f7">More...</a><br /></td></tr>
<tr class="separator:gaa7cbf0a470700285f23563082f7865f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681f22a97eb5bcbee1bec2436075e33b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga681f22a97eb5bcbee1bec2436075e33b">SCI_SCIRXST_FE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga681f22a97eb5bcbee1bec2436075e33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FE bits in the SCIRXST register.  <a href="group___s_c_i.html#ga681f22a97eb5bcbee1bec2436075e33b">More...</a><br /></td></tr>
<tr class="separator:ga681f22a97eb5bcbee1bec2436075e33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe77e7b6a341c4b128f5980a1d8993d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaebe77e7b6a341c4b128f5980a1d8993d">SCI_SCIRXST_BRKDT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaebe77e7b6a341c4b128f5980a1d8993d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the BRKDT bits in the SCIRXST register.  <a href="group___s_c_i.html#gaebe77e7b6a341c4b128f5980a1d8993d">More...</a><br /></td></tr>
<tr class="separator:gaebe77e7b6a341c4b128f5980a1d8993d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ceb8a339142843258f1165d16f90bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga45ceb8a339142843258f1165d16f90bc">SCI_SCIRXST_RXRDY_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga45ceb8a339142843258f1165d16f90bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXRDY bits in the SCIRXST register.  <a href="group___s_c_i.html#ga45ceb8a339142843258f1165d16f90bc">More...</a><br /></td></tr>
<tr class="separator:ga45ceb8a339142843258f1165d16f90bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1608e1f9f42d6c0c23a322fecdea31fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga1608e1f9f42d6c0c23a322fecdea31fb">SCI_SCIRXST_RXERROR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga1608e1f9f42d6c0c23a322fecdea31fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RX ERROR bits in the SCIRXST register.  <a href="group___s_c_i.html#ga1608e1f9f42d6c0c23a322fecdea31fb">More...</a><br /></td></tr>
<tr class="separator:ga1608e1f9f42d6c0c23a322fecdea31fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf823958e1cafdf497a35339a4fcfb262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaf823958e1cafdf497a35339a4fcfb262">SCI_SCIFFRX_IL_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf823958e1cafdf497a35339a4fcfb262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFIL4-0 bits in the SCIFFRX register.  <a href="group___s_c_i.html#gaf823958e1cafdf497a35339a4fcfb262">More...</a><br /></td></tr>
<tr class="separator:gaf823958e1cafdf497a35339a4fcfb262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0f81bcca8c4a1a8093bd7021383d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga1c0f81bcca8c4a1a8093bd7021383d49">SCI_SCIFFRX_IENA_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga1c0f81bcca8c4a1a8093bd7021383d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFIENA bits in the SCIFFRX register.  <a href="group___s_c_i.html#ga1c0f81bcca8c4a1a8093bd7021383d49">More...</a><br /></td></tr>
<tr class="separator:ga1c0f81bcca8c4a1a8093bd7021383d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92c1e31811891536d625ad847e439c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gad92c1e31811891536d625ad847e439c7">SCI_SCIFFRX_INTCLR_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gad92c1e31811891536d625ad847e439c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFINT CLR bits in the SCIFFRX register.  <a href="group___s_c_i.html#gad92c1e31811891536d625ad847e439c7">More...</a><br /></td></tr>
<tr class="separator:gad92c1e31811891536d625ad847e439c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d140cf697b01b78f6d14f36a055e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga78d140cf697b01b78f6d14f36a055e5f">SCI_SCIFFRX_INT_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga78d140cf697b01b78f6d14f36a055e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFINT flag bits in the SCIFFRX register.  <a href="group___s_c_i.html#ga78d140cf697b01b78f6d14f36a055e5f">More...</a><br /></td></tr>
<tr class="separator:ga78d140cf697b01b78f6d14f36a055e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4bda50deb4fe9c6e450843f146a555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga2b4bda50deb4fe9c6e450843f146a555">SCI_SCIFFRX_FIFO_ST_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga2b4bda50deb4fe9c6e450843f146a555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFST4-0 bits in the SCIFFRX register.  <a href="group___s_c_i.html#ga2b4bda50deb4fe9c6e450843f146a555">More...</a><br /></td></tr>
<tr class="separator:ga2b4bda50deb4fe9c6e450843f146a555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9b340f273a87612cd77cfaee2e1998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga7e9b340f273a87612cd77cfaee2e1998">SCI_SCIFFRX_FIFO_RESET_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga7e9b340f273a87612cd77cfaee2e1998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFIFO Reset bits in the SCIFFRX register.  <a href="group___s_c_i.html#ga7e9b340f273a87612cd77cfaee2e1998">More...</a><br /></td></tr>
<tr class="separator:ga7e9b340f273a87612cd77cfaee2e1998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a9f382a34c5720a4356132b86b9cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gae3a9f382a34c5720a4356132b86b9cc7">SCI_SCIFFRX_FIFO_OVFCLR_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:gae3a9f382a34c5720a4356132b86b9cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFOVF CLR bits in the SCIFFRX register.  <a href="group___s_c_i.html#gae3a9f382a34c5720a4356132b86b9cc7">More...</a><br /></td></tr>
<tr class="separator:gae3a9f382a34c5720a4356132b86b9cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3b119ac4e0b6f9c1598f907c1bf0ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gacf3b119ac4e0b6f9c1598f907c1bf0ab">SCI_SCIFFRX_FIFO_OVF_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:gacf3b119ac4e0b6f9c1598f907c1bf0ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFOVF bits in the SCIFFRX register.  <a href="group___s_c_i.html#gacf3b119ac4e0b6f9c1598f907c1bf0ab">More...</a><br /></td></tr>
<tr class="separator:gacf3b119ac4e0b6f9c1598f907c1bf0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b46305f0b4506f0473cd49a75fd923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga20b46305f0b4506f0473cd49a75fd923">SCI_SCIFFTX_IL_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga20b46305f0b4506f0473cd49a75fd923"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFIL4-0 bits in the SCIFFTX register.  <a href="group___s_c_i.html#ga20b46305f0b4506f0473cd49a75fd923">More...</a><br /></td></tr>
<tr class="separator:ga20b46305f0b4506f0473cd49a75fd923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c87fa5022a717ce593e064111fcf4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga1c87fa5022a717ce593e064111fcf4b3">SCI_SCIFFTX_IENA_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga1c87fa5022a717ce593e064111fcf4b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFIENA bits in the SCIFFTX register.  <a href="group___s_c_i.html#ga1c87fa5022a717ce593e064111fcf4b3">More...</a><br /></td></tr>
<tr class="separator:ga1c87fa5022a717ce593e064111fcf4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9dbd63128c7fe2d80c04a2ace99ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga9f9dbd63128c7fe2d80c04a2ace99ee2">SCI_SCIFFTX_INTCLR_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga9f9dbd63128c7fe2d80c04a2ace99ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFINT CLR bits in the SCIFFTX register.  <a href="group___s_c_i.html#ga9f9dbd63128c7fe2d80c04a2ace99ee2">More...</a><br /></td></tr>
<tr class="separator:ga9f9dbd63128c7fe2d80c04a2ace99ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9258c7fa14a10c6368391cab50fa105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaa9258c7fa14a10c6368391cab50fa105">SCI_SCIFFTX_INT_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa9258c7fa14a10c6368391cab50fa105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFINT flag bits in the SCIFFTX register.  <a href="group___s_c_i.html#gaa9258c7fa14a10c6368391cab50fa105">More...</a><br /></td></tr>
<tr class="separator:gaa9258c7fa14a10c6368391cab50fa105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a7f50044e239a93f7dc916c98f1348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga37a7f50044e239a93f7dc916c98f1348">SCI_SCIFFTX_FIFO_ST_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga37a7f50044e239a93f7dc916c98f1348"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFST4-0 bits in the SCIFFTX register.  <a href="group___s_c_i.html#ga37a7f50044e239a93f7dc916c98f1348">More...</a><br /></td></tr>
<tr class="separator:ga37a7f50044e239a93f7dc916c98f1348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d3aa844e5e356f92f5275acad60172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga90d3aa844e5e356f92f5275acad60172">SCI_SCIFFTX_FIFO_RESET_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga90d3aa844e5e356f92f5275acad60172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFIFO Reset bits in the SCIFFTX register.  <a href="group___s_c_i.html#ga90d3aa844e5e356f92f5275acad60172">More...</a><br /></td></tr>
<tr class="separator:ga90d3aa844e5e356f92f5275acad60172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04d1d0c9ba7b164facd998ec0989a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gad04d1d0c9ba7b164facd998ec0989a48">SCI_SCIFFTX_FIFO_ENA_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:gad04d1d0c9ba7b164facd998ec0989a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SCIFFENA bits in the SCIFFTX register.  <a href="group___s_c_i.html#gad04d1d0c9ba7b164facd998ec0989a48">More...</a><br /></td></tr>
<tr class="separator:gad04d1d0c9ba7b164facd998ec0989a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a7b0c46207bb611a8a88844999371b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gab6a7b0c46207bb611a8a88844999371b">SCI_SCIFFTX_CHAN_RESET_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:gab6a7b0c46207bb611a8a88844999371b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SCIRST bits in the SCIFFTX register.  <a href="group___s_c_i.html#gab6a7b0c46207bb611a8a88844999371b">More...</a><br /></td></tr>
<tr class="separator:gab6a7b0c46207bb611a8a88844999371b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57d83e7cb4aaaffb972ba815cd42138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaa57d83e7cb4aaaffb972ba815cd42138">SCI_SCIFFCT_DELAY_BITS</a>&#160;&#160;&#160;(255 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa57d83e7cb4aaaffb972ba815cd42138"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FFTXDLY7-0 bits in the SCIFFCT register.  <a href="group___s_c_i.html#gaa57d83e7cb4aaaffb972ba815cd42138">More...</a><br /></td></tr>
<tr class="separator:gaa57d83e7cb4aaaffb972ba815cd42138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71a8837d926590ed43f3706e7e1a80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gae71a8837d926590ed43f3706e7e1a80f">SCI_SCIFFCT_CDC_BITS</a>&#160;&#160;&#160;(  1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:gae71a8837d926590ed43f3706e7e1a80f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CDC bits in the SCIFFCT register.  <a href="group___s_c_i.html#gae71a8837d926590ed43f3706e7e1a80f">More...</a><br /></td></tr>
<tr class="separator:gae71a8837d926590ed43f3706e7e1a80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad879acd49dd045af48685532359e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga2ad879acd49dd045af48685532359e21">SCI_SCIFFCT_ABDCLR_BITS</a>&#160;&#160;&#160;(  1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga2ad879acd49dd045af48685532359e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the ABD CLR bits in the SCIFFCT register.  <a href="group___s_c_i.html#ga2ad879acd49dd045af48685532359e21">More...</a><br /></td></tr>
<tr class="separator:ga2ad879acd49dd045af48685532359e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0028e6b9761874edd9eb96b017bbbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga8f0028e6b9761874edd9eb96b017bbbb">SCI_SCIFFCT_ABD_BITS</a>&#160;&#160;&#160;(  1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga8f0028e6b9761874edd9eb96b017bbbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the ABD bits in the SCIFFCT register.  <a href="group___s_c_i.html#ga8f0028e6b9761874edd9eb96b017bbbb">More...</a><br /></td></tr>
<tr class="separator:ga8f0028e6b9761874edd9eb96b017bbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga960839ae35930c6bfe6b3c17f5e154f0"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___s_c_i.html#struct___s_c_i___obj__">_SCI_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga960839ae35930c6bfe6b3c17f5e154f0">SCI_Obj</a></td></tr>
<tr class="memdesc:ga960839ae35930c6bfe6b3c17f5e154f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the serial communications interface (SCI) object.  <a href="group___s_c_i.html#ga960839ae35930c6bfe6b3c17f5e154f0">More...</a><br /></td></tr>
<tr class="separator:ga960839ae35930c6bfe6b3c17f5e154f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c26ed800e5cd2e58fbdab8ab41919cc"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___s_c_i.html#struct___s_c_i___obj__">_SCI_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a></td></tr>
<tr class="memdesc:ga8c26ed800e5cd2e58fbdab8ab41919cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the serial communications interface (SCI) handle.  <a href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">More...</a><br /></td></tr>
<tr class="separator:ga8c26ed800e5cd2e58fbdab8ab41919cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga8f71d8404dc843f889395b6c4253f39b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga8f71d8404dc843f889395b6c4253f39b">SCI_BaudRate_e</a> { <a class="el" href="group___s_c_i.html#gga8f71d8404dc843f889395b6c4253f39ba01ca85fee309529b2ae44565b442f57f">SCI_BaudRate_9_6_kBaud</a> = 194, 
<a class="el" href="group___s_c_i.html#gga8f71d8404dc843f889395b6c4253f39ba1a7bc606373a452a86517728c0c95f56">SCI_BaudRate_19_2_kBaud</a> = 97, 
<a class="el" href="group___s_c_i.html#gga8f71d8404dc843f889395b6c4253f39ba22bfcfd29993546bfa34336cca1bade9">SCI_BaudRate_57_6_kBaud</a> = 33, 
<a class="el" href="group___s_c_i.html#gga8f71d8404dc843f889395b6c4253f39ba93faaf80b0f1870377c4b2baa2ad2297">SCI_BaudRate_115_2_kBaud</a> = 15
 }</td></tr>
<tr class="memdesc:ga8f71d8404dc843f889395b6c4253f39b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial communications interface (SCI) baud rates. This enumeration assume a device clock of 60Mhz and a LSPCLK of 15MHz.  <a href="group___s_c_i.html#ga8f71d8404dc843f889395b6c4253f39b">More...</a><br /></td></tr>
<tr class="separator:ga8f71d8404dc843f889395b6c4253f39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4305e03dede57e2937b8c158f75aad1f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga4305e03dede57e2937b8c158f75aad1f">SCI_CharLength_e</a> { <br />
&#160;&#160;<a class="el" href="group___s_c_i.html#gga4305e03dede57e2937b8c158f75aad1fa950d55b56192e7fca4213c0f1f0de61f">SCI_CharLength_1_Bit</a> =(0 &lt;&lt; 0), 
<a class="el" href="group___s_c_i.html#gga4305e03dede57e2937b8c158f75aad1fa91b746266c3e47968c7fecaf817c8c86">SCI_CharLength_2_Bits</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___s_c_i.html#gga4305e03dede57e2937b8c158f75aad1fae48b0fa266c7851f91d99360df3c9ee8">SCI_CharLength_3_Bits</a> =(2 &lt;&lt; 0), 
<a class="el" href="group___s_c_i.html#gga4305e03dede57e2937b8c158f75aad1fa0dc0311c325b94b467112946fb60dc05">SCI_CharLength_4_Bits</a> =(3 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___s_c_i.html#gga4305e03dede57e2937b8c158f75aad1fa6e0867570914a7c72200eab011fe5251">SCI_CharLength_5_Bits</a> =(4 &lt;&lt; 0), 
<a class="el" href="group___s_c_i.html#gga4305e03dede57e2937b8c158f75aad1fa8f3b0d73689cb9a73dc02eb2c31846be">SCI_CharLength_6_Bits</a> =(5 &lt;&lt; 0), 
<a class="el" href="group___s_c_i.html#gga4305e03dede57e2937b8c158f75aad1fa63bfd79fd975b0b35681bad6c9c22515">SCI_CharLength_7_Bits</a> =(6 &lt;&lt; 0), 
<a class="el" href="group___s_c_i.html#gga4305e03dede57e2937b8c158f75aad1fa5cf24ae9627438efabebd1aafc403655">SCI_CharLength_8_Bits</a> =(7 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:ga4305e03dede57e2937b8c158f75aad1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial communications interface (SCI) character lengths.  <a href="group___s_c_i.html#ga4305e03dede57e2937b8c158f75aad1f">More...</a><br /></td></tr>
<tr class="separator:ga4305e03dede57e2937b8c158f75aad1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ac5867412e67a1846bd62d864c443f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga49ac5867412e67a1846bd62d864c443f">SCI_Mode_e</a> { <a class="el" href="group___s_c_i.html#gga49ac5867412e67a1846bd62d864c443fadd7214913bc1bd0f8e7dee4b03a16a12">SCI_Mode_IdleLine</a> =(0 &lt;&lt; 3), 
<a class="el" href="group___s_c_i.html#gga49ac5867412e67a1846bd62d864c443fad487046b8b28e60b31be32b59f736c59">SCI_Mode_AddressBit</a> =(1 &lt;&lt; 3)
 }</td></tr>
<tr class="memdesc:ga49ac5867412e67a1846bd62d864c443f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial communications interface (SCI) multiprocessor protocol mode.  <a href="group___s_c_i.html#ga49ac5867412e67a1846bd62d864c443f">More...</a><br /></td></tr>
<tr class="separator:ga49ac5867412e67a1846bd62d864c443f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80730a285903e56159a4ab343025b600"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga80730a285903e56159a4ab343025b600">SCI_NumStopBits_e</a> { <a class="el" href="group___s_c_i.html#gga80730a285903e56159a4ab343025b600af0183c463e2dabd04019d3bc1d59dc8c">SCI_NumStopBits_One</a> =(0 &lt;&lt; 7), 
<a class="el" href="group___s_c_i.html#gga80730a285903e56159a4ab343025b600acfe9a857c6b25adf8696116b5793e4ce">SCI_NumStopBits_Two</a> =(1 &lt;&lt; 7)
 }</td></tr>
<tr class="memdesc:ga80730a285903e56159a4ab343025b600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial communications interface (SCI) number of stop bits.  <a href="group___s_c_i.html#ga80730a285903e56159a4ab343025b600">More...</a><br /></td></tr>
<tr class="separator:ga80730a285903e56159a4ab343025b600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e05cacd94b9aa50ab61aa9d0c34b8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gafb1e05cacd94b9aa50ab61aa9d0c34b8">SCI_Parity_e</a> { <a class="el" href="group___s_c_i.html#ggafb1e05cacd94b9aa50ab61aa9d0c34b8a8c8f076b89676edf97f387e129f98cc6">SCI_Parity_Odd</a> =(0 &lt;&lt; 6), 
<a class="el" href="group___s_c_i.html#ggafb1e05cacd94b9aa50ab61aa9d0c34b8a0cc55072625c9754e79bbf884f7ffc10">SCI_Parity_Even</a> =(1 &lt;&lt; 6)
 }</td></tr>
<tr class="memdesc:gafb1e05cacd94b9aa50ab61aa9d0c34b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial communications interface (SCI) parity.  <a href="group___s_c_i.html#gafb1e05cacd94b9aa50ab61aa9d0c34b8">More...</a><br /></td></tr>
<tr class="separator:gafb1e05cacd94b9aa50ab61aa9d0c34b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0804f447333fc1bde41cc624893fbe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga1e0804f447333fc1bde41cc624893fbe">SCI_Priority_e</a> { <a class="el" href="group___s_c_i.html#gga1e0804f447333fc1bde41cc624893fbea86faae2c04a5a5e11ba06d82c71f92d1">SCI_Priority_Immediate</a> =(0 &lt;&lt; 3), 
<a class="el" href="group___s_c_i.html#gga1e0804f447333fc1bde41cc624893fbea10e7638594778edf2f742f3689215591">SCI_Priority_FreeRun</a> =(1 &lt;&lt; 3), 
<a class="el" href="group___s_c_i.html#gga1e0804f447333fc1bde41cc624893fbea81391b04cfd40993485399f3777dc8ee">SCI_Priority_AfterRxRxSeq</a> =(2 &lt;&lt; 3)
 }</td></tr>
<tr class="memdesc:ga1e0804f447333fc1bde41cc624893fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial communications interface (SCI) emulation suspend priority.  <a href="group___s_c_i.html#ga1e0804f447333fc1bde41cc624893fbe">More...</a><br /></td></tr>
<tr class="separator:ga1e0804f447333fc1bde41cc624893fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d1d5508e6a568c857eae7a476d659b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gad4d1d5508e6a568c857eae7a476d659b">SCI_FifoLevel_e</a> { <br />
&#160;&#160;<a class="el" href="group___s_c_i.html#ggad4d1d5508e6a568c857eae7a476d659ba053ccc944c0358b603c05022a2ad8837">SCI_FifoLevel_Empty</a> =(0 &lt;&lt; 0), 
<a class="el" href="group___s_c_i.html#ggad4d1d5508e6a568c857eae7a476d659bae6c223fdb8206662553b2ce035f3dd7e">SCI_FifoLevel_1_Word</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___s_c_i.html#ggad4d1d5508e6a568c857eae7a476d659bae785192ea9b22d48ea9c8035047e9ae1">SCI_FifoLevel_2_Words</a> =(2 &lt;&lt; 0), 
<a class="el" href="group___s_c_i.html#ggad4d1d5508e6a568c857eae7a476d659bafe8b88d7d3dfb357b3d3bfe831b227d9">SCI_FifoLevel_3_Words</a> =(3 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___s_c_i.html#ggad4d1d5508e6a568c857eae7a476d659ba27113f2e93dce34b0505ec456de16f20">SCI_FifoLevel_4_Words</a> =(4 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:gad4d1d5508e6a568c857eae7a476d659b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial communications interface (SCI) FIFO level.  <a href="group___s_c_i.html#gad4d1d5508e6a568c857eae7a476d659b">More...</a><br /></td></tr>
<tr class="separator:gad4d1d5508e6a568c857eae7a476d659b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99762b4111cc3366834a83e67b2fcd9f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga99762b4111cc3366834a83e67b2fcd9f">SCI_FifoStatus_e</a> { <br />
&#160;&#160;<a class="el" href="group___s_c_i.html#gga99762b4111cc3366834a83e67b2fcd9fa34e5f046f9bacad9fdd34e26b222420a">SCI_FifoStatus_Empty</a> =(0 &lt;&lt; 8), 
<a class="el" href="group___s_c_i.html#gga99762b4111cc3366834a83e67b2fcd9faac6ed67ea7e605bc7ec1246f30131656">SCI_FifoStatus_1_Word</a> =(1 &lt;&lt; 8), 
<a class="el" href="group___s_c_i.html#gga99762b4111cc3366834a83e67b2fcd9fa04a680f64b3bbe178134e834257a1876">SCI_FifoStatus_2_Words</a> =(2 &lt;&lt; 8), 
<a class="el" href="group___s_c_i.html#gga99762b4111cc3366834a83e67b2fcd9fa67c2fb039291f9019ca9120e67d91ea0">SCI_FifoStatus_3_Words</a> =(3 &lt;&lt; 8), 
<br />
&#160;&#160;<a class="el" href="group___s_c_i.html#gga99762b4111cc3366834a83e67b2fcd9faf0e6112358d05b4f0747095a0bdf7fa2">SCI_FifoStatus_4_Words</a> =(4 &lt;&lt; 8)
<br />
 }</td></tr>
<tr class="memdesc:ga99762b4111cc3366834a83e67b2fcd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial communications interface (SCI) FIFO status.  <a href="group___s_c_i.html#ga99762b4111cc3366834a83e67b2fcd9f">More...</a><br /></td></tr>
<tr class="separator:ga99762b4111cc3366834a83e67b2fcd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8073e760e15417db9df5e1d938153d03"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga8073e760e15417db9df5e1d938153d03">SCI_clearAutoBaudDetect</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga8073e760e15417db9df5e1d938153d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the auto baud detect mode.  <a href="group___s_c_i.html#ga8073e760e15417db9df5e1d938153d03">More...</a><br /></td></tr>
<tr class="separator:ga8073e760e15417db9df5e1d938153d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04671385c9b2e6d2ff9ad51955ea0e58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga04671385c9b2e6d2ff9ad51955ea0e58">SCI_clearRxFifoOvf</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga04671385c9b2e6d2ff9ad51955ea0e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the Rx FIFO overflow flag.  <a href="group___s_c_i.html#ga04671385c9b2e6d2ff9ad51955ea0e58">More...</a><br /></td></tr>
<tr class="separator:ga04671385c9b2e6d2ff9ad51955ea0e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0ef93554145ace762786a9ce634684"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gacc0ef93554145ace762786a9ce634684">SCI_clearRxFifoInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gacc0ef93554145ace762786a9ce634684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the Rx FIFO interrupt flag.  <a href="group___s_c_i.html#gacc0ef93554145ace762786a9ce634684">More...</a><br /></td></tr>
<tr class="separator:gacc0ef93554145ace762786a9ce634684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a614e9db0115109fc356e0777b88a76"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga2a614e9db0115109fc356e0777b88a76">SCI_clearTxFifoInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga2a614e9db0115109fc356e0777b88a76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the Tx FIFO interrupt flag.  <a href="group___s_c_i.html#ga2a614e9db0115109fc356e0777b88a76">More...</a><br /></td></tr>
<tr class="separator:ga2a614e9db0115109fc356e0777b88a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed37a094d216fe7e3ac8b3af76c8355"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga8ed37a094d216fe7e3ac8b3af76c8355">SCI_disable</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga8ed37a094d216fe7e3ac8b3af76c8355"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) interrupt.  <a href="group___s_c_i.html#ga8ed37a094d216fe7e3ac8b3af76c8355">More...</a><br /></td></tr>
<tr class="separator:ga8ed37a094d216fe7e3ac8b3af76c8355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4b5a538264149698efe3f502d8f7c9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga7a4b5a538264149698efe3f502d8f7c9">SCI_disableAutoBaudAlign</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga7a4b5a538264149698efe3f502d8f7c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the serial communications interface (SCI) auto baud alignment.  <a href="group___s_c_i.html#ga7a4b5a538264149698efe3f502d8f7c9">More...</a><br /></td></tr>
<tr class="separator:ga7a4b5a538264149698efe3f502d8f7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4428aa01c0b5af6fe28da4fb166a40e5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga4428aa01c0b5af6fe28da4fb166a40e5">SCI_disableLoopBack</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga4428aa01c0b5af6fe28da4fb166a40e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial peripheral interface (SCI) loop back mode.  <a href="group___s_c_i.html#ga4428aa01c0b5af6fe28da4fb166a40e5">More...</a><br /></td></tr>
<tr class="separator:ga4428aa01c0b5af6fe28da4fb166a40e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bcbf23f8d1c9c7682d78e244d2b90c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gab8bcbf23f8d1c9c7682d78e244d2b90c">SCI_disableParity</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gab8bcbf23f8d1c9c7682d78e244d2b90c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the parity.  <a href="group___s_c_i.html#gab8bcbf23f8d1c9c7682d78e244d2b90c">More...</a><br /></td></tr>
<tr class="separator:gab8bcbf23f8d1c9c7682d78e244d2b90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3e2593f9dc09844544f42e88fd4d66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gacf3e2593f9dc09844544f42e88fd4d66">SCI_disableRx</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gacf3e2593f9dc09844544f42e88fd4d66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) master/slave receive mode.  <a href="group___s_c_i.html#gacf3e2593f9dc09844544f42e88fd4d66">More...</a><br /></td></tr>
<tr class="separator:gacf3e2593f9dc09844544f42e88fd4d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a03ae6357b6e2b3d7856aa81695c8b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga5a03ae6357b6e2b3d7856aa81695c8b7">SCI_disableRxErrorInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga5a03ae6357b6e2b3d7856aa81695c8b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) receive error interrupt.  <a href="group___s_c_i.html#ga5a03ae6357b6e2b3d7856aa81695c8b7">More...</a><br /></td></tr>
<tr class="separator:ga5a03ae6357b6e2b3d7856aa81695c8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281e7360a3b80e92b13c6e07771ef260"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga281e7360a3b80e92b13c6e07771ef260">SCI_disableRxFifoInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga281e7360a3b80e92b13c6e07771ef260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) receive FIFO interrupt.  <a href="group___s_c_i.html#ga281e7360a3b80e92b13c6e07771ef260">More...</a><br /></td></tr>
<tr class="separator:ga281e7360a3b80e92b13c6e07771ef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf596d89fea8d2787d39eafcbad4a2e53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaf596d89fea8d2787d39eafcbad4a2e53">SCI_disableRxInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gaf596d89fea8d2787d39eafcbad4a2e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) receive interrupt.  <a href="group___s_c_i.html#gaf596d89fea8d2787d39eafcbad4a2e53">More...</a><br /></td></tr>
<tr class="separator:gaf596d89fea8d2787d39eafcbad4a2e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e756ad82da928f572d2c000a0b32604"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga6e756ad82da928f572d2c000a0b32604">SCI_disableSleep</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga6e756ad82da928f572d2c000a0b32604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) sleep mode.  <a href="group___s_c_i.html#ga6e756ad82da928f572d2c000a0b32604">More...</a><br /></td></tr>
<tr class="separator:ga6e756ad82da928f572d2c000a0b32604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4d1304aace6c3aa474b23d12dcb7ba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga7f4d1304aace6c3aa474b23d12dcb7ba">SCI_disableTx</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga7f4d1304aace6c3aa474b23d12dcb7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) master/slave transmit mode.  <a href="group___s_c_i.html#ga7f4d1304aace6c3aa474b23d12dcb7ba">More...</a><br /></td></tr>
<tr class="separator:ga7f4d1304aace6c3aa474b23d12dcb7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a310ad14a7e136907b71d8732cb9f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga47a310ad14a7e136907b71d8732cb9f8">SCI_disableTxFifoEnh</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga47a310ad14a7e136907b71d8732cb9f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) transmit FIFO enhancements.  <a href="group___s_c_i.html#ga47a310ad14a7e136907b71d8732cb9f8">More...</a><br /></td></tr>
<tr class="separator:ga47a310ad14a7e136907b71d8732cb9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b04ebec3246684981a0716878879cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga13b04ebec3246684981a0716878879cb">SCI_disableTxFifoInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga13b04ebec3246684981a0716878879cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) transmit FIFO interrupt.  <a href="group___s_c_i.html#ga13b04ebec3246684981a0716878879cb">More...</a><br /></td></tr>
<tr class="separator:ga13b04ebec3246684981a0716878879cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb15260a60462b7d1e2288db3363e514"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gabb15260a60462b7d1e2288db3363e514">SCI_disableTxInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gabb15260a60462b7d1e2288db3363e514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) transmit interrupt.  <a href="group___s_c_i.html#gabb15260a60462b7d1e2288db3363e514">More...</a><br /></td></tr>
<tr class="separator:gabb15260a60462b7d1e2288db3363e514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2aeb5328c16f283bc1155576b2b69ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaa2aeb5328c16f283bc1155576b2b69ef">SCI_disableTxWake</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gaa2aeb5328c16f283bc1155576b2b69ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial communications interface (SCI) wakeup method.  <a href="group___s_c_i.html#gaa2aeb5328c16f283bc1155576b2b69ef">More...</a><br /></td></tr>
<tr class="separator:gaa2aeb5328c16f283bc1155576b2b69ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7a00bebf7bb1285d70c6df38797bb0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga6e7a00bebf7bb1285d70c6df38797bb0">SCI_enable</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga6e7a00bebf7bb1285d70c6df38797bb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI)  <a href="group___s_c_i.html#ga6e7a00bebf7bb1285d70c6df38797bb0">More...</a><br /></td></tr>
<tr class="separator:ga6e7a00bebf7bb1285d70c6df38797bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc244fdab9e8d3cf82f006e8317dcd50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gadc244fdab9e8d3cf82f006e8317dcd50">SCI_enableAutoBaudAlign</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gadc244fdab9e8d3cf82f006e8317dcd50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the serial communications interface (SCI) auto baud alignment.  <a href="group___s_c_i.html#gadc244fdab9e8d3cf82f006e8317dcd50">More...</a><br /></td></tr>
<tr class="separator:gadc244fdab9e8d3cf82f006e8317dcd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b53c16523ab43f213977a60861098"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaa74b53c16523ab43f213977a60861098">SCI_enableChannels</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gaa74b53c16523ab43f213977a60861098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the serial communications interface (SCI) transmit and receive channels.  <a href="group___s_c_i.html#gaa74b53c16523ab43f213977a60861098">More...</a><br /></td></tr>
<tr class="separator:gaa74b53c16523ab43f213977a60861098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03b6c02712ad7428adc9ce63f32ee9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaa03b6c02712ad7428adc9ce63f32ee9c">SCI_enableLoopBack</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gaa03b6c02712ad7428adc9ce63f32ee9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SCI) loop back mode.  <a href="group___s_c_i.html#gaa03b6c02712ad7428adc9ce63f32ee9c">More...</a><br /></td></tr>
<tr class="separator:gaa03b6c02712ad7428adc9ce63f32ee9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5addc7af28180dc52f3412edee3b667"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaf5addc7af28180dc52f3412edee3b667">SCI_enableParity</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gaf5addc7af28180dc52f3412edee3b667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SCI) parity.  <a href="group___s_c_i.html#gaf5addc7af28180dc52f3412edee3b667">More...</a><br /></td></tr>
<tr class="separator:gaf5addc7af28180dc52f3412edee3b667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea087b15ebedc7135eb09ac31d0d030"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga3ea087b15ebedc7135eb09ac31d0d030">SCI_enableRx</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga3ea087b15ebedc7135eb09ac31d0d030"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SCI) receiver.  <a href="group___s_c_i.html#ga3ea087b15ebedc7135eb09ac31d0d030">More...</a><br /></td></tr>
<tr class="separator:ga3ea087b15ebedc7135eb09ac31d0d030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400be71f852741c1dbe5a895bf8f63e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga400be71f852741c1dbe5a895bf8f63e3">SCI_enableRxErrorInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga400be71f852741c1dbe5a895bf8f63e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) receive error interrupt.  <a href="group___s_c_i.html#ga400be71f852741c1dbe5a895bf8f63e3">More...</a><br /></td></tr>
<tr class="separator:ga400be71f852741c1dbe5a895bf8f63e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa0bfedefb1b4afeae24ab29a4ebd96"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga4fa0bfedefb1b4afeae24ab29a4ebd96">SCI_enableRxInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga4fa0bfedefb1b4afeae24ab29a4ebd96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) receive interrupt.  <a href="group___s_c_i.html#ga4fa0bfedefb1b4afeae24ab29a4ebd96">More...</a><br /></td></tr>
<tr class="separator:ga4fa0bfedefb1b4afeae24ab29a4ebd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6159c1196905242a041e062e6722c425"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga6159c1196905242a041e062e6722c425">SCI_enableSleep</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga6159c1196905242a041e062e6722c425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) sleep mode.  <a href="group___s_c_i.html#ga6159c1196905242a041e062e6722c425">More...</a><br /></td></tr>
<tr class="separator:ga6159c1196905242a041e062e6722c425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b90dcf2fe7616dd8a5c869b00891282"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga0b90dcf2fe7616dd8a5c869b00891282">SCI_enableRxFifo</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga0b90dcf2fe7616dd8a5c869b00891282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) receive FIFO.  <a href="group___s_c_i.html#ga0b90dcf2fe7616dd8a5c869b00891282">More...</a><br /></td></tr>
<tr class="separator:ga0b90dcf2fe7616dd8a5c869b00891282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae708da7836ba5dc1c03168a08ff932bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gae708da7836ba5dc1c03168a08ff932bd">SCI_enableRxFifoInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gae708da7836ba5dc1c03168a08ff932bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) receive FIFO interrupt.  <a href="group___s_c_i.html#gae708da7836ba5dc1c03168a08ff932bd">More...</a><br /></td></tr>
<tr class="separator:gae708da7836ba5dc1c03168a08ff932bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0a24fabb38bd7f24125ae7b93c2703"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaeb0a24fabb38bd7f24125ae7b93c2703">SCI_enableTx</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gaeb0a24fabb38bd7f24125ae7b93c2703"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) masater/slave transmit mode.  <a href="group___s_c_i.html#gaeb0a24fabb38bd7f24125ae7b93c2703">More...</a><br /></td></tr>
<tr class="separator:gaeb0a24fabb38bd7f24125ae7b93c2703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d30fb5f54ba4b5eff2683f5a740b64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga28d30fb5f54ba4b5eff2683f5a740b64">SCI_enableTxFifo</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga28d30fb5f54ba4b5eff2683f5a740b64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) transmit FIFO.  <a href="group___s_c_i.html#ga28d30fb5f54ba4b5eff2683f5a740b64">More...</a><br /></td></tr>
<tr class="separator:ga28d30fb5f54ba4b5eff2683f5a740b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cedbc72e4c057364627b8b957b4012a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga9cedbc72e4c057364627b8b957b4012a">SCI_enableTxFifoEnh</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga9cedbc72e4c057364627b8b957b4012a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) transmit FIFO enhancements.  <a href="group___s_c_i.html#ga9cedbc72e4c057364627b8b957b4012a">More...</a><br /></td></tr>
<tr class="separator:ga9cedbc72e4c057364627b8b957b4012a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29e263ba4a3064a8ecdaac3a68b408a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaa29e263ba4a3064a8ecdaac3a68b408a">SCI_enableTxFifoInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gaa29e263ba4a3064a8ecdaac3a68b408a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) transmit FIFO interrupt.  <a href="group___s_c_i.html#gaa29e263ba4a3064a8ecdaac3a68b408a">More...</a><br /></td></tr>
<tr class="separator:gaa29e263ba4a3064a8ecdaac3a68b408a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70feaa8b64b547126c0b538c460cd36e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga70feaa8b64b547126c0b538c460cd36e">SCI_enableTxInt</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga70feaa8b64b547126c0b538c460cd36e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) transmit interrupt.  <a href="group___s_c_i.html#ga70feaa8b64b547126c0b538c460cd36e">More...</a><br /></td></tr>
<tr class="separator:ga70feaa8b64b547126c0b538c460cd36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4972202c4644e5901abe1c64786710c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gac4972202c4644e5901abe1c64786710c">SCI_enableTxWake</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gac4972202c4644e5901abe1c64786710c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial communications interface (SCI) wakeup method.  <a href="group___s_c_i.html#gac4972202c4644e5901abe1c64786710c">More...</a><br /></td></tr>
<tr class="separator:gac4972202c4644e5901abe1c64786710c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2789c9ee0538da7113f6c227f4b83424"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga2789c9ee0538da7113f6c227f4b83424">SCI_getDataBlocking</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga2789c9ee0538da7113f6c227f4b83424"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets data from the serial communications interface (Blocking)  <a href="group___s_c_i.html#ga2789c9ee0538da7113f6c227f4b83424">More...</a><br /></td></tr>
<tr class="separator:ga2789c9ee0538da7113f6c227f4b83424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41adb84013d72aa91089ea7a462fc6f7"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga41adb84013d72aa91089ea7a462fc6f7">SCI_getDataNonBlocking</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, uint16_t *success)</td></tr>
<tr class="memdesc:ga41adb84013d72aa91089ea7a462fc6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data from the serial communications interface (Non-Blocking)  <a href="group___s_c_i.html#ga41adb84013d72aa91089ea7a462fc6f7">More...</a><br /></td></tr>
<tr class="separator:ga41adb84013d72aa91089ea7a462fc6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403a580e55ae11cf37f212bf54a67e5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_c_i.html#ga99762b4111cc3366834a83e67b2fcd9f">SCI_FifoStatus_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga403a580e55ae11cf37f212bf54a67e5f">SCI_getRxFifoStatus</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga403a580e55ae11cf37f212bf54a67e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the serial communications interface (SCI) receive FIFO status.  <a href="group___s_c_i.html#ga403a580e55ae11cf37f212bf54a67e5f">More...</a><br /></td></tr>
<tr class="separator:ga403a580e55ae11cf37f212bf54a67e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56eeef59594656cd7f4d1eb2109e92c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_c_i.html#ga99762b4111cc3366834a83e67b2fcd9f">SCI_FifoStatus_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga56eeef59594656cd7f4d1eb2109e92c2">SCI_getTxFifoStatus</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga56eeef59594656cd7f4d1eb2109e92c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the serial communications interface (SCI) transmit FIFO status.  <a href="group___s_c_i.html#ga56eeef59594656cd7f4d1eb2109e92c2">More...</a><br /></td></tr>
<tr class="separator:ga56eeef59594656cd7f4d1eb2109e92c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80adeb0fccec3f02e916a805bcabf292"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga80adeb0fccec3f02e916a805bcabf292">SCI_init</a> (void *pMemory, const size_t numBytes)</td></tr>
<tr class="memdesc:ga80adeb0fccec3f02e916a805bcabf292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the serial communications interface (SCI) object handle.  <a href="group___s_c_i.html#ga80adeb0fccec3f02e916a805bcabf292">More...</a><br /></td></tr>
<tr class="separator:ga80adeb0fccec3f02e916a805bcabf292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41133050e8898b3561597532fdf9550"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gae41133050e8898b3561597532fdf9550">SCI_putDataBlocking</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, uint16_t data)</td></tr>
<tr class="memdesc:gae41133050e8898b3561597532fdf9550"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data to the serial communications interface (Blocking)  <a href="group___s_c_i.html#gae41133050e8898b3561597532fdf9550">More...</a><br /></td></tr>
<tr class="separator:gae41133050e8898b3561597532fdf9550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae566890fb7db3a26e24ef41f4ed32908"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gae566890fb7db3a26e24ef41f4ed32908">SCI_putDataNonBlocking</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, uint16_t data)</td></tr>
<tr class="memdesc:gae566890fb7db3a26e24ef41f4ed32908"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data to the serial communications interface (Non-Blocking)  <a href="group___s_c_i.html#gae566890fb7db3a26e24ef41f4ed32908">More...</a><br /></td></tr>
<tr class="separator:gae566890fb7db3a26e24ef41f4ed32908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057973aadaed6cd990eb0bc40d8604c7"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga057973aadaed6cd990eb0bc40d8604c7">SCI_read</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga057973aadaed6cd990eb0bc40d8604c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the serial communications interface (SCI)  <a href="group___s_c_i.html#ga057973aadaed6cd990eb0bc40d8604c7">More...</a><br /></td></tr>
<tr class="separator:ga057973aadaed6cd990eb0bc40d8604c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f17662e54767b2b61dcac9179be490b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga0f17662e54767b2b61dcac9179be490b">SCI_reset</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga0f17662e54767b2b61dcac9179be490b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the serial communications interface (SCI)  <a href="group___s_c_i.html#ga0f17662e54767b2b61dcac9179be490b">More...</a><br /></td></tr>
<tr class="separator:ga0f17662e54767b2b61dcac9179be490b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acc9abc1ef5579d52627b44594f1a5f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga8acc9abc1ef5579d52627b44594f1a5f">SCI_resetChannels</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga8acc9abc1ef5579d52627b44594f1a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the serial communications interface (SCI) transmit and receive channels.  <a href="group___s_c_i.html#ga8acc9abc1ef5579d52627b44594f1a5f">More...</a><br /></td></tr>
<tr class="separator:ga8acc9abc1ef5579d52627b44594f1a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c98ce50dd2636b060e736b1371cdccd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga4c98ce50dd2636b060e736b1371cdccd">SCI_resetRxFifo</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga4c98ce50dd2636b060e736b1371cdccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the serial communications interface (SCI) receive FIFO.  <a href="group___s_c_i.html#ga4c98ce50dd2636b060e736b1371cdccd">More...</a><br /></td></tr>
<tr class="separator:ga4c98ce50dd2636b060e736b1371cdccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dc867f69cecc4f78f29fd5f65e6b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga48dc867f69cecc4f78f29fd5f65e6b1b">SCI_resetTxFifo</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga48dc867f69cecc4f78f29fd5f65e6b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the serial communications interface (SCI) transmit FIFO.  <a href="group___s_c_i.html#ga48dc867f69cecc4f78f29fd5f65e6b1b">More...</a><br /></td></tr>
<tr class="separator:ga48dc867f69cecc4f78f29fd5f65e6b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae69603ccf197c447a2d0a0c1ac1934b0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gae69603ccf197c447a2d0a0c1ac1934b0">SCI_rxDataReady</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:gae69603ccf197c447a2d0a0c1ac1934b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if the serial communications interface (SCI) has receive data ready.  <a href="group___s_c_i.html#gae69603ccf197c447a2d0a0c1ac1934b0">More...</a><br /></td></tr>
<tr class="separator:gae69603ccf197c447a2d0a0c1ac1934b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3511a85ea018c931d1adeb45419d62ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga3511a85ea018c931d1adeb45419d62ed">SCI_setBaudRate</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const <a class="el" href="group___s_c_i.html#ga8f71d8404dc843f889395b6c4253f39b">SCI_BaudRate_e</a> baudRate)</td></tr>
<tr class="memdesc:ga3511a85ea018c931d1adeb45419d62ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial communications interface (SCI) baud rate.  <a href="group___s_c_i.html#ga3511a85ea018c931d1adeb45419d62ed">More...</a><br /></td></tr>
<tr class="separator:ga3511a85ea018c931d1adeb45419d62ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3509c0e92d76905aa7729a895f03185"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaa3509c0e92d76905aa7729a895f03185">SCI_setCharLength</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const <a class="el" href="group___s_c_i.html#ga4305e03dede57e2937b8c158f75aad1f">SCI_CharLength_e</a> charLength)</td></tr>
<tr class="memdesc:gaa3509c0e92d76905aa7729a895f03185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial communications interface (SCI) character length.  <a href="group___s_c_i.html#gaa3509c0e92d76905aa7729a895f03185">More...</a><br /></td></tr>
<tr class="separator:gaa3509c0e92d76905aa7729a895f03185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a28bc49f09a420938a4b0e08e044d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga60a28bc49f09a420938a4b0e08e044d6">SCI_setMode</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const <a class="el" href="group___s_c_i.html#ga49ac5867412e67a1846bd62d864c443f">SCI_Mode_e</a> mode)</td></tr>
<tr class="memdesc:ga60a28bc49f09a420938a4b0e08e044d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial communications interface (SCI) miltprocessor mode.  <a href="group___s_c_i.html#ga60a28bc49f09a420938a4b0e08e044d6">More...</a><br /></td></tr>
<tr class="separator:ga60a28bc49f09a420938a4b0e08e044d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8a2395d0493a63b5e522985c0af4043"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaf8a2395d0493a63b5e522985c0af4043">SCI_setNumStopBits</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const <a class="el" href="group___s_c_i.html#ga80730a285903e56159a4ab343025b600">SCI_NumStopBits_e</a> numBits)</td></tr>
<tr class="memdesc:gaf8a2395d0493a63b5e522985c0af4043"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial communications interface (SCI) number of stop bits.  <a href="group___s_c_i.html#gaf8a2395d0493a63b5e522985c0af4043">More...</a><br /></td></tr>
<tr class="separator:gaf8a2395d0493a63b5e522985c0af4043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf671ebb59cbc31d3e37fd75b0e5c0c7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaf671ebb59cbc31d3e37fd75b0e5c0c7c">SCI_setPriority</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const <a class="el" href="group___s_c_i.html#ga1e0804f447333fc1bde41cc624893fbe">SCI_Priority_e</a> priority)</td></tr>
<tr class="memdesc:gaf671ebb59cbc31d3e37fd75b0e5c0c7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial communications interface (SCI) priority.  <a href="group___s_c_i.html#gaf671ebb59cbc31d3e37fd75b0e5c0c7c">More...</a><br /></td></tr>
<tr class="separator:gaf671ebb59cbc31d3e37fd75b0e5c0c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb41c5cd967fc1f24795929165c684"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga39cb41c5cd967fc1f24795929165c684">SCI_setParity</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const <a class="el" href="group___s_c_i.html#gafb1e05cacd94b9aa50ab61aa9d0c34b8">SCI_Parity_e</a> parity)</td></tr>
<tr class="memdesc:ga39cb41c5cd967fc1f24795929165c684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial communications interface (SCI) parity.  <a href="group___s_c_i.html#ga39cb41c5cd967fc1f24795929165c684">More...</a><br /></td></tr>
<tr class="separator:ga39cb41c5cd967fc1f24795929165c684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7819d46898ed405ca302646d6f456fbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga7819d46898ed405ca302646d6f456fbb">SCI_setTxDelay</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const uint_least8_t delay)</td></tr>
<tr class="memdesc:ga7819d46898ed405ca302646d6f456fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial communications interface (SCI) transmit delay.  <a href="group___s_c_i.html#ga7819d46898ed405ca302646d6f456fbb">More...</a><br /></td></tr>
<tr class="separator:ga7819d46898ed405ca302646d6f456fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d44818ca32f3f851044e1d7355f3b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga25d44818ca32f3f851044e1d7355f3b2">SCI_setTxFifoIntLevel</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const <a class="el" href="group___s_c_i.html#gad4d1d5508e6a568c857eae7a476d659b">SCI_FifoLevel_e</a> fifoLevel)</td></tr>
<tr class="memdesc:ga25d44818ca32f3f851044e1d7355f3b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial communications interface (SCI) transmit FIFO level for generating an interrupt.  <a href="group___s_c_i.html#ga25d44818ca32f3f851044e1d7355f3b2">More...</a><br /></td></tr>
<tr class="separator:ga25d44818ca32f3f851044e1d7355f3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7555790c88c8e18a1457ab29232f8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gaac7555790c88c8e18a1457ab29232f8b">SCI_setRxFifoIntLevel</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const <a class="el" href="group___s_c_i.html#gad4d1d5508e6a568c857eae7a476d659b">SCI_FifoLevel_e</a> fifoLevel)</td></tr>
<tr class="memdesc:gaac7555790c88c8e18a1457ab29232f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial communications interface (SCI) receive FIFO level for generating an interrupt.  <a href="group___s_c_i.html#gaac7555790c88c8e18a1457ab29232f8b">More...</a><br /></td></tr>
<tr class="separator:gaac7555790c88c8e18a1457ab29232f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8449f02e88ff4ec005a49ac389d8fe66"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#ga8449f02e88ff4ec005a49ac389d8fe66">SCI_txReady</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle)</td></tr>
<tr class="memdesc:ga8449f02e88ff4ec005a49ac389d8fe66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if the serial communications interface (SCI) is ready to transmit.  <a href="group___s_c_i.html#ga8449f02e88ff4ec005a49ac389d8fe66">More...</a><br /></td></tr>
<tr class="separator:ga8449f02e88ff4ec005a49ac389d8fe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29f29c698c7af56f977e63e8ecb4068"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_c_i.html#gae29f29c698c7af56f977e63e8ecb4068">SCI_write</a> (<a class="el" href="group___s_c_i.html#ga8c26ed800e5cd2e58fbdab8ab41919cc">SCI_Handle</a> sciHandle, const uint16_t data)</td></tr>
<tr class="memdesc:gae29f29c698c7af56f977e63e8ecb4068"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data to the serial communications interface (SCI)  <a href="group___s_c_i.html#gae29f29c698c7af56f977e63e8ecb4068">More...</a><br /></td></tr>
<tr class="separator:gae29f29c698c7af56f977e63e8ecb4068"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains public interface to various functions related to the serial communications interface (SCI) object. </p>
<p>(C) Copyright 2015, Texas Instruments, Inc. </p>

<p>Definition in file <a class="el" href="sci_8h_source.html">sci.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 8 2015 14:14:24 for MotorWare f2805x Driver API Documentation by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
