{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512314055686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512314055702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 20:44:15 2017 " "Processing started: Sun Dec 03 20:44:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512314055702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314055702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314055702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512314056077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512314056077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/fu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/fu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FU-behave " "Found design unit 1: FU-behave" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "1 FU " "Found entity 1: FU" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/components.vhd 27 13 " "Found 27 design units, including 13 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 265 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 324 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 381 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 412 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 counter-behave " "Found design unit 14: counter-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Found entity 13: counter" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512314068660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FU " "Elaborating entity \"FU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512314068691 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_memd FU.vhd(17) " "VHDL Process Statement warning at FU.vhd(17): inferring latch(es) for signal or variable \"mux_memd\", which holds its previous value in one or more paths through the process" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512314068691 "|FU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_op1 FU.vhd(17) " "VHDL Process Statement warning at FU.vhd(17): inferring latch(es) for signal or variable \"mux_op1\", which holds its previous value in one or more paths through the process" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512314068691 "|FU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_op2 FU.vhd(17) " "VHDL Process Statement warning at FU.vhd(17): inferring latch(es) for signal or variable \"mux_op2\", which holds its previous value in one or more paths through the process" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512314068691 "|FU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_d1 FU.vhd(17) " "VHDL Process Statement warning at FU.vhd(17): inferring latch(es) for signal or variable \"mux_d1\", which holds its previous value in one or more paths through the process" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512314068691 "|FU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_d2 FU.vhd(17) " "VHDL Process Statement warning at FU.vhd(17): inferring latch(es) for signal or variable \"mux_d2\", which holds its previous value in one or more paths through the process" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512314068691 "|FU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_dr FU.vhd(17) " "VHDL Process Statement warning at FU.vhd(17): inferring latch(es) for signal or variable \"mux_dr\", which holds its previous value in one or more paths through the process" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512314068691 "|FU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stall_bit FU.vhd(17) " "VHDL Process Statement warning at FU.vhd(17): inferring latch(es) for signal or variable \"stall_bit\", which holds its previous value in one or more paths through the process" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512314068691 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_bit FU.vhd(17) " "Inferred latch for \"stall_bit\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_dr FU.vhd(17) " "Inferred latch for \"mux_dr\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d2\[0\] FU.vhd(17) " "Inferred latch for \"mux_d2\[0\]\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d2\[1\] FU.vhd(17) " "Inferred latch for \"mux_d2\[1\]\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d1\[0\] FU.vhd(17) " "Inferred latch for \"mux_d1\[0\]\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d1\[1\] FU.vhd(17) " "Inferred latch for \"mux_d1\[1\]\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op2\[0\] FU.vhd(17) " "Inferred latch for \"mux_op2\[0\]\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op2\[1\] FU.vhd(17) " "Inferred latch for \"mux_op2\[1\]\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op1\[0\] FU.vhd(17) " "Inferred latch for \"mux_op1\[0\]\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op1\[1\] FU.vhd(17) " "Inferred latch for \"mux_op1\[1\]\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_memd FU.vhd(17) " "Inferred latch for \"mux_memd\" at FU.vhd(17)" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314068707 "|FU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_memd\$latch " "Latch mux_memd\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p3_valid " "Ports D and ENA on the latch are fed by the same signal p3_valid" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_dr\$latch " "Latch mux_dr\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p4_dest " "Ports D and ENA on the latch are fed by the same signal p4_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stall_bit\$latch " "Latch stall_bit\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p4_dest " "Ports D and ENA on the latch are fed by the same signal p4_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op1\[0\]\$latch " "Latch mux_op1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p3_dest " "Ports D and ENA on the latch are fed by the same signal p3_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op1\[1\]\$latch " "Latch mux_op1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p4_dest " "Ports D and ENA on the latch are fed by the same signal p4_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op2\[0\]\$latch " "Latch mux_op2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p3_dest " "Ports D and ENA on the latch are fed by the same signal p3_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op2\[1\]\$latch " "Latch mux_op2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p4_dest " "Ports D and ENA on the latch are fed by the same signal p4_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_d1\[0\]\$latch " "Latch mux_d1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p4_dest " "Ports D and ENA on the latch are fed by the same signal p4_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_d1\[1\]\$latch " "Latch mux_d1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p4_dest " "Ports D and ENA on the latch are fed by the same signal p4_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_d2\[0\]\$latch " "Latch mux_d2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p4_dest " "Ports D and ENA on the latch are fed by the same signal p4_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_d2\[1\]\$latch " "Latch mux_d2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p4_dest " "Ports D and ENA on the latch are fed by the same signal p4_dest" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512314069348 ""}  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512314069348 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512314069566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512314070269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512314070269 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p5_dest " "No output dependent on input pin \"p5_dest\"" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512314070363 "|FU|p5_dest"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flush_bit_pipe2 " "No output dependent on input pin \"flush_bit_pipe2\"" {  } { { "../FU.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512314070363 "|FU|flush_bit_pipe2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512314070363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512314070363 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512314070363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512314070363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512314070363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512314070410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 20:44:30 2017 " "Processing ended: Sun Dec 03 20:44:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512314070410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512314070410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512314070410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512314070410 ""}
