\hypertarget{stm32f4xx__hal__gpio_8h}{}\doxysection{inc/stm32f4xx\+\_\+hal\+\_\+gpio.h 文件参考}
\label{stm32f4xx__hal__gpio_8h}\index{inc/stm32f4xx\_hal\_gpio.h@{inc/stm32f4xx\_hal\_gpio.h}}


Header file of G\+P\+IO H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+gpio\+\_\+ex.\+h\char`\"{}}\newline
stm32f4xx\+\_\+hal\+\_\+gpio.\+h 的引用(Include)关系图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__gpio_8h__incl}
\end{center}
\end{figure}
此图展示该文件直接或间接的被哪些文件引用了\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=222pt]{stm32f4xx__hal__gpio_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{结构体}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga176efbf43a259b7bb0a85a47401505be}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+0}}~((uint16\+\_\+t)0x0001)  /$\ast$ Pin 0 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+1}}~((uint16\+\_\+t)0x0002)  /$\ast$ Pin 1 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+2}}~((uint16\+\_\+t)0x0004)  /$\ast$ Pin 2 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_gadcaf899c018a0dde572b5af783565c62}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+3}}~((uint16\+\_\+t)0x0008)  /$\ast$ Pin 3 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_gab3871e35868deecd260e586ad70d4b83}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+4}}~((uint16\+\_\+t)0x0010)  /$\ast$ Pin 4 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga01cc9ed93f6fd12fd3403362779aaa18}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+5}}~((uint16\+\_\+t)0x0020)  /$\ast$ Pin 5 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga9089f18f20ec88ee38ce6f27389e6d7e}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+6}}~((uint16\+\_\+t)0x0040)  /$\ast$ Pin 6 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga482cb86c2f036e630661a41e8986bcfe}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+7}}~((uint16\+\_\+t)0x0080)  /$\ast$ Pin 7 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+8}}~((uint16\+\_\+t)0x0100)  /$\ast$ Pin 8 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+9}}~((uint16\+\_\+t)0x0200)  /$\ast$ Pin 9 selected    $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+10}}~((uint16\+\_\+t)0x0400)  /$\ast$ Pin 10 selected   $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+11}}~((uint16\+\_\+t)0x0800)  /$\ast$ Pin 11 selected   $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga95f9ce5911fa8b209defb969db93ced3}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+12}}~((uint16\+\_\+t)0x1000)  /$\ast$ Pin 12 selected   $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga173023dced8f9692ade0f1176558ef70}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+13}}~((uint16\+\_\+t)0x2000)  /$\ast$ Pin 13 selected   $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+14}}~((uint16\+\_\+t)0x4000)  /$\ast$ Pin 14 selected   $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+15}}~((uint16\+\_\+t)0x8000)  /$\ast$ Pin 15 selected   $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_gac04170878de13aa9785f6bd666c9faa5}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+All}}~((uint16\+\_\+t)0x\+F\+F\+FF)  /$\ast$ All pins selected $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__pins__define_gab135afee57cdef0f647ab153f88b6d2f}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+M\+A\+SK}}~0x0000\+F\+F\+F\+FU /$\ast$ P\+IN mask for assert test $\ast$/
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_gaf40bec3146810028a84b628d37d3b391}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+P\+UT}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga1013838a64cec2f8c88f079c449d1982}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+PP}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga2f91757829f6e9505ec386b840941929}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+OD}}~0x00000011U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+PP}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga282b9fd37c8ef31daba314ffae6bf023}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+OD}}~0x00000012U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga7a04f9ab65ad572ad20791a35009220c}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+N\+A\+L\+OG}}~0x00000003U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga088659562e68426d9a72821ea4fd8d50}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+NG}}~0x10110000U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_gaa166210a6da3ac7e8d7504702520e522}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~0x10210000U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga0678e61090ed61e91a6496f22ddfb3d1}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~0x10310000U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga97d78b82ea178ff7a4c35aa60b4e9338}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+NG}}~0x10120000U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_gadbfa532b3566783ac6c0e07c2e0ffe5e}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~0x10220000U
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga1b760771297ed2fc55a6b13071188491}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~0x10320000U
\item 
\#define \mbox{\hyperlink{group__GPIO__speed__define_gab7916c4265bfa1b26a5205ea9c1caa4e}{G\+P\+I\+O\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+R\+E\+Q\+\_\+\+L\+OW}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__GPIO__speed__define_ga1724a25a9cf00ebf485daeb09cfa1e25}{G\+P\+I\+O\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+R\+E\+Q\+\_\+\+M\+E\+D\+I\+UM}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__GPIO__speed__define_gaef5898db71cdb957cd41f940b0087af8}{G\+P\+I\+O\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+R\+E\+Q\+\_\+\+H\+I\+GH}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group__GPIO__speed__define_ga1944cf10e2ab172810d38b681d40b771}{G\+P\+I\+O\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+R\+E\+Q\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+GH}}~0x00000003U
\item 
\#define \mbox{\hyperlink{group__GPIO__pull__define_ga5c2862579882c1cc64e36d38fbd07a4c}{G\+P\+I\+O\+\_\+\+N\+O\+P\+U\+LL}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__GPIO__pull__define_gae689bc8f5c42d6df7bd54a8dd372e072}{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+UP}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__GPIO__pull__define_ga75d958d0410c36da7f27d1f4f5c36c14}{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+D\+O\+WN}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group__GPIO__Exported__Macros_gaae18fc8d92ffa4df2172c78869e712fc}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$PR \& (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified E\+X\+TI line flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__Exported__Macros_ga2f28fc349d1812cdc55a77c68d2b278d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$PR = (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the E\+X\+TI\textquotesingle{}s line pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__Exported__Macros_ga27f0e1f6c38745169d74620f6a178a94}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+T\+\_\+\+IT}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$PR \& (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified E\+X\+TI line is asserted or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__Exported__Macros_ga2a086506eec826f49b200fba64beb9f1}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$PR = (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the E\+X\+TI\textquotesingle{}s line pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__Exported__Macros_gac50aef6881e1f76032941ead9c9bce61}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+W\+IT}}(\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+)~(E\+X\+TI-\/$>$S\+W\+I\+ER $\vert$= (\+\_\+\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Generates a Software interrupt on selected E\+X\+TI line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__Private__Macros_ga6da646a4924c5cfae3024c660476f26f}{I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+ON}}(A\+C\+T\+I\+ON)~(((A\+C\+T\+I\+ON) == \mbox{\hyperlink{group__GPIO__Exported__Types_gga5b3ef0486b179415581eb342e0ea6b43a90af2af95004ea61d76950ff3f2f6ec2}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+R\+E\+S\+ET}}) $\vert$$\vert$ ((A\+C\+T\+I\+ON) == \mbox{\hyperlink{group__GPIO__Exported__Types_gga5b3ef0486b179415581eb342e0ea6b43a746c062509db3ad1e47beed7527f9f8a}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+ET}}))
\item 
\#define \mbox{\hyperlink{group__GPIO__Private__Macros_gad6ec74e33360395535ad5d91ba6d4781}{I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+IN}}(P\+IN)~((((P\+IN) \& \mbox{\hyperlink{group__GPIO__pins__define_gab135afee57cdef0f647ab153f88b6d2f}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+M\+A\+SK}} ) != 0x00U) \&\& (((P\+IN) \& $\sim$\mbox{\hyperlink{group__GPIO__pins__define_gab135afee57cdef0f647ab153f88b6d2f}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+M\+A\+SK}}) == 0x00U))
\item 
\#define \mbox{\hyperlink{group__GPIO__Private__Macros_gacc5fde3eef57ec3c558c11d0011d900c}{I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+DE}}(M\+O\+DE)
\item 
\#define \mbox{\hyperlink{group__GPIO__Private__Macros_ga888e1f951df2fe9dbf827528051a3a56}{I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+S\+P\+E\+ED}}(S\+P\+E\+ED)
\item 
\#define \mbox{\hyperlink{group__GPIO__Private__Macros_ga1cb9706d23fb79584aae41e5e503f3cd}{I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+U\+LL}}(P\+U\+LL)
\end{DoxyCompactItemize}
\doxysubsection*{枚举}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__GPIO__Exported__Types_ga5b3ef0486b179415581eb342e0ea6b43}{G\+P\+I\+O\+\_\+\+Pin\+State}} \{ \mbox{\hyperlink{group__GPIO__Exported__Types_gga5b3ef0486b179415581eb342e0ea6b43a90af2af95004ea61d76950ff3f2f6ec2}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+R\+E\+S\+ET}} = 0, 
\mbox{\hyperlink{group__GPIO__Exported__Types_gga5b3ef0486b179415581eb342e0ea6b43a746c062509db3ad1e47beed7527f9f8a}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+ET}}
 \}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Bit S\+ET and Bit R\+E\+S\+ET enumeration \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__GPIO__Exported__Functions__Group1_ga41bda93b6dd639e4905fdb1454eff98e}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Init}} (G\+P\+I\+O\+\_\+\+Type\+Def $\ast$G\+P\+I\+Ox, \mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} $\ast$G\+P\+I\+O\+\_\+\+Init)
\item 
void \mbox{\hyperlink{group__GPIO__Exported__Functions__Group1_gafe9c756b5aa18961032a3f8aa572959b}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init}} (G\+P\+I\+O\+\_\+\+Type\+Def $\ast$G\+P\+I\+Ox, uint32\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
\mbox{\hyperlink{group__GPIO__Exported__Types_ga5b3ef0486b179415581eb342e0ea6b43}{G\+P\+I\+O\+\_\+\+Pin\+State}} \mbox{\hyperlink{group__GPIO__Exported__Functions__Group2_gaf2b819ea6551319ddd5670db318d2e4e}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Pin}} (G\+P\+I\+O\+\_\+\+Type\+Def $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
void \mbox{\hyperlink{group__GPIO__Exported__Functions__Group2_gaf4b97bdf533a02f51ef696d43b6da5c4}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Pin}} (G\+P\+I\+O\+\_\+\+Type\+Def $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin, \mbox{\hyperlink{group__GPIO__Exported__Types_ga5b3ef0486b179415581eb342e0ea6b43}{G\+P\+I\+O\+\_\+\+Pin\+State}} Pin\+State)
\item 
void \mbox{\hyperlink{group__GPIO__Exported__Functions__Group2_gaf5e0c89f752de5cdedcc30db068133f6}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Toggle\+Pin}} (G\+P\+I\+O\+\_\+\+Type\+Def $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__GPIO__Exported__Functions__Group2_gad03c868b4a4fb25883c1bb86d0c7e9ca}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+Lock\+Pin}} (G\+P\+I\+O\+\_\+\+Type\+Def $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
void \mbox{\hyperlink{group__GPIO__Exported__Functions__Group2_gaa5de1ec4ebdd47e3e2b786224adaa9d0}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+I\+R\+Q\+Handler}} (uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\item 
void \mbox{\hyperlink{group__GPIO__Exported__Functions__Group2_ga0cd91fd3a9608559c2a87a8ba6cba55f}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+E\+X\+T\+I\+\_\+\+Callback}} (uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Header file of G\+P\+IO H\+AL module. 

\begin{DoxyAuthor}{作者}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 