[
 {
  "InstFile" : "D:/Verilog/tang/serial test/src/top.v",
  "InstLine" : 9,
  "InstName" : "top_module",
  "ModuleFile" : "D:/Verilog/tang/serial test/src/top.v",
  "ModuleLine" : 9,
  "ModuleName" : "top_module"
 }
]