/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 15:18:03 2010
 *                 MD5 Checksum         bdf8d5080847df3bd92848d5b0a3a329
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_OOB_H__
#define BCHP_OOB_H__

/***************************************************************************
 *OOB - Out of Band Receiver Registers
 ***************************************************************************/
#define BCHP_OOB_REVID                           0x000a0000 /* Out-of-Band Macrocell Revision ID */
#define BCHP_OOB_CONFIG                          0x000a0004 /* Out-of-Band Configuration Register */
#define BCHP_OOB_IRQST                           0x000a0008 /* Out-of-Band Interrupt Status Register */
#define BCHP_OOB_RST                             0x000a000c /* Out-of-Band Reset Register */
#define BCHP_OOB_BYP                             0x000a0010 /* Out-of-Band Bypass Register */
#define BCHP_OOB_CTRL1                           0x000a0014 /* Out-of-Band Control1 Register */
#define BCHP_OOB_CTRL2                           0x000a0018 /* Out-of-Band Control2 Register */
#define BCHP_OOB_CTRL3                           0x000a001c /* Out-of-Band Control3 Register */
#define BCHP_OOB_CTRL4                           0x000a0020 /* Out-of-Band Control4 Register */
#define BCHP_OOB_CTRL5                           0x000a0024 /* Out-of-Band Control5 Register */
#define BCHP_OOB_CTRL6                           0x000a0028 /* Control6 Register */
#define BCHP_OOB_STF0                            0x000a002c /* Out-of-Band Store FFE Coefficient #0 (newest precursor) Register */
#define BCHP_OOB_STF1                            0x000a0030 /* Out-of-Band Store FFE Coefficient #1 (main tap) Register */
#define BCHP_OOB_LDF0                            0x000a0034 /* Out-of-Band Load FFE Coefficient #0 (newest precursor) Register */
#define BCHP_OOB_LDF1                            0x000a0038 /* Out-of-Band Load FFE Coefficient #1 (main tap) Register */
#define BCHP_OOB_STD0                            0x000a003c /* Out-of-Band Store DFE Coefficient #0 (first postcursor) Register */
#define BCHP_OOB_STD1                            0x000a0040 /* Out-of-Band Store DFE Coefficient #1 (second postcursor) Register */
#define BCHP_OOB_LDD0                            0x000a0044 /* Out-of-Band Load DFE Coefficient #0 (first postcursor) Register */
#define BCHP_OOB_LDD1                            0x000a0048 /* Out-of-Band Load DFE Coefficient #1 (second postcursor) Register */
#define BCHP_OOB_LDSFT                           0x000a004c /* Out-of-Band Load the Current Soft Decision Register */
#define BCHP_OOB_STSNRT                          0x000a0050 /* Out-of-Band Store QPSK SNR High/Low Threshold Value Register */
#define BCHP_OOB_STSNRE                          0x000a0054 /* Out-of-Band Store QPSK SNR Estimate Register */
#define BCHP_OOB_STSNRC                          0x000a0058 /* Out-of-Band Store QPSK SNR Control Value Register */
#define BCHP_OOB_LDSNRE                          0x000a005c /* Out-of-Band Load QPSK SNR Estimate Register */
#define BCHP_OOB_STATHR                          0x000a0060 /* Out-of-Band Store the AGC Loop Threshold Register */
#define BCHP_OOB_STABW                           0x000a0064 /* Out-of-Band Store the IF and Tuner AGC Loop Bandwidth Register */
#define BCHP_OOB_STAII                           0x000a0068 /* Out-of-Band Store the IF AGC Integrator Register */
#define BCHP_OOB_STAIT                           0x000a006c /* Out-of-Band Store the Tuner AGC Integrator Register */
#define BCHP_OOB_STAGI                           0x000a0070 /* Out-of-Band Store the IF AGC Gain Threshold Register (28 bits) */
#define BCHP_OOB_STAGT                           0x000a0074 /* Out-of-Band Store the Tuner AGC Gain Threshold Register (28 bits) */
#define BCHP_OOB_STADEL                          0x000a0078 /* Out-of-Band Store the General Purpose Delta-Sigma Gain Control Register */
#define BCHP_OOB_LDADSI                          0x000a007c /* Out-of-Band Load the AGC IF Loop Delta-Sigma Register */
#define BCHP_OOB_LDADST                          0x000a0080 /* Out-of-Band Load the AGC Tuner Loop Delta-Sigma Register */
#define BCHP_OOB_LDAII                           0x000a0084 /* Out-of-Band Load the IF AGC Integrator Content Register */
#define BCHP_OOB_LDALI                           0x000a0088 /* Out-of-Band Load the AGC Leaking Integrator Content Register */
#define BCHP_OOB_LDAIT                           0x000a008c /* Out-of-Band Load the Tuner AGC Integrator Content Register */
#define BCHP_OOB_LDAGI                           0x000a0090 /* Out-of-Band Load the IF AGC Gain Threshold Register (28 bits) */
#define BCHP_OOB_LDAGT                           0x000a0094 /* Out-of-Band Load the Tuner AGC Gain Threshold Register (28 bits) */
#define BCHP_OOB_LDADEL                          0x000a0098 /* Out-of-Band Load the General Purpose Delta-Sigma Gain Control Register */
#define BCHP_OOB_STBRLC                          0x000a009c /* Out-of-Band Store the Baud Recovery Loop Linear Coefficient Register */
#define BCHP_OOB_STBRIC                          0x000a00a0 /* Out-of-Band Store the Baud Recovery Loop Integrator Coefficient Register */
#define BCHP_OOB_STBRI                           0x000a00a4 /* Out-of-Band Store the Baud Recovery Loop Integrator Content Register */
#define BCHP_OOB_STBFOS                          0x000a00a8 /* Out-of-Band Store the Baud Recovery Loop Frequency Offset Register */
#define BCHP_OOB_STBEN                           0x000a00ac /* Out-of-Band Store the Baud Recovery Loop Enable Register */
#define BCHP_OOB_LDBRFO                          0x000a00b4 /* Out-of-Band Load the Baud Recovery Loop Filter Output Register */
#define BCHP_OOB_LDBNCO                          0x000a00b8 /* Out-of-Band Load the Baud Recovery Loop NCO Content Register */
#define BCHP_OOB_LDBRI                           0x000a00bc /* Out-of-Band Load the Baud Recovery Loop Integrator Content Register */
#define BCHP_OOB_STDRLC                          0x000a00c0 /* Out-of-Band Store Front Derotator Linear Filter Coefficient Register */
#define BCHP_OOB_STDRIC                          0x000a00c4 /* Out-of-Band Store Front Derotator Integrator Filter Coefficient Register */
#define BCHP_OOB_STDRI                           0x000a00c8 /* Out-of-Band Store Front Derotator Integrator Content Register */
#define BCHP_OOB_STDRSP                          0x000a00cc /* Out-of-Band Store Front Derotator Sweep Control Register */
#define BCHP_OOB_STDRPA                          0x000a00d0 /* Out-of-Band Store Front Derotator Phase Accumulator Content Register */
#define BCHP_OOB_STD2I                           0x000a00d4 /* Out-of-Band Store Back Derotator Integrator Content Register */
#define BCHP_OOB_STD2IC                          0x000a00d8 /* Out-of-Band Store Back Derotator Integrator Coefficient Register */
#define BCHP_OOB_STD2LC                          0x000a00dc /* Out-of-Band Store Back Derotator Linear Coefficient Register */
#define BCHP_OOB_STD2PA                          0x000a00e0 /* Out-of-Band Store Back Derotator Phase Accumulator Register */
#define BCHP_OOB_LDDRFO                          0x000a00e4 /* Out-of-Band Load Front Derotator Filter Output Register */
#define BCHP_OOB_LDDRPA                          0x000a00e8 /* Out-of-Band Load Front Derotator Phase Accumulator Content Register */
#define BCHP_OOB_LDDRI                           0x000a00ec /* Out-of-Band Load Front Derotator Integrator Content Register */
#define BCHP_OOB_LDD2FO                          0x000a00f0 /* Out-of-Band Load Back Derotator Filter Output Register */
#define BCHP_OOB_LDD2PA                          0x000a00f4 /* Out-of-Band Load Back Derotator Phase Accumulator Content Register */
#define BCHP_OOB_LDD2I                           0x000a00f8 /* Out-of-Band Load Back Derotator Integrator Content Register */
#define BCHP_OOB_STCLP                           0x000a0104 /* Out-of-Band Store ADC Clip Counter Value Register */
#define BCHP_OOB_LDCLP                           0x000a0110 /* Out-of-Band Load ADC Clip Counter Value Register */
#define BCHP_OOB_STLPST                          0x000a0114 /* Out-of-Band Store Test Values Register */
#define BCHP_OOB_STFECL                          0x000a0118 /* Out-of-Band Store FEC Lower Control Register */
#define BCHP_OOB_STFECH                          0x000a011c /* Out-of-Band Store FEC Upper Control Register */
#define BCHP_OOB_STIDLEC                         0x000a0120 /* Out-of-Band Store FEC IDLE Cell Count Register */
#define BCHP_OOB_STUERC                          0x000a0124 /* Out-of-Band Store FEC UER Counter Register */
#define BCHP_OOB_STATMC                          0x000a0128 /* Out-of-Band Store ATM_CELL_TOTAL_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_STRSB                           0x000a012c /* Out-of-Band Store RS_BYTE_CORRECTION_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_STHEC                           0x000a0130 /* Out-of-Band Store HEC_ERROR_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_STATML                          0x000a0134 /* Out-of-Band Store ATM_CELL_LOSS_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_STSL                            0x000a0138 /* Out-of-Band Store SL_ESF_CRC_ERROR_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_STSF                            0x000a013c /* Out-of-Band Store SF_ESF_TOTAL_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_STRXC                           0x000a0140 /* Out-of-Band Store Rx_CRC_ERROR_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_STPAR                           0x000a0144 /* Out-of-Band Store Mbit PARITY_ERROR_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_LDFECL                          0x000a0148 /* Out-of-Band Load FEC Lower Control Register */
#define BCHP_OOB_LDFECH                          0x000a014c /* Out-of-Band Store FEC Upper Control Register */
#define BCHP_OOB_LDIDLEC                         0x000a0150 /* Out-of-Band Load FEC IDLE Cell Count Register */
#define BCHP_OOB_LDUERC                          0x000a0154 /* Out-of-Band Load FEC UER Counter Register */
#define BCHP_OOB_LDATMC                          0x000a0158 /* Out-of-Band Load ATM_CELL_TOTAL_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_LDRSB                           0x000a015c /* Out-of-Band Load RS_BYTE_CORRECTION_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_LDHEC                           0x000a0160 /* Out-of-Band Load HEC_ERROR_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_LDATML                          0x000a0164 /* Out-of-Band Load ATM_CELL_LOSS_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_LDSL                            0x000a0168 /* Out-of-Band Load SL_ESF_CRC_ERROR_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_LDSF                            0x000a016c /* Out-of-Band Load SF_ESF_TOTAL_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_LDRXC                           0x000a0170 /* Out-of-Band Load Rx_CRC_ERROR_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_LDPAR                           0x000a0174 /* Out-of-Band Load Mbit PARITY_ERROR_COUNT Test Value Register (BCM_USE) */
#define BCHP_OOB_STBERTT                         0x000a0178 /* Out-of-Band Store On-Chip BERT Integration Period and Threshold Register */
#define BCHP_OOB_LDBERTT                         0x000a017c /* Out-of-Band Load On-Chip BERT Integration Period and Threshold Register */
#define BCHP_OOB_LDBERTC                         0x000a0180 /* Out-of-Band Load On-Chip BERT Error Counter Value Register */
#define BCHP_OOB_STDCC                           0x000a0184 /* Out-of-Band Store DC Canceller Integrator Value Register */
#define BCHP_OOB_LDDCC                           0x000a0188 /* Out-of-Band Load DC Canceller Integrator Value Register */
#define BCHP_OOB_STFLA                           0x000a018c /* Out-of-Band Store the 18-bit Lock Accumulator Register */
#define BCHP_OOB_STFLTH                          0x000a0190 /* Out-of-Band Store the 6-bit Lock Indicator Threshold1 and Threshold2 Values Register */
#define BCHP_OOB_LDFLA                           0x000a0194 /* Out-of-Band Load the 18-bit Lock Accumulator Register */
#define BCHP_OOB_IRQSTA2C                        0x000a0198 /* Out-of-Band IRQ to CPU Status Register */
#define BCHP_OOB_IRQSET2C                        0x000a019c /* Out-of-Band Set IRQ to CPU Register */
#define BCHP_OOB_IRQCLR2C                        0x000a01a0 /* Out-of-Band CLear IRQ to CPU Register */
#define BCHP_OOB_IRQMSK2C                        0x000a01a4 /* Out-of-Band IRQ to CPU Mask Register */
#define BCHP_OOB_IRQMST2C                        0x000a01a8 /* Out-of-Band IRQ to CPU Mask Set Register */
#define BCHP_OOB_IRQMCL2C                        0x000a01ac /* Out-of-Band IRQ to CPU Mask Clear Register */
#define BCHP_OOB_IRQSTA2P                        0x000a01b0 /* Out-of-Band IRQ to PCI Status Register */
#define BCHP_OOB_IRQSET2P                        0x000a01b4 /* Out-of-Band Set IRQ to PCI Register */
#define BCHP_OOB_IRQCLR2P                        0x000a01b8 /* Out-of-Band CLear IRQ to PCI Register */
#define BCHP_OOB_IRQMSK2P                        0x000a01bc /* Out-of-Band IRQ to PCI Mask Register */
#define BCHP_OOB_IRQMST2P                        0x000a01c0 /* Out-of-Band IRQ to PCI Mask Set Register */
#define BCHP_OOB_IRQMCL2P                        0x000a01c4 /* Out-of-Band IRQ to PCI Mask Clear Register */
#define BCHP_OOB_TEST_OUTPUT_CTRL                0x000a01c8 /* Out-of-Band output control for testing */
#define BCHP_OOB_TEST_FEC_OUT                    0x000a01cc /* Out-of-Band FEC output value for testing */
#define BCHP_OOB_TEST_FCW_OUT                    0x000a01d0 /* Out-of-Band FCW output value for testing */
#define BCHP_OOB_SERIAL_OUTPUT_CTRL              0x000a01d4 /* Out-of_Band Serial Output Control to XPT and POD */
#define BCHP_OOB_IRQSTA2A                        0x000a01d8 /* Out-of-Band IRQ to AP Status Register */
#define BCHP_OOB_IRQSET2A                        0x000a01dc /* Out-of-Band Set IRQ to AP Register */
#define BCHP_OOB_IRQCLR2A                        0x000a01e0 /* Out-of-Band CLear IRQ to AP Register */
#define BCHP_OOB_IRQMSK2A                        0x000a01e4 /* Out-of-Band IRQ to AP Mask Register */
#define BCHP_OOB_IRQMST2A                        0x000a01e8 /* Out-of-Band IRQ to AP Mask Set Register */
#define BCHP_OOB_IRQMCL2A                        0x000a01ec /* Out-of-Band IRQ to AP Mask Clear Register */
#define BCHP_OOB_FCW_SCALE                       0x000a01f0 /* Out-of-Band FCW Output Scaling */

/***************************************************************************
 *REVID - Out-of-Band Macrocell Revision ID
 ***************************************************************************/
/* OOB :: REVID :: reserved0 [31:16] */
#define BCHP_OOB_REVID_reserved0_MASK                              0xffff0000
#define BCHP_OOB_REVID_reserved0_SHIFT                             16

/* OOB :: REVID :: REVID [15:00] */
#define BCHP_OOB_REVID_REVID_MASK                                  0x0000ffff
#define BCHP_OOB_REVID_REVID_SHIFT                                 0

/***************************************************************************
 *CONFIG - Out-of-Band Configuration Register
 ***************************************************************************/
/* OOB :: CONFIG :: reserved0 [31:28] */
#define BCHP_OOB_CONFIG_reserved0_MASK                             0xf0000000
#define BCHP_OOB_CONFIG_reserved0_SHIFT                            28

/* OOB :: CONFIG :: RCVRBYP_EDGE [27:27] */
#define BCHP_OOB_CONFIG_RCVRBYP_EDGE_MASK                          0x08000000
#define BCHP_OOB_CONFIG_RCVRBYP_EDGE_SHIFT                         27

/* OOB :: CONFIG :: RCVRBYP_DSWAP [26:26] */
#define BCHP_OOB_CONFIG_RCVRBYP_DSWAP_MASK                         0x04000000
#define BCHP_OOB_CONFIG_RCVRBYP_DSWAP_SHIFT                        26

/* OOB :: CONFIG :: RCVRBYP_DINV [25:24] */
#define BCHP_OOB_CONFIG_RCVRBYP_DINV_MASK                          0x03000000
#define BCHP_OOB_CONFIG_RCVRBYP_DINV_SHIFT                         24

/* OOB :: CONFIG :: OB_CLK_SEL [23:23] */
#define BCHP_OOB_CONFIG_OB_CLK_SEL_MASK                            0x00800000
#define BCHP_OOB_CONFIG_OB_CLK_SEL_SHIFT                           23

/* OOB :: CONFIG :: US_CLK_DIV [22:20] */
#define BCHP_OOB_CONFIG_US_CLK_DIV_MASK                            0x00700000
#define BCHP_OOB_CONFIG_US_CLK_DIV_SHIFT                           20

/* OOB :: CONFIG :: reserved1 [19:17] */
#define BCHP_OOB_CONFIG_reserved1_MASK                             0x000e0000
#define BCHP_OOB_CONFIG_reserved1_SHIFT                            17

/* OOB :: CONFIG :: Posted_RW [16:16] */
#define BCHP_OOB_CONFIG_Posted_RW_MASK                             0x00010000
#define BCHP_OOB_CONFIG_Posted_RW_SHIFT                            16

/* OOB :: CONFIG :: reserved2 [15:09] */
#define BCHP_OOB_CONFIG_reserved2_MASK                             0x0000fe00
#define BCHP_OOB_CONFIG_reserved2_SHIFT                            9

/* OOB :: CONFIG :: W_DONE_M [08:08] */
#define BCHP_OOB_CONFIG_W_DONE_M_MASK                              0x00000100
#define BCHP_OOB_CONFIG_W_DONE_M_SHIFT                             8

/* OOB :: CONFIG :: R_DONE_M [07:07] */
#define BCHP_OOB_CONFIG_R_DONE_M_MASK                              0x00000080
#define BCHP_OOB_CONFIG_R_DONE_M_SHIFT                             7

/* OOB :: CONFIG :: DONE_M [06:06] */
#define BCHP_OOB_CONFIG_DONE_M_MASK                                0x00000040
#define BCHP_OOB_CONFIG_DONE_M_SHIFT                               6

/* OOB :: CONFIG :: FLI_IM [05:05] */
#define BCHP_OOB_CONFIG_FLI_IM_MASK                                0x00000020
#define BCHP_OOB_CONFIG_FLI_IM_SHIFT                               5

/* OOB :: CONFIG :: FLI_LM [04:04] */
#define BCHP_OOB_CONFIG_FLI_LM_MASK                                0x00000010
#define BCHP_OOB_CONFIG_FLI_LM_SHIFT                               4

/* OOB :: CONFIG :: FEC_IM [03:03] */
#define BCHP_OOB_CONFIG_FEC_IM_MASK                                0x00000008
#define BCHP_OOB_CONFIG_FEC_IM_SHIFT                               3

/* OOB :: CONFIG :: FEC_LM [02:02] */
#define BCHP_OOB_CONFIG_FEC_LM_MASK                                0x00000004
#define BCHP_OOB_CONFIG_FEC_LM_SHIFT                               2

/* OOB :: CONFIG :: SNR_IM [01:01] */
#define BCHP_OOB_CONFIG_SNR_IM_MASK                                0x00000002
#define BCHP_OOB_CONFIG_SNR_IM_SHIFT                               1

/* OOB :: CONFIG :: SNR_LM [00:00] */
#define BCHP_OOB_CONFIG_SNR_LM_MASK                                0x00000001
#define BCHP_OOB_CONFIG_SNR_LM_SHIFT                               0

/***************************************************************************
 *IRQST - Out-of-Band Interrupt Status Register
 ***************************************************************************/
/* OOB :: IRQST :: reserved0 [31:06] */
#define BCHP_OOB_IRQST_reserved0_MASK                              0xffffffc0
#define BCHP_OOB_IRQST_reserved0_SHIFT                             6

/* OOB :: IRQST :: FLI_IS [05:05] */
#define BCHP_OOB_IRQST_FLI_IS_MASK                                 0x00000020
#define BCHP_OOB_IRQST_FLI_IS_SHIFT                                5

/* OOB :: IRQST :: FLI_LS [04:04] */
#define BCHP_OOB_IRQST_FLI_LS_MASK                                 0x00000010
#define BCHP_OOB_IRQST_FLI_LS_SHIFT                                4

/* OOB :: IRQST :: FEC_IS [03:03] */
#define BCHP_OOB_IRQST_FEC_IS_MASK                                 0x00000008
#define BCHP_OOB_IRQST_FEC_IS_SHIFT                                3

/* OOB :: IRQST :: FEC_LS [02:02] */
#define BCHP_OOB_IRQST_FEC_LS_MASK                                 0x00000004
#define BCHP_OOB_IRQST_FEC_LS_SHIFT                                2

/* OOB :: IRQST :: SNR_IS [01:01] */
#define BCHP_OOB_IRQST_SNR_IS_MASK                                 0x00000002
#define BCHP_OOB_IRQST_SNR_IS_SHIFT                                1

/* OOB :: IRQST :: SNR_LS [00:00] */
#define BCHP_OOB_IRQST_SNR_LS_MASK                                 0x00000001
#define BCHP_OOB_IRQST_SNR_LS_SHIFT                                0

/***************************************************************************
 *RST - Out-of-Band Reset Register
 ***************************************************************************/
/* OOB :: RST :: reserved0 [31:01] */
#define BCHP_OOB_RST_reserved0_MASK                                0xfffffffe
#define BCHP_OOB_RST_reserved0_SHIFT                               1

/* OOB :: RST :: DAGC0 [00:00] */
#define BCHP_OOB_RST_DAGC0_MASK                                    0x00000001
#define BCHP_OOB_RST_DAGC0_SHIFT                                   0

/***************************************************************************
 *BYP - Out-of-Band Bypass Register
 ***************************************************************************/
/* OOB :: BYP :: reserved0 [31:02] */
#define BCHP_OOB_BYP_reserved0_MASK                                0xfffffffc
#define BCHP_OOB_BYP_reserved0_SHIFT                               2

/* OOB :: BYP :: ACI [01:01] */
#define BCHP_OOB_BYP_ACI_MASK                                      0x00000002
#define BCHP_OOB_BYP_ACI_SHIFT                                     1

/* OOB :: BYP :: DAGC0_LA [00:00] */
#define BCHP_OOB_BYP_DAGC0_LA_MASK                                 0x00000001
#define BCHP_OOB_BYP_DAGC0_LA_SHIFT                                0

/***************************************************************************
 *CTRL1 - Out-of-Band Control1 Register
 ***************************************************************************/
/* OOB :: CTRL1 :: SFTRST [31:31] */
#define BCHP_OOB_CTRL1_SFTRST_MASK                                 0x80000000
#define BCHP_OOB_CTRL1_SFTRST_SHIFT                                31

/* OOB :: CTRL1 :: FECRST [30:30] */
#define BCHP_OOB_CTRL1_FECRST_MASK                                 0x40000000
#define BCHP_OOB_CTRL1_FECRST_SHIFT                                30

/* OOB :: CTRL1 :: FFRST [29:29] */
#define BCHP_OOB_CTRL1_FFRST_MASK                                  0x20000000
#define BCHP_OOB_CTRL1_FFRST_SHIFT                                 29

/* OOB :: CTRL1 :: reserved0 [28:28] */
#define BCHP_OOB_CTRL1_reserved0_MASK                              0x10000000
#define BCHP_OOB_CTRL1_reserved0_SHIFT                             28

/* OOB :: CTRL1 :: SNRRST [27:27] */
#define BCHP_OOB_CTRL1_SNRRST_MASK                                 0x08000000
#define BCHP_OOB_CTRL1_SNRRST_SHIFT                                27

/* OOB :: CTRL1 :: DRLRST [26:26] */
#define BCHP_OOB_CTRL1_DRLRST_MASK                                 0x04000000
#define BCHP_OOB_CTRL1_DRLRST_SHIFT                                26

/* OOB :: CTRL1 :: BRLRST [25:25] */
#define BCHP_OOB_CTRL1_BRLRST_MASK                                 0x02000000
#define BCHP_OOB_CTRL1_BRLRST_SHIFT                                25

/* OOB :: CTRL1 :: AGLRST [24:24] */
#define BCHP_OOB_CTRL1_AGLRST_MASK                                 0x01000000
#define BCHP_OOB_CTRL1_AGLRST_SHIFT                                24

/* OOB :: CTRL1 :: DAGC0_FRZ [23:23] */
#define BCHP_OOB_CTRL1_DAGC0_FRZ_MASK                              0x00800000
#define BCHP_OOB_CTRL1_DAGC0_FRZ_SHIFT                             23

/* OOB :: CTRL1 :: FFRZR [22:22] */
#define BCHP_OOB_CTRL1_FFRZR_MASK                                  0x00400000
#define BCHP_OOB_CTRL1_FFRZR_SHIFT                                 22

/* OOB :: CTRL1 :: FFRZI [21:21] */
#define BCHP_OOB_CTRL1_FFRZI_MASK                                  0x00200000
#define BCHP_OOB_CTRL1_FFRZI_SHIFT                                 21

/* OOB :: CTRL1 :: FFRZ [20:20] */
#define BCHP_OOB_CTRL1_FFRZ_MASK                                   0x00100000
#define BCHP_OOB_CTRL1_FFRZ_SHIFT                                  20

/* OOB :: CTRL1 :: DFRZ [19:19] */
#define BCHP_OOB_CTRL1_DFRZ_MASK                                   0x00080000
#define BCHP_OOB_CTRL1_DFRZ_SHIFT                                  19

/* OOB :: CTRL1 :: DRLFRZ [18:18] */
#define BCHP_OOB_CTRL1_DRLFRZ_MASK                                 0x00040000
#define BCHP_OOB_CTRL1_DRLFRZ_SHIFT                                18

/* OOB :: CTRL1 :: BRLFRZ [17:17] */
#define BCHP_OOB_CTRL1_BRLFRZ_MASK                                 0x00020000
#define BCHP_OOB_CTRL1_BRLFRZ_SHIFT                                17

/* OOB :: CTRL1 :: AGLFRZ [16:16] */
#define BCHP_OOB_CTRL1_AGLFRZ_MASK                                 0x00010000
#define BCHP_OOB_CTRL1_AGLFRZ_SHIFT                                16

/* OOB :: CTRL1 :: NYQ_SEL [15:14] */
#define BCHP_OOB_CTRL1_NYQ_SEL_MASK                                0x0000c000
#define BCHP_OOB_CTRL1_NYQ_SEL_SHIFT                               14

/* OOB :: CTRL1 :: ACI_SEL [13:12] */
#define BCHP_OOB_CTRL1_ACI_SEL_MASK                                0x00003000
#define BCHP_OOB_CTRL1_ACI_SEL_SHIFT                               12

/* OOB :: CTRL1 :: FSTP [11:10] */
#define BCHP_OOB_CTRL1_FSTP_MASK                                   0x00000c00
#define BCHP_OOB_CTRL1_FSTP_SHIFT                                  10

/* OOB :: CTRL1 :: DSTP [09:08] */
#define BCHP_OOB_CTRL1_DSTP_MASK                                   0x00000300
#define BCHP_OOB_CTRL1_DSTP_SHIFT                                  8

/* OOB :: CTRL1 :: reserved1 [07:07] */
#define BCHP_OOB_CTRL1_reserved1_MASK                              0x00000080
#define BCHP_OOB_CTRL1_reserved1_SHIFT                             7

/* OOB :: CTRL1 :: VIDBYP [06:06] */
#define BCHP_OOB_CTRL1_VIDBYP_MASK                                 0x00000040
#define BCHP_OOB_CTRL1_VIDBYP_SHIFT                                6

/* OOB :: CTRL1 :: HBBYP [05:05] */
#define BCHP_OOB_CTRL1_HBBYP_MASK                                  0x00000020
#define BCHP_OOB_CTRL1_HBBYP_SHIFT                                 5

/* OOB :: CTRL1 :: NYQBP [04:04] */
#define BCHP_OOB_CTRL1_NYQBP_MASK                                  0x00000010
#define BCHP_OOB_CTRL1_NYQBP_SHIFT                                 4

/* OOB :: CTRL1 :: ADINV [03:03] */
#define BCHP_OOB_CTRL1_ADINV_MASK                                  0x00000008
#define BCHP_OOB_CTRL1_ADINV_SHIFT                                 3

/* OOB :: CTRL1 :: EQBYP [02:02] */
#define BCHP_OOB_CTRL1_EQBYP_MASK                                  0x00000004
#define BCHP_OOB_CTRL1_EQBYP_SHIFT                                 2

/* OOB :: CTRL1 :: DRBYP [01:01] */
#define BCHP_OOB_CTRL1_DRBYP_MASK                                  0x00000002
#define BCHP_OOB_CTRL1_DRBYP_SHIFT                                 1

/* OOB :: CTRL1 :: FILBYP [00:00] */
#define BCHP_OOB_CTRL1_FILBYP_MASK                                 0x00000001
#define BCHP_OOB_CTRL1_FILBYP_SHIFT                                0

/***************************************************************************
 *CTRL2 - Out-of-Band Control2 Register
 ***************************************************************************/
/* OOB :: CTRL2 :: reserved0 [31:24] */
#define BCHP_OOB_CTRL2_reserved0_MASK                              0xff000000
#define BCHP_OOB_CTRL2_reserved0_SHIFT                             24

/* OOB :: CTRL2 :: RTFMT [23:23] */
#define BCHP_OOB_CTRL2_RTFMT_MASK                                  0x00800000
#define BCHP_OOB_CTRL2_RTFMT_SHIFT                                 23

/* OOB :: CTRL2 :: RTS [22:20] */
#define BCHP_OOB_CTRL2_RTS_MASK                                    0x00700000
#define BCHP_OOB_CTRL2_RTS_SHIFT                                   20

/* OOB :: CTRL2 :: reserved1 [19:19] */
#define BCHP_OOB_CTRL2_reserved1_MASK                              0x00080000
#define BCHP_OOB_CTRL2_reserved1_SHIFT                             19

/* OOB :: CTRL2 :: OFMT [18:18] */
#define BCHP_OOB_CTRL2_OFMT_MASK                                   0x00040000
#define BCHP_OOB_CTRL2_OFMT_SHIFT                                  18

/* OOB :: CTRL2 :: IFMT [17:17] */
#define BCHP_OOB_CTRL2_IFMT_MASK                                   0x00020000
#define BCHP_OOB_CTRL2_IFMT_SHIFT                                  17

/* OOB :: CTRL2 :: ADB [16:16] */
#define BCHP_OOB_CTRL2_ADB_MASK                                    0x00010000
#define BCHP_OOB_CTRL2_ADB_SHIFT                                   16

/* OOB :: CTRL2 :: GATECK [15:15] */
#define BCHP_OOB_CTRL2_GATECK_MASK                                 0x00008000
#define BCHP_OOB_CTRL2_GATECK_SHIFT                                15

/* OOB :: CTRL2 :: INVCK [14:14] */
#define BCHP_OOB_CTRL2_INVCK_MASK                                  0x00004000
#define BCHP_OOB_CTRL2_INVCK_SHIFT                                 14

/* OOB :: CTRL2 :: reserved2 [13:11] */
#define BCHP_OOB_CTRL2_reserved2_MASK                              0x00003800
#define BCHP_OOB_CTRL2_reserved2_SHIFT                             11

/* OOB :: CTRL2 :: CNTTST [10:10] */
#define BCHP_OOB_CTRL2_CNTTST_MASK                                 0x00000400
#define BCHP_OOB_CTRL2_CNTTST_SHIFT                                10

/* OOB :: CTRL2 :: MAIN [09:09] */
#define BCHP_OOB_CTRL2_MAIN_MASK                                   0x00000200
#define BCHP_OOB_CTRL2_MAIN_SHIFT                                  9

/* OOB :: CTRL2 :: reserved3 [08:07] */
#define BCHP_OOB_CTRL2_reserved3_MASK                              0x00000180
#define BCHP_OOB_CTRL2_reserved3_SHIFT                             7

/* OOB :: CTRL2 :: DVCOUT [06:06] */
#define BCHP_OOB_CTRL2_DVCOUT_MASK                                 0x00000040
#define BCHP_OOB_CTRL2_DVCOUT_SHIFT                                6

/* OOB :: CTRL2 :: DVCON [05:05] */
#define BCHP_OOB_CTRL2_DVCON_MASK                                  0x00000020
#define BCHP_OOB_CTRL2_DVCON_SHIFT                                 5

/* OOB :: CTRL2 :: OBPWR [04:04] */
#define BCHP_OOB_CTRL2_OBPWR_MASK                                  0x00000010
#define BCHP_OOB_CTRL2_OBPWR_SHIFT                                 4

/* OOB :: CTRL2 :: TST_SEL [03:02] */
#define BCHP_OOB_CTRL2_TST_SEL_MASK                                0x0000000c
#define BCHP_OOB_CTRL2_TST_SEL_SHIFT                               2

/* OOB :: CTRL2 :: OBBYP [01:01] */
#define BCHP_OOB_CTRL2_OBBYP_MASK                                  0x00000002
#define BCHP_OOB_CTRL2_OBBYP_SHIFT                                 1

/* OOB :: CTRL2 :: RSFS [00:00] */
#define BCHP_OOB_CTRL2_RSFS_MASK                                   0x00000001
#define BCHP_OOB_CTRL2_RSFS_SHIFT                                  0

/***************************************************************************
 *CTRL3 - Out-of-Band Control3 Register
 ***************************************************************************/
/* OOB :: CTRL3 :: RCVSEL [31:31] */
#define BCHP_OOB_CTRL3_RCVSEL_MASK                                 0x80000000
#define BCHP_OOB_CTRL3_RCVSEL_SHIFT                                31

/* OOB :: CTRL3 :: BERINV [30:30] */
#define BCHP_OOB_CTRL3_BERINV_MASK                                 0x40000000
#define BCHP_OOB_CTRL3_BERINV_SHIFT                                30

/* OOB :: CTRL3 :: BERSRC [29:28] */
#define BCHP_OOB_CTRL3_BERSRC_MASK                                 0x30000000
#define BCHP_OOB_CTRL3_BERSRC_SHIFT                                28

/* OOB :: CTRL3 :: BERPSV [27:27] */
#define BCHP_OOB_CTRL3_BERPSV_MASK                                 0x08000000
#define BCHP_OOB_CTRL3_BERPSV_SHIFT                                27

/* OOB :: CTRL3 :: BERMOD [26:26] */
#define BCHP_OOB_CTRL3_BERMOD_MASK                                 0x04000000
#define BCHP_OOB_CTRL3_BERMOD_SHIFT                                26

/* OOB :: CTRL3 :: BERCEN [25:25] */
#define BCHP_OOB_CTRL3_BERCEN_MASK                                 0x02000000
#define BCHP_OOB_CTRL3_BERCEN_SHIFT                                25

/* OOB :: CTRL3 :: BERSEQ [24:24] */
#define BCHP_OOB_CTRL3_BERSEQ_MASK                                 0x01000000
#define BCHP_OOB_CTRL3_BERSEQ_SHIFT                                24

/* OOB :: CTRL3 :: BERDLYDIS [23:23] */
#define BCHP_OOB_CTRL3_BERDLYDIS_MASK                              0x00800000
#define BCHP_OOB_CTRL3_BERDLYDIS_SHIFT                             23

/* OOB :: CTRL3 :: reserved0 [22:20] */
#define BCHP_OOB_CTRL3_reserved0_MASK                              0x00700000
#define BCHP_OOB_CTRL3_reserved0_SHIFT                             20

/* OOB :: CTRL3 :: BERSYN [19:19] */
#define BCHP_OOB_CTRL3_BERSYN_MASK                                 0x00080000
#define BCHP_OOB_CTRL3_BERSYN_SHIFT                                19

/* OOB :: CTRL3 :: BERROT [18:16] */
#define BCHP_OOB_CTRL3_BERROT_MASK                                 0x00070000
#define BCHP_OOB_CTRL3_BERROT_SHIFT                                16

/* OOB :: CTRL3 :: RSVD1 [15:15] */
#define BCHP_OOB_CTRL3_RSVD1_MASK                                  0x00008000
#define BCHP_OOB_CTRL3_RSVD1_SHIFT                                 15

/* OOB :: CTRL3 :: ENCLP [14:14] */
#define BCHP_OOB_CTRL3_ENCLP_MASK                                  0x00004000
#define BCHP_OOB_CTRL3_ENCLP_SHIFT                                 14

/* OOB :: CTRL3 :: GAIN0 [13:12] */
#define BCHP_OOB_CTRL3_GAIN0_MASK                                  0x00003000
#define BCHP_OOB_CTRL3_GAIN0_SHIFT                                 12

/* OOB :: CTRL3 :: DCCBW [11:10] */
#define BCHP_OOB_CTRL3_DCCBW_MASK                                  0x00000c00
#define BCHP_OOB_CTRL3_DCCBW_SHIFT                                 10

/* OOB :: CTRL3 :: DCCBYP [09:09] */
#define BCHP_OOB_CTRL3_DCCBYP_MASK                                 0x00000200
#define BCHP_OOB_CTRL3_DCCBYP_SHIFT                                9

/* OOB :: CTRL3 :: DCCFRZ [08:08] */
#define BCHP_OOB_CTRL3_DCCFRZ_MASK                                 0x00000100
#define BCHP_OOB_CTRL3_DCCFRZ_SHIFT                                8

/* OOB :: CTRL3 :: AGCDT [07:07] */
#define BCHP_OOB_CTRL3_AGCDT_MASK                                  0x00000080
#define BCHP_OOB_CTRL3_AGCDT_SHIFT                                 7

/* OOB :: CTRL3 :: AGCIT [06:06] */
#define BCHP_OOB_CTRL3_AGCIT_MASK                                  0x00000040
#define BCHP_OOB_CTRL3_AGCIT_SHIFT                                 6

/* OOB :: CTRL3 :: AGCDIS [05:05] */
#define BCHP_OOB_CTRL3_AGCDIS_MASK                                 0x00000020
#define BCHP_OOB_CTRL3_AGCDIS_SHIFT                                5

/* OOB :: CTRL3 :: AGCOD [04:04] */
#define BCHP_OOB_CTRL3_AGCOD_MASK                                  0x00000010
#define BCHP_OOB_CTRL3_AGCOD_SHIFT                                 4

/* OOB :: CTRL3 :: AGTPOS [03:03] */
#define BCHP_OOB_CTRL3_AGTPOS_MASK                                 0x00000008
#define BCHP_OOB_CTRL3_AGTPOS_SHIFT                                3

/* OOB :: CTRL3 :: AGF [02:02] */
#define BCHP_OOB_CTRL3_AGF_MASK                                    0x00000004
#define BCHP_OOB_CTRL3_AGF_SHIFT                                   2

/* OOB :: CTRL3 :: AGTZ [01:01] */
#define BCHP_OOB_CTRL3_AGTZ_MASK                                   0x00000002
#define BCHP_OOB_CTRL3_AGTZ_SHIFT                                  1

/* OOB :: CTRL3 :: AGIZ [00:00] */
#define BCHP_OOB_CTRL3_AGIZ_MASK                                   0x00000001
#define BCHP_OOB_CTRL3_AGIZ_SHIFT                                  0

/***************************************************************************
 *CTRL4 - Out-of-Band Control4 Register
 ***************************************************************************/
/* OOB :: CTRL4 :: RSVD2 [31:31] */
#define BCHP_OOB_CTRL4_RSVD2_MASK                                  0x80000000
#define BCHP_OOB_CTRL4_RSVD2_SHIFT                                 31

/* OOB :: CTRL4 :: reserved0 [30:29] */
#define BCHP_OOB_CTRL4_reserved0_MASK                              0x60000000
#define BCHP_OOB_CTRL4_reserved0_SHIFT                             29

/* OOB :: CTRL4 :: INVBCK [28:28] */
#define BCHP_OOB_CTRL4_INVBCK_MASK                                 0x10000000
#define BCHP_OOB_CTRL4_INVBCK_SHIFT                                28

/* OOB :: CTRL4 :: reserved1 [27:24] */
#define BCHP_OOB_CTRL4_reserved1_MASK                              0x0f000000
#define BCHP_OOB_CTRL4_reserved1_SHIFT                             24

/* OOB :: CTRL4 :: RSVD3 [23:20] */
#define BCHP_OOB_CTRL4_RSVD3_MASK                                  0x00f00000
#define BCHP_OOB_CTRL4_RSVD3_SHIFT                                 20

/* OOB :: CTRL4 :: DRBW [19:19] */
#define BCHP_OOB_CTRL4_DRBW_MASK                                   0x00080000
#define BCHP_OOB_CTRL4_DRBW_SHIFT                                  19

/* OOB :: CTRL4 :: D2LEAK [18:18] */
#define BCHP_OOB_CTRL4_D2LEAK_MASK                                 0x00040000
#define BCHP_OOB_CTRL4_D2LEAK_SHIFT                                18

/* OOB :: CTRL4 :: DR2BYP [17:17] */
#define BCHP_OOB_CTRL4_DR2BYP_MASK                                 0x00020000
#define BCHP_OOB_CTRL4_DR2BYP_SHIFT                                17

/* OOB :: CTRL4 :: DR2FRZ [16:16] */
#define BCHP_OOB_CTRL4_DR2FRZ_MASK                                 0x00010000
#define BCHP_OOB_CTRL4_DR2FRZ_SHIFT                                16

/* OOB :: CTRL4 :: reserved2 [15:12] */
#define BCHP_OOB_CTRL4_reserved2_MASK                              0x0000f000
#define BCHP_OOB_CTRL4_reserved2_SHIFT                             12

/* OOB :: CTRL4 :: FLSTS [11:11] */
#define BCHP_OOB_CTRL4_FLSTS_MASK                                  0x00000800
#define BCHP_OOB_CTRL4_FLSTS_SHIFT                                 11

/* OOB :: CTRL4 :: FLEN [10:10] */
#define BCHP_OOB_CTRL4_FLEN_MASK                                   0x00000400
#define BCHP_OOB_CTRL4_FLEN_SHIFT                                  10

/* OOB :: CTRL4 :: FLTC [09:08] */
#define BCHP_OOB_CTRL4_FLTC_MASK                                   0x00000300
#define BCHP_OOB_CTRL4_FLTC_SHIFT                                  8

/* OOB :: CTRL4 :: reserved3 [07:03] */
#define BCHP_OOB_CTRL4_reserved3_MASK                              0x000000f8
#define BCHP_OOB_CTRL4_reserved3_SHIFT                             3

/* OOB :: CTRL4 :: DR2RST [02:02] */
#define BCHP_OOB_CTRL4_DR2RST_MASK                                 0x00000004
#define BCHP_OOB_CTRL4_DR2RST_SHIFT                                2

/* OOB :: CTRL4 :: FLIRST [01:01] */
#define BCHP_OOB_CTRL4_FLIRST_MASK                                 0x00000002
#define BCHP_OOB_CTRL4_FLIRST_SHIFT                                1

/* OOB :: CTRL4 :: DCCRST [00:00] */
#define BCHP_OOB_CTRL4_DCCRST_MASK                                 0x00000001
#define BCHP_OOB_CTRL4_DCCRST_SHIFT                                0

/***************************************************************************
 *CTRL5 - Out-of-Band Control5 Register
 ***************************************************************************/
/* OOB :: CTRL5 :: GAIN1 [31:30] */
#define BCHP_OOB_CTRL5_GAIN1_MASK                                  0xc0000000
#define BCHP_OOB_CTRL5_GAIN1_SHIFT                                 30

/* OOB :: CTRL5 :: GAIN2 [29:28] */
#define BCHP_OOB_CTRL5_GAIN2_MASK                                  0x30000000
#define BCHP_OOB_CTRL5_GAIN2_SHIFT                                 28

/* OOB :: CTRL5 :: RSCNT [27:27] */
#define BCHP_OOB_CTRL5_RSCNT_MASK                                  0x08000000
#define BCHP_OOB_CTRL5_RSCNT_SHIFT                                 27

/* OOB :: CTRL5 :: INVRCK [26:26] */
#define BCHP_OOB_CTRL5_INVRCK_MASK                                 0x04000000
#define BCHP_OOB_CTRL5_INVRCK_SHIFT                                26

/* OOB :: CTRL5 :: PSVSEL [25:25] */
#define BCHP_OOB_CTRL5_PSVSEL_MASK                                 0x02000000
#define BCHP_OOB_CTRL5_PSVSEL_SHIFT                                25

/* OOB :: CTRL5 :: FECBYP [24:24] */
#define BCHP_OOB_CTRL5_FECBYP_MASK                                 0x01000000
#define BCHP_OOB_CTRL5_FECBYP_SHIFT                                24

/* OOB :: CTRL5 :: PGACKINV [23:23] */
#define BCHP_OOB_CTRL5_PGACKINV_MASK                               0x00800000
#define BCHP_OOB_CTRL5_PGACKINV_SHIFT                              23

/* OOB :: CTRL5 :: PGABYP [22:22] */
#define BCHP_OOB_CTRL5_PGABYP_MASK                                 0x00400000
#define BCHP_OOB_CTRL5_PGABYP_SHIFT                                22

/* OOB :: CTRL5 :: PGAGAIN [21:16] */
#define BCHP_OOB_CTRL5_PGAGAIN_MASK                                0x003f0000
#define BCHP_OOB_CTRL5_PGAGAIN_SHIFT                               16

/* OOB :: CTRL5 :: reserved0 [15:04] */
#define BCHP_OOB_CTRL5_reserved0_MASK                              0x0000fff0
#define BCHP_OOB_CTRL5_reserved0_SHIFT                             4

/* OOB :: CTRL5 :: RSVD7 [03:02] */
#define BCHP_OOB_CTRL5_RSVD7_MASK                                  0x0000000c
#define BCHP_OOB_CTRL5_RSVD7_SHIFT                                 2

/* OOB :: CTRL5 :: reserved1 [01:00] */
#define BCHP_OOB_CTRL5_reserved1_MASK                              0x00000003
#define BCHP_OOB_CTRL5_reserved1_SHIFT                             0

/***************************************************************************
 *CTRL6 - Control6 Register
 ***************************************************************************/
/* OOB :: CTRL6 :: DAGC0_LA_BETA [31:28] */
#define BCHP_OOB_CTRL6_DAGC0_LA_BETA_MASK                          0xf0000000
#define BCHP_OOB_CTRL6_DAGC0_LA_BETA_SHIFT                         28

/* OOB :: CTRL6 :: DAGC0_K [27:23] */
#define BCHP_OOB_CTRL6_DAGC0_K_MASK                                0x0f800000
#define BCHP_OOB_CTRL6_DAGC0_K_SHIFT                               23

/* OOB :: CTRL6 :: DAGC0_THRESH [22:08] */
#define BCHP_OOB_CTRL6_DAGC0_THRESH_MASK                           0x007fff00
#define BCHP_OOB_CTRL6_DAGC0_THRESH_SHIFT                          8

/* OOB :: CTRL6 :: RSVD7 [07:06] */
#define BCHP_OOB_CTRL6_RSVD7_MASK                                  0x000000c0
#define BCHP_OOB_CTRL6_RSVD7_SHIFT                                 6

/* OOB :: CTRL6 :: DIAG [05:04] */
#define BCHP_OOB_CTRL6_DIAG_MASK                                   0x00000030
#define BCHP_OOB_CTRL6_DIAG_SHIFT                                  4

/* OOB :: CTRL6 :: reserved0 [03:02] */
#define BCHP_OOB_CTRL6_reserved0_MASK                              0x0000000c
#define BCHP_OOB_CTRL6_reserved0_SHIFT                             2

/* OOB :: CTRL6 :: DLYFECIN [01:01] */
#define BCHP_OOB_CTRL6_DLYFECIN_MASK                               0x00000002
#define BCHP_OOB_CTRL6_DLYFECIN_SHIFT                              1

/* OOB :: CTRL6 :: ECCRCLR [00:00] */
#define BCHP_OOB_CTRL6_ECCRCLR_MASK                                0x00000001
#define BCHP_OOB_CTRL6_ECCRCLR_SHIFT                               0

/***************************************************************************
 *STF0 - Out-of-Band Store FFE Coefficient #0 (newest precursor) Register
 ***************************************************************************/
/* OOB :: STF0 :: OOB_STF0_0 [31:24] */
#define BCHP_OOB_STF0_OOB_STF0_0_MASK                              0xff000000
#define BCHP_OOB_STF0_OOB_STF0_0_SHIFT                             24

/* OOB :: STF0 :: reserved0 [23:20] */
#define BCHP_OOB_STF0_reserved0_MASK                               0x00f00000
#define BCHP_OOB_STF0_reserved0_SHIFT                              20

/* OOB :: STF0 :: OOB_STF0_1 [19:16] */
#define BCHP_OOB_STF0_OOB_STF0_1_MASK                              0x000f0000
#define BCHP_OOB_STF0_OOB_STF0_1_SHIFT                             16

/* OOB :: STF0 :: OOB_STF0_2 [15:08] */
#define BCHP_OOB_STF0_OOB_STF0_2_MASK                              0x0000ff00
#define BCHP_OOB_STF0_OOB_STF0_2_SHIFT                             8

/* OOB :: STF0 :: reserved1 [07:04] */
#define BCHP_OOB_STF0_reserved1_MASK                               0x000000f0
#define BCHP_OOB_STF0_reserved1_SHIFT                              4

/* OOB :: STF0 :: OOB_STF0_3 [03:00] */
#define BCHP_OOB_STF0_OOB_STF0_3_MASK                              0x0000000f
#define BCHP_OOB_STF0_OOB_STF0_3_SHIFT                             0

/***************************************************************************
 *STF1 - Out-of-Band Store FFE Coefficient #1 (main tap) Register
 ***************************************************************************/
/* OOB :: STF1 :: OOB_STF1_0 [31:24] */
#define BCHP_OOB_STF1_OOB_STF1_0_MASK                              0xff000000
#define BCHP_OOB_STF1_OOB_STF1_0_SHIFT                             24

/* OOB :: STF1 :: reserved0 [23:20] */
#define BCHP_OOB_STF1_reserved0_MASK                               0x00f00000
#define BCHP_OOB_STF1_reserved0_SHIFT                              20

/* OOB :: STF1 :: OOB_STF1_1 [19:16] */
#define BCHP_OOB_STF1_OOB_STF1_1_MASK                              0x000f0000
#define BCHP_OOB_STF1_OOB_STF1_1_SHIFT                             16

/* OOB :: STF1 :: OOB_STF1_2 [15:08] */
#define BCHP_OOB_STF1_OOB_STF1_2_MASK                              0x0000ff00
#define BCHP_OOB_STF1_OOB_STF1_2_SHIFT                             8

/* OOB :: STF1 :: reserved1 [07:04] */
#define BCHP_OOB_STF1_reserved1_MASK                               0x000000f0
#define BCHP_OOB_STF1_reserved1_SHIFT                              4

/* OOB :: STF1 :: OOB_STF1_3 [03:00] */
#define BCHP_OOB_STF1_OOB_STF1_3_MASK                              0x0000000f
#define BCHP_OOB_STF1_OOB_STF1_3_SHIFT                             0

/***************************************************************************
 *LDF0 - Out-of-Band Load FFE Coefficient #0 (newest precursor) Register
 ***************************************************************************/
/* OOB :: LDF0 :: OOB_LDF0_0 [31:24] */
#define BCHP_OOB_LDF0_OOB_LDF0_0_MASK                              0xff000000
#define BCHP_OOB_LDF0_OOB_LDF0_0_SHIFT                             24

/* OOB :: LDF0 :: reserved0 [23:20] */
#define BCHP_OOB_LDF0_reserved0_MASK                               0x00f00000
#define BCHP_OOB_LDF0_reserved0_SHIFT                              20

/* OOB :: LDF0 :: OOB_LDF0_1 [19:16] */
#define BCHP_OOB_LDF0_OOB_LDF0_1_MASK                              0x000f0000
#define BCHP_OOB_LDF0_OOB_LDF0_1_SHIFT                             16

/* OOB :: LDF0 :: OOB_LDF0_2 [15:08] */
#define BCHP_OOB_LDF0_OOB_LDF0_2_MASK                              0x0000ff00
#define BCHP_OOB_LDF0_OOB_LDF0_2_SHIFT                             8

/* OOB :: LDF0 :: reserved1 [07:04] */
#define BCHP_OOB_LDF0_reserved1_MASK                               0x000000f0
#define BCHP_OOB_LDF0_reserved1_SHIFT                              4

/* OOB :: LDF0 :: OOB_LDF0_3 [03:00] */
#define BCHP_OOB_LDF0_OOB_LDF0_3_MASK                              0x0000000f
#define BCHP_OOB_LDF0_OOB_LDF0_3_SHIFT                             0

/***************************************************************************
 *LDF1 - Out-of-Band Load FFE Coefficient #1 (main tap) Register
 ***************************************************************************/
/* OOB :: LDF1 :: OOB_LDF1_0 [31:24] */
#define BCHP_OOB_LDF1_OOB_LDF1_0_MASK                              0xff000000
#define BCHP_OOB_LDF1_OOB_LDF1_0_SHIFT                             24

/* OOB :: LDF1 :: reserved0 [23:20] */
#define BCHP_OOB_LDF1_reserved0_MASK                               0x00f00000
#define BCHP_OOB_LDF1_reserved0_SHIFT                              20

/* OOB :: LDF1 :: OOB_LDF1_1 [19:16] */
#define BCHP_OOB_LDF1_OOB_LDF1_1_MASK                              0x000f0000
#define BCHP_OOB_LDF1_OOB_LDF1_1_SHIFT                             16

/* OOB :: LDF1 :: OOB_LDF1_2 [15:08] */
#define BCHP_OOB_LDF1_OOB_LDF1_2_MASK                              0x0000ff00
#define BCHP_OOB_LDF1_OOB_LDF1_2_SHIFT                             8

/* OOB :: LDF1 :: reserved1 [07:04] */
#define BCHP_OOB_LDF1_reserved1_MASK                               0x000000f0
#define BCHP_OOB_LDF1_reserved1_SHIFT                              4

/* OOB :: LDF1 :: OOB_LDF1_3 [03:00] */
#define BCHP_OOB_LDF1_OOB_LDF1_3_MASK                              0x0000000f
#define BCHP_OOB_LDF1_OOB_LDF1_3_SHIFT                             0

/***************************************************************************
 *STD0 - Out-of-Band Store DFE Coefficient #0 (first postcursor) Register
 ***************************************************************************/
/* OOB :: STD0 :: OOB_STD0_0 [31:24] */
#define BCHP_OOB_STD0_OOB_STD0_0_MASK                              0xff000000
#define BCHP_OOB_STD0_OOB_STD0_0_SHIFT                             24

/* OOB :: STD0 :: reserved0 [23:20] */
#define BCHP_OOB_STD0_reserved0_MASK                               0x00f00000
#define BCHP_OOB_STD0_reserved0_SHIFT                              20

/* OOB :: STD0 :: OOB_STD0_1 [19:16] */
#define BCHP_OOB_STD0_OOB_STD0_1_MASK                              0x000f0000
#define BCHP_OOB_STD0_OOB_STD0_1_SHIFT                             16

/* OOB :: STD0 :: OOB_STD0_2 [15:08] */
#define BCHP_OOB_STD0_OOB_STD0_2_MASK                              0x0000ff00
#define BCHP_OOB_STD0_OOB_STD0_2_SHIFT                             8

/* OOB :: STD0 :: reserved1 [07:04] */
#define BCHP_OOB_STD0_reserved1_MASK                               0x000000f0
#define BCHP_OOB_STD0_reserved1_SHIFT                              4

/* OOB :: STD0 :: OOB_STD0_3 [03:00] */
#define BCHP_OOB_STD0_OOB_STD0_3_MASK                              0x0000000f
#define BCHP_OOB_STD0_OOB_STD0_3_SHIFT                             0

/***************************************************************************
 *STD1 - Out-of-Band Store DFE Coefficient #1 (second postcursor) Register
 ***************************************************************************/
/* OOB :: STD1 :: OOB_STD1_0 [31:24] */
#define BCHP_OOB_STD1_OOB_STD1_0_MASK                              0xff000000
#define BCHP_OOB_STD1_OOB_STD1_0_SHIFT                             24

/* OOB :: STD1 :: reserved0 [23:20] */
#define BCHP_OOB_STD1_reserved0_MASK                               0x00f00000
#define BCHP_OOB_STD1_reserved0_SHIFT                              20

/* OOB :: STD1 :: OOB_STD1_1 [19:16] */
#define BCHP_OOB_STD1_OOB_STD1_1_MASK                              0x000f0000
#define BCHP_OOB_STD1_OOB_STD1_1_SHIFT                             16

/* OOB :: STD1 :: OOB_STD1_2 [15:08] */
#define BCHP_OOB_STD1_OOB_STD1_2_MASK                              0x0000ff00
#define BCHP_OOB_STD1_OOB_STD1_2_SHIFT                             8

/* OOB :: STD1 :: reserved1 [07:04] */
#define BCHP_OOB_STD1_reserved1_MASK                               0x000000f0
#define BCHP_OOB_STD1_reserved1_SHIFT                              4

/* OOB :: STD1 :: OOB_STD1_3 [03:00] */
#define BCHP_OOB_STD1_OOB_STD1_3_MASK                              0x0000000f
#define BCHP_OOB_STD1_OOB_STD1_3_SHIFT                             0

/***************************************************************************
 *LDD0 - Out-of-Band Load DFE Coefficient #0 (first postcursor) Register
 ***************************************************************************/
/* OOB :: LDD0 :: OOB_LDD0_0 [31:24] */
#define BCHP_OOB_LDD0_OOB_LDD0_0_MASK                              0xff000000
#define BCHP_OOB_LDD0_OOB_LDD0_0_SHIFT                             24

/* OOB :: LDD0 :: reserved0 [23:20] */
#define BCHP_OOB_LDD0_reserved0_MASK                               0x00f00000
#define BCHP_OOB_LDD0_reserved0_SHIFT                              20

/* OOB :: LDD0 :: OOB_LDD0_1 [19:16] */
#define BCHP_OOB_LDD0_OOB_LDD0_1_MASK                              0x000f0000
#define BCHP_OOB_LDD0_OOB_LDD0_1_SHIFT                             16

/* OOB :: LDD0 :: OOB_LDD0_2 [15:08] */
#define BCHP_OOB_LDD0_OOB_LDD0_2_MASK                              0x0000ff00
#define BCHP_OOB_LDD0_OOB_LDD0_2_SHIFT                             8

/* OOB :: LDD0 :: reserved1 [07:04] */
#define BCHP_OOB_LDD0_reserved1_MASK                               0x000000f0
#define BCHP_OOB_LDD0_reserved1_SHIFT                              4

/* OOB :: LDD0 :: OOB_LDD0_3 [03:00] */
#define BCHP_OOB_LDD0_OOB_LDD0_3_MASK                              0x0000000f
#define BCHP_OOB_LDD0_OOB_LDD0_3_SHIFT                             0

/***************************************************************************
 *LDD1 - Out-of-Band Load DFE Coefficient #1 (second postcursor) Register
 ***************************************************************************/
/* OOB :: LDD1 :: OOB_LDD1_0 [31:24] */
#define BCHP_OOB_LDD1_OOB_LDD1_0_MASK                              0xff000000
#define BCHP_OOB_LDD1_OOB_LDD1_0_SHIFT                             24

/* OOB :: LDD1 :: reserved0 [23:20] */
#define BCHP_OOB_LDD1_reserved0_MASK                               0x00f00000
#define BCHP_OOB_LDD1_reserved0_SHIFT                              20

/* OOB :: LDD1 :: OOB_LDD1_1 [19:16] */
#define BCHP_OOB_LDD1_OOB_LDD1_1_MASK                              0x000f0000
#define BCHP_OOB_LDD1_OOB_LDD1_1_SHIFT                             16

/* OOB :: LDD1 :: OOB_LDD1_2 [15:08] */
#define BCHP_OOB_LDD1_OOB_LDD1_2_MASK                              0x0000ff00
#define BCHP_OOB_LDD1_OOB_LDD1_2_SHIFT                             8

/* OOB :: LDD1 :: reserved1 [07:04] */
#define BCHP_OOB_LDD1_reserved1_MASK                               0x000000f0
#define BCHP_OOB_LDD1_reserved1_SHIFT                              4

/* OOB :: LDD1 :: OOB_LDD1_3 [03:00] */
#define BCHP_OOB_LDD1_OOB_LDD1_3_MASK                              0x0000000f
#define BCHP_OOB_LDD1_OOB_LDD1_3_SHIFT                             0

/***************************************************************************
 *LDSFT - Out-of-Band Load the Current Soft Decision Register
 ***************************************************************************/
/* OOB :: LDSFT :: OOB_LDSFT_0 [31:24] */
#define BCHP_OOB_LDSFT_OOB_LDSFT_0_MASK                            0xff000000
#define BCHP_OOB_LDSFT_OOB_LDSFT_0_SHIFT                           24

/* OOB :: LDSFT :: OOB_LDSFT_1 [23:16] */
#define BCHP_OOB_LDSFT_OOB_LDSFT_1_MASK                            0x00ff0000
#define BCHP_OOB_LDSFT_OOB_LDSFT_1_SHIFT                           16

/* OOB :: LDSFT :: reserved0 [15:00] */
#define BCHP_OOB_LDSFT_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_LDSFT_reserved0_SHIFT                             0

/***************************************************************************
 *STSNRT - Out-of-Band Store QPSK SNR High/Low Threshold Value Register
 ***************************************************************************/
/* OOB :: STSNRT :: OOB_STSNRT_0 [31:24] */
#define BCHP_OOB_STSNRT_OOB_STSNRT_0_MASK                          0xff000000
#define BCHP_OOB_STSNRT_OOB_STSNRT_0_SHIFT                         24

/* OOB :: STSNRT :: OOB_STSNRT_1 [23:16] */
#define BCHP_OOB_STSNRT_OOB_STSNRT_1_MASK                          0x00ff0000
#define BCHP_OOB_STSNRT_OOB_STSNRT_1_SHIFT                         16

/* OOB :: STSNRT :: OOB_STSNRT_2 [15:08] */
#define BCHP_OOB_STSNRT_OOB_STSNRT_2_MASK                          0x0000ff00
#define BCHP_OOB_STSNRT_OOB_STSNRT_2_SHIFT                         8

/* OOB :: STSNRT :: reserved0 [07:00] */
#define BCHP_OOB_STSNRT_reserved0_MASK                             0x000000ff
#define BCHP_OOB_STSNRT_reserved0_SHIFT                            0

/***************************************************************************
 *STSNRE - Out-of-Band Store QPSK SNR Estimate Register
 ***************************************************************************/
/* OOB :: STSNRE :: OOB_STSNRE_0 [31:24] */
#define BCHP_OOB_STSNRE_OOB_STSNRE_0_MASK                          0xff000000
#define BCHP_OOB_STSNRE_OOB_STSNRE_0_SHIFT                         24

/* OOB :: STSNRE :: OOB_STSNRE_1 [23:16] */
#define BCHP_OOB_STSNRE_OOB_STSNRE_1_MASK                          0x00ff0000
#define BCHP_OOB_STSNRE_OOB_STSNRE_1_SHIFT                         16

/* OOB :: STSNRE :: OOB_STSNRE_2 [15:08] */
#define BCHP_OOB_STSNRE_OOB_STSNRE_2_MASK                          0x0000ff00
#define BCHP_OOB_STSNRE_OOB_STSNRE_2_SHIFT                         8

/* OOB :: STSNRE :: reserved0 [07:00] */
#define BCHP_OOB_STSNRE_reserved0_MASK                             0x000000ff
#define BCHP_OOB_STSNRE_reserved0_SHIFT                            0

/***************************************************************************
 *STSNRC - Out-of-Band Store QPSK SNR Control Value Register
 ***************************************************************************/
/* OOB :: STSNRC :: reserved0 [31:27] */
#define BCHP_OOB_STSNRC_reserved0_MASK                             0xf8000000
#define BCHP_OOB_STSNRC_reserved0_SHIFT                            27

/* OOB :: STSNRC :: OOB_STSNRC_LTHR [26:26] */
#define BCHP_OOB_STSNRC_OOB_STSNRC_LTHR_MASK                       0x04000000
#define BCHP_OOB_STSNRC_OOB_STSNRC_LTHR_SHIFT                      26

/* OOB :: STSNRC :: OOB_STSNRC_TC [25:24] */
#define BCHP_OOB_STSNRC_OOB_STSNRC_TC_MASK                         0x03000000
#define BCHP_OOB_STSNRC_OOB_STSNRC_TC_SHIFT                        24

/* OOB :: STSNRC :: reserved1 [23:00] */
#define BCHP_OOB_STSNRC_reserved1_MASK                             0x00ffffff
#define BCHP_OOB_STSNRC_reserved1_SHIFT                            0

/***************************************************************************
 *LDSNRE - Out-of-Band Load QPSK SNR Estimate Register
 ***************************************************************************/
/* OOB :: LDSNRE :: OOB_LDSNRE_0 [31:24] */
#define BCHP_OOB_LDSNRE_OOB_LDSNRE_0_MASK                          0xff000000
#define BCHP_OOB_LDSNRE_OOB_LDSNRE_0_SHIFT                         24

/* OOB :: LDSNRE :: OOB_LDSNRE_1 [23:16] */
#define BCHP_OOB_LDSNRE_OOB_LDSNRE_1_MASK                          0x00ff0000
#define BCHP_OOB_LDSNRE_OOB_LDSNRE_1_SHIFT                         16

/* OOB :: LDSNRE :: OOB_LDSNRE_2 [15:08] */
#define BCHP_OOB_LDSNRE_OOB_LDSNRE_2_MASK                          0x0000ff00
#define BCHP_OOB_LDSNRE_OOB_LDSNRE_2_SHIFT                         8

/* OOB :: LDSNRE :: reserved0 [07:00] */
#define BCHP_OOB_LDSNRE_reserved0_MASK                             0x000000ff
#define BCHP_OOB_LDSNRE_reserved0_SHIFT                            0

/***************************************************************************
 *STATHR - Out-of-Band Store the AGC Loop Threshold Register
 ***************************************************************************/
/* OOB :: STATHR :: OOB_STATHR_0 [31:24] */
#define BCHP_OOB_STATHR_OOB_STATHR_0_MASK                          0xff000000
#define BCHP_OOB_STATHR_OOB_STATHR_0_SHIFT                         24

/* OOB :: STATHR :: OOB_STATHR_1 [23:16] */
#define BCHP_OOB_STATHR_OOB_STATHR_1_MASK                          0x00ff0000
#define BCHP_OOB_STATHR_OOB_STATHR_1_SHIFT                         16

/* OOB :: STATHR :: reserved0 [15:00] */
#define BCHP_OOB_STATHR_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_STATHR_reserved0_SHIFT                            0

/***************************************************************************
 *STABW - Out-of-Band Store the IF and Tuner AGC Loop Bandwidth Register
 ***************************************************************************/
/* OOB :: STABW :: reserved0 [31:29] */
#define BCHP_OOB_STABW_reserved0_MASK                              0xe0000000
#define BCHP_OOB_STABW_reserved0_SHIFT                             29

/* OOB :: STABW :: OOB_STABW_0 [28:24] */
#define BCHP_OOB_STABW_OOB_STABW_0_MASK                            0x1f000000
#define BCHP_OOB_STABW_OOB_STABW_0_SHIFT                           24

/* OOB :: STABW :: reserved1 [23:21] */
#define BCHP_OOB_STABW_reserved1_MASK                              0x00e00000
#define BCHP_OOB_STABW_reserved1_SHIFT                             21

/* OOB :: STABW :: OOB_STABW_1 [20:16] */
#define BCHP_OOB_STABW_OOB_STABW_1_MASK                            0x001f0000
#define BCHP_OOB_STABW_OOB_STABW_1_SHIFT                           16

/* OOB :: STABW :: reserved2 [15:00] */
#define BCHP_OOB_STABW_reserved2_MASK                              0x0000ffff
#define BCHP_OOB_STABW_reserved2_SHIFT                             0

/***************************************************************************
 *STAII - Out-of-Band Store the IF AGC Integrator Register
 ***************************************************************************/
/* OOB :: STAII :: OOB_STAII_0 [31:24] */
#define BCHP_OOB_STAII_OOB_STAII_0_MASK                            0xff000000
#define BCHP_OOB_STAII_OOB_STAII_0_SHIFT                           24

/* OOB :: STAII :: OOB_STAII_1 [23:16] */
#define BCHP_OOB_STAII_OOB_STAII_1_MASK                            0x00ff0000
#define BCHP_OOB_STAII_OOB_STAII_1_SHIFT                           16

/* OOB :: STAII :: OOB_STAII_2 [15:08] */
#define BCHP_OOB_STAII_OOB_STAII_2_MASK                            0x0000ff00
#define BCHP_OOB_STAII_OOB_STAII_2_SHIFT                           8

/* OOB :: STAII :: reserved0 [07:00] */
#define BCHP_OOB_STAII_reserved0_MASK                              0x000000ff
#define BCHP_OOB_STAII_reserved0_SHIFT                             0

/***************************************************************************
 *STAIT - Out-of-Band Store the Tuner AGC Integrator Register
 ***************************************************************************/
/* OOB :: STAIT :: OOB_STAIT_0 [31:24] */
#define BCHP_OOB_STAIT_OOB_STAIT_0_MASK                            0xff000000
#define BCHP_OOB_STAIT_OOB_STAIT_0_SHIFT                           24

/* OOB :: STAIT :: OOB_STAIT_1 [23:16] */
#define BCHP_OOB_STAIT_OOB_STAIT_1_MASK                            0x00ff0000
#define BCHP_OOB_STAIT_OOB_STAIT_1_SHIFT                           16

/* OOB :: STAIT :: OOB_STAIT_2 [15:08] */
#define BCHP_OOB_STAIT_OOB_STAIT_2_MASK                            0x0000ff00
#define BCHP_OOB_STAIT_OOB_STAIT_2_SHIFT                           8

/* OOB :: STAIT :: reserved0 [07:00] */
#define BCHP_OOB_STAIT_reserved0_MASK                              0x000000ff
#define BCHP_OOB_STAIT_reserved0_SHIFT                             0

/***************************************************************************
 *STAGI - Out-of-Band Store the IF AGC Gain Threshold Register (28 bits)
 ***************************************************************************/
/* OOB :: STAGI :: OOB_STAGI_0 [31:24] */
#define BCHP_OOB_STAGI_OOB_STAGI_0_MASK                            0xff000000
#define BCHP_OOB_STAGI_OOB_STAGI_0_SHIFT                           24

/* OOB :: STAGI :: OOB_STAGI_1 [23:16] */
#define BCHP_OOB_STAGI_OOB_STAGI_1_MASK                            0x00ff0000
#define BCHP_OOB_STAGI_OOB_STAGI_1_SHIFT                           16

/* OOB :: STAGI :: OOB_STAGI_2 [15:08] */
#define BCHP_OOB_STAGI_OOB_STAGI_2_MASK                            0x0000ff00
#define BCHP_OOB_STAGI_OOB_STAGI_2_SHIFT                           8

/* OOB :: STAGI :: OOB_STAGI_3 [07:00] */
#define BCHP_OOB_STAGI_OOB_STAGI_3_MASK                            0x000000ff
#define BCHP_OOB_STAGI_OOB_STAGI_3_SHIFT                           0

/***************************************************************************
 *STAGT - Out-of-Band Store the Tuner AGC Gain Threshold Register (28 bits)
 ***************************************************************************/
/* OOB :: STAGT :: OOB_STAGT_0 [31:24] */
#define BCHP_OOB_STAGT_OOB_STAGT_0_MASK                            0xff000000
#define BCHP_OOB_STAGT_OOB_STAGT_0_SHIFT                           24

/* OOB :: STAGT :: OOB_STAGT_1 [23:16] */
#define BCHP_OOB_STAGT_OOB_STAGT_1_MASK                            0x00ff0000
#define BCHP_OOB_STAGT_OOB_STAGT_1_SHIFT                           16

/* OOB :: STAGT :: OOB_STAGT_2 [15:08] */
#define BCHP_OOB_STAGT_OOB_STAGT_2_MASK                            0x0000ff00
#define BCHP_OOB_STAGT_OOB_STAGT_2_SHIFT                           8

/* OOB :: STAGT :: OOB_STAGT_3 [07:00] */
#define BCHP_OOB_STAGT_OOB_STAGT_3_MASK                            0x000000ff
#define BCHP_OOB_STAGT_OOB_STAGT_3_SHIFT                           0

/***************************************************************************
 *STADEL - Out-of-Band Store the General Purpose Delta-Sigma Gain Control Register
 ***************************************************************************/
/* OOB :: STADEL :: OOB_STADEL_0_invert [31:31] */
#define BCHP_OOB_STADEL_OOB_STADEL_0_invert_MASK                   0x80000000
#define BCHP_OOB_STADEL_OOB_STADEL_0_invert_SHIFT                  31

/* OOB :: STADEL :: OOB_STADEL_0_GDS [30:24] */
#define BCHP_OOB_STADEL_OOB_STADEL_0_GDS_MASK                      0x7f000000
#define BCHP_OOB_STADEL_OOB_STADEL_0_GDS_SHIFT                     24

/* OOB :: STADEL :: OOB_STADEL_1_GDS [23:16] */
#define BCHP_OOB_STADEL_OOB_STADEL_1_GDS_MASK                      0x00ff0000
#define BCHP_OOB_STADEL_OOB_STADEL_1_GDS_SHIFT                     16

/* OOB :: STADEL :: reserved0 [15:00] */
#define BCHP_OOB_STADEL_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_STADEL_reserved0_SHIFT                            0

/***************************************************************************
 *LDADSI - Out-of-Band Load the AGC IF Loop Delta-Sigma Register
 ***************************************************************************/
/* OOB :: LDADSI :: OOB_LDADSI_0 [31:24] */
#define BCHP_OOB_LDADSI_OOB_LDADSI_0_MASK                          0xff000000
#define BCHP_OOB_LDADSI_OOB_LDADSI_0_SHIFT                         24

/* OOB :: LDADSI :: OOB_LDADSI_1 [23:16] */
#define BCHP_OOB_LDADSI_OOB_LDADSI_1_MASK                          0x00ff0000
#define BCHP_OOB_LDADSI_OOB_LDADSI_1_SHIFT                         16

/* OOB :: LDADSI :: reserved0 [15:00] */
#define BCHP_OOB_LDADSI_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_LDADSI_reserved0_SHIFT                            0

/***************************************************************************
 *LDADST - Out-of-Band Load the AGC Tuner Loop Delta-Sigma Register
 ***************************************************************************/
/* OOB :: LDADST :: OOB_LDADST_0 [31:24] */
#define BCHP_OOB_LDADST_OOB_LDADST_0_MASK                          0xff000000
#define BCHP_OOB_LDADST_OOB_LDADST_0_SHIFT                         24

/* OOB :: LDADST :: OOB_LDADST_1 [23:16] */
#define BCHP_OOB_LDADST_OOB_LDADST_1_MASK                          0x00ff0000
#define BCHP_OOB_LDADST_OOB_LDADST_1_SHIFT                         16

/* OOB :: LDADST :: reserved0 [15:00] */
#define BCHP_OOB_LDADST_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_LDADST_reserved0_SHIFT                            0

/***************************************************************************
 *LDAII - Out-of-Band Load the IF AGC Integrator Content Register
 ***************************************************************************/
/* OOB :: LDAII :: OOB_LDAII_0 [31:24] */
#define BCHP_OOB_LDAII_OOB_LDAII_0_MASK                            0xff000000
#define BCHP_OOB_LDAII_OOB_LDAII_0_SHIFT                           24

/* OOB :: LDAII :: OOB_LDAII_1 [23:16] */
#define BCHP_OOB_LDAII_OOB_LDAII_1_MASK                            0x00ff0000
#define BCHP_OOB_LDAII_OOB_LDAII_1_SHIFT                           16

/* OOB :: LDAII :: OOB_LDAII_2 [15:08] */
#define BCHP_OOB_LDAII_OOB_LDAII_2_MASK                            0x0000ff00
#define BCHP_OOB_LDAII_OOB_LDAII_2_SHIFT                           8

/* OOB :: LDAII :: reserved0 [07:00] */
#define BCHP_OOB_LDAII_reserved0_MASK                              0x000000ff
#define BCHP_OOB_LDAII_reserved0_SHIFT                             0

/***************************************************************************
 *LDALI - Out-of-Band Load the AGC Leaking Integrator Content Register
 ***************************************************************************/
/* OOB :: LDALI :: OOB_LDALI_0 [31:24] */
#define BCHP_OOB_LDALI_OOB_LDALI_0_MASK                            0xff000000
#define BCHP_OOB_LDALI_OOB_LDALI_0_SHIFT                           24

/* OOB :: LDALI :: OOB_LDALI_1 [23:16] */
#define BCHP_OOB_LDALI_OOB_LDALI_1_MASK                            0x00ff0000
#define BCHP_OOB_LDALI_OOB_LDALI_1_SHIFT                           16

/* OOB :: LDALI :: reserved0 [15:00] */
#define BCHP_OOB_LDALI_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_LDALI_reserved0_SHIFT                             0

/***************************************************************************
 *LDAIT - Out-of-Band Load the Tuner AGC Integrator Content Register
 ***************************************************************************/
/* OOB :: LDAIT :: OOB_LDAIT_0 [31:24] */
#define BCHP_OOB_LDAIT_OOB_LDAIT_0_MASK                            0xff000000
#define BCHP_OOB_LDAIT_OOB_LDAIT_0_SHIFT                           24

/* OOB :: LDAIT :: OOB_LDAIT_1 [23:16] */
#define BCHP_OOB_LDAIT_OOB_LDAIT_1_MASK                            0x00ff0000
#define BCHP_OOB_LDAIT_OOB_LDAIT_1_SHIFT                           16

/* OOB :: LDAIT :: OOB_LDAIT_2 [15:08] */
#define BCHP_OOB_LDAIT_OOB_LDAIT_2_MASK                            0x0000ff00
#define BCHP_OOB_LDAIT_OOB_LDAIT_2_SHIFT                           8

/* OOB :: LDAIT :: reserved0 [07:00] */
#define BCHP_OOB_LDAIT_reserved0_MASK                              0x000000ff
#define BCHP_OOB_LDAIT_reserved0_SHIFT                             0

/***************************************************************************
 *LDAGI - Out-of-Band Load the IF AGC Gain Threshold Register (28 bits)
 ***************************************************************************/
/* OOB :: LDAGI :: OOB_LDAGI_0 [31:24] */
#define BCHP_OOB_LDAGI_OOB_LDAGI_0_MASK                            0xff000000
#define BCHP_OOB_LDAGI_OOB_LDAGI_0_SHIFT                           24

/* OOB :: LDAGI :: OOB_LDAGI_1 [23:16] */
#define BCHP_OOB_LDAGI_OOB_LDAGI_1_MASK                            0x00ff0000
#define BCHP_OOB_LDAGI_OOB_LDAGI_1_SHIFT                           16

/* OOB :: LDAGI :: OOB_LDAGI_2 [15:08] */
#define BCHP_OOB_LDAGI_OOB_LDAGI_2_MASK                            0x0000ff00
#define BCHP_OOB_LDAGI_OOB_LDAGI_2_SHIFT                           8

/* OOB :: LDAGI :: OOB_LDAGI_3 [07:00] */
#define BCHP_OOB_LDAGI_OOB_LDAGI_3_MASK                            0x000000ff
#define BCHP_OOB_LDAGI_OOB_LDAGI_3_SHIFT                           0

/***************************************************************************
 *LDAGT - Out-of-Band Load the Tuner AGC Gain Threshold Register (28 bits)
 ***************************************************************************/
/* OOB :: LDAGT :: OOB_LDAGT_0 [31:24] */
#define BCHP_OOB_LDAGT_OOB_LDAGT_0_MASK                            0xff000000
#define BCHP_OOB_LDAGT_OOB_LDAGT_0_SHIFT                           24

/* OOB :: LDAGT :: OOB_LDAGT_1 [23:16] */
#define BCHP_OOB_LDAGT_OOB_LDAGT_1_MASK                            0x00ff0000
#define BCHP_OOB_LDAGT_OOB_LDAGT_1_SHIFT                           16

/* OOB :: LDAGT :: OOB_LDAGT_2 [15:08] */
#define BCHP_OOB_LDAGT_OOB_LDAGT_2_MASK                            0x0000ff00
#define BCHP_OOB_LDAGT_OOB_LDAGT_2_SHIFT                           8

/* OOB :: LDAGT :: OOB_LDAGT_3 [07:00] */
#define BCHP_OOB_LDAGT_OOB_LDAGT_3_MASK                            0x000000ff
#define BCHP_OOB_LDAGT_OOB_LDAGT_3_SHIFT                           0

/***************************************************************************
 *LDADEL - Out-of-Band Load the General Purpose Delta-Sigma Gain Control Register
 ***************************************************************************/
/* OOB :: LDADEL :: OOB_LDADEL_0_invert [31:31] */
#define BCHP_OOB_LDADEL_OOB_LDADEL_0_invert_MASK                   0x80000000
#define BCHP_OOB_LDADEL_OOB_LDADEL_0_invert_SHIFT                  31

/* OOB :: LDADEL :: OOB_LDADEL_0_GDS [30:24] */
#define BCHP_OOB_LDADEL_OOB_LDADEL_0_GDS_MASK                      0x7f000000
#define BCHP_OOB_LDADEL_OOB_LDADEL_0_GDS_SHIFT                     24

/* OOB :: LDADEL :: OOB_LDADEL_1_GDS [23:16] */
#define BCHP_OOB_LDADEL_OOB_LDADEL_1_GDS_MASK                      0x00ff0000
#define BCHP_OOB_LDADEL_OOB_LDADEL_1_GDS_SHIFT                     16

/* OOB :: LDADEL :: reserved0 [15:00] */
#define BCHP_OOB_LDADEL_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_LDADEL_reserved0_SHIFT                            0

/***************************************************************************
 *STBRLC - Out-of-Band Store the Baud Recovery Loop Linear Coefficient Register
 ***************************************************************************/
/* OOB :: STBRLC :: OOB_STBRLC_0 [31:24] */
#define BCHP_OOB_STBRLC_OOB_STBRLC_0_MASK                          0xff000000
#define BCHP_OOB_STBRLC_OOB_STBRLC_0_SHIFT                         24

/* OOB :: STBRLC :: OOB_STBRLC_1 [23:16] */
#define BCHP_OOB_STBRLC_OOB_STBRLC_1_MASK                          0x00ff0000
#define BCHP_OOB_STBRLC_OOB_STBRLC_1_SHIFT                         16

/* OOB :: STBRLC :: OOB_STBRLC_2 [15:08] */
#define BCHP_OOB_STBRLC_OOB_STBRLC_2_MASK                          0x0000ff00
#define BCHP_OOB_STBRLC_OOB_STBRLC_2_SHIFT                         8

/* OOB :: STBRLC :: reserved0 [07:00] */
#define BCHP_OOB_STBRLC_reserved0_MASK                             0x000000ff
#define BCHP_OOB_STBRLC_reserved0_SHIFT                            0

/***************************************************************************
 *STBRIC - Out-of-Band Store the Baud Recovery Loop Integrator Coefficient Register
 ***************************************************************************/
/* OOB :: STBRIC :: OOB_STBRIC_0 [31:24] */
#define BCHP_OOB_STBRIC_OOB_STBRIC_0_MASK                          0xff000000
#define BCHP_OOB_STBRIC_OOB_STBRIC_0_SHIFT                         24

/* OOB :: STBRIC :: OOB_STBRIC_1 [23:16] */
#define BCHP_OOB_STBRIC_OOB_STBRIC_1_MASK                          0x00ff0000
#define BCHP_OOB_STBRIC_OOB_STBRIC_1_SHIFT                         16

/* OOB :: STBRIC :: OOB_STBRIC_2 [15:08] */
#define BCHP_OOB_STBRIC_OOB_STBRIC_2_MASK                          0x0000ff00
#define BCHP_OOB_STBRIC_OOB_STBRIC_2_SHIFT                         8

/* OOB :: STBRIC :: OOB_STBRIC_3 [07:00] */
#define BCHP_OOB_STBRIC_OOB_STBRIC_3_MASK                          0x000000ff
#define BCHP_OOB_STBRIC_OOB_STBRIC_3_SHIFT                         0

/***************************************************************************
 *STBRI - Out-of-Band Store the Baud Recovery Loop Integrator Content Register
 ***************************************************************************/
/* OOB :: STBRI :: OOB_STBRI_0 [31:24] */
#define BCHP_OOB_STBRI_OOB_STBRI_0_MASK                            0xff000000
#define BCHP_OOB_STBRI_OOB_STBRI_0_SHIFT                           24

/* OOB :: STBRI :: OOB_STBRI_1 [23:16] */
#define BCHP_OOB_STBRI_OOB_STBRI_1_MASK                            0x00ff0000
#define BCHP_OOB_STBRI_OOB_STBRI_1_SHIFT                           16

/* OOB :: STBRI :: OOB_STBRI_2 [15:08] */
#define BCHP_OOB_STBRI_OOB_STBRI_2_MASK                            0x0000ff00
#define BCHP_OOB_STBRI_OOB_STBRI_2_SHIFT                           8

/* OOB :: STBRI :: OOB_STBRI_3 [07:00] */
#define BCHP_OOB_STBRI_OOB_STBRI_3_MASK                            0x000000ff
#define BCHP_OOB_STBRI_OOB_STBRI_3_SHIFT                           0

/***************************************************************************
 *STBFOS - Out-of-Band Store the Baud Recovery Loop Frequency Offset Register
 ***************************************************************************/
/* OOB :: STBFOS :: OOB_STBFOS_0 [31:24] */
#define BCHP_OOB_STBFOS_OOB_STBFOS_0_MASK                          0xff000000
#define BCHP_OOB_STBFOS_OOB_STBFOS_0_SHIFT                         24

/* OOB :: STBFOS :: OOB_STBFOS_1 [23:16] */
#define BCHP_OOB_STBFOS_OOB_STBFOS_1_MASK                          0x00ff0000
#define BCHP_OOB_STBFOS_OOB_STBFOS_1_SHIFT                         16

/* OOB :: STBFOS :: OOB_STBFOS_2 [15:08] */
#define BCHP_OOB_STBFOS_OOB_STBFOS_2_MASK                          0x0000ff00
#define BCHP_OOB_STBFOS_OOB_STBFOS_2_SHIFT                         8

/* OOB :: STBFOS :: reserved0 [07:00] */
#define BCHP_OOB_STBFOS_reserved0_MASK                             0x000000ff
#define BCHP_OOB_STBFOS_reserved0_SHIFT                            0

/***************************************************************************
 *STBEN - Out-of-Band Store the Baud Recovery Loop Enable Register
 ***************************************************************************/
/* OOB :: STBEN :: reserved0 [31:25] */
#define BCHP_OOB_STBEN_reserved0_MASK                              0xfe000000
#define BCHP_OOB_STBEN_reserved0_SHIFT                             25

/* OOB :: STBEN :: OOB_STBEN_BAUDEN [24:24] */
#define BCHP_OOB_STBEN_OOB_STBEN_BAUDEN_MASK                       0x01000000
#define BCHP_OOB_STBEN_OOB_STBEN_BAUDEN_SHIFT                      24

/* OOB :: STBEN :: reserved1 [23:00] */
#define BCHP_OOB_STBEN_reserved1_MASK                              0x00ffffff
#define BCHP_OOB_STBEN_reserved1_SHIFT                             0

/***************************************************************************
 *LDBRFO - Out-of-Band Load the Baud Recovery Loop Filter Output Register
 ***************************************************************************/
/* OOB :: LDBRFO :: OOB_LDBRFO_0 [31:24] */
#define BCHP_OOB_LDBRFO_OOB_LDBRFO_0_MASK                          0xff000000
#define BCHP_OOB_LDBRFO_OOB_LDBRFO_0_SHIFT                         24

/* OOB :: LDBRFO :: OOB_LDBRFO_1 [23:16] */
#define BCHP_OOB_LDBRFO_OOB_LDBRFO_1_MASK                          0x00ff0000
#define BCHP_OOB_LDBRFO_OOB_LDBRFO_1_SHIFT                         16

/* OOB :: LDBRFO :: OOB_LDBRFO_2 [15:08] */
#define BCHP_OOB_LDBRFO_OOB_LDBRFO_2_MASK                          0x0000ff00
#define BCHP_OOB_LDBRFO_OOB_LDBRFO_2_SHIFT                         8

/* OOB :: LDBRFO :: reserved0 [07:00] */
#define BCHP_OOB_LDBRFO_reserved0_MASK                             0x000000ff
#define BCHP_OOB_LDBRFO_reserved0_SHIFT                            0

/***************************************************************************
 *LDBNCO - Out-of-Band Load the Baud Recovery Loop NCO Content Register
 ***************************************************************************/
/* OOB :: LDBNCO :: OOB_LDBNCO_0 [31:24] */
#define BCHP_OOB_LDBNCO_OOB_LDBNCO_0_MASK                          0xff000000
#define BCHP_OOB_LDBNCO_OOB_LDBNCO_0_SHIFT                         24

/* OOB :: LDBNCO :: OOB_LDBNCO_1 [23:16] */
#define BCHP_OOB_LDBNCO_OOB_LDBNCO_1_MASK                          0x00ff0000
#define BCHP_OOB_LDBNCO_OOB_LDBNCO_1_SHIFT                         16

/* OOB :: LDBNCO :: OOB_LDBNCO_2 [15:08] */
#define BCHP_OOB_LDBNCO_OOB_LDBNCO_2_MASK                          0x0000ff00
#define BCHP_OOB_LDBNCO_OOB_LDBNCO_2_SHIFT                         8

/* OOB :: LDBNCO :: OOB_LDBNCO_3 [07:00] */
#define BCHP_OOB_LDBNCO_OOB_LDBNCO_3_MASK                          0x000000ff
#define BCHP_OOB_LDBNCO_OOB_LDBNCO_3_SHIFT                         0

/***************************************************************************
 *LDBRI - Out-of-Band Load the Baud Recovery Loop Integrator Content Register
 ***************************************************************************/
/* OOB :: LDBRI :: OOB_LDBRI_0 [31:24] */
#define BCHP_OOB_LDBRI_OOB_LDBRI_0_MASK                            0xff000000
#define BCHP_OOB_LDBRI_OOB_LDBRI_0_SHIFT                           24

/* OOB :: LDBRI :: OOB_LDBRI_1 [23:16] */
#define BCHP_OOB_LDBRI_OOB_LDBRI_1_MASK                            0x00ff0000
#define BCHP_OOB_LDBRI_OOB_LDBRI_1_SHIFT                           16

/* OOB :: LDBRI :: OOB_LDBRI_2 [15:08] */
#define BCHP_OOB_LDBRI_OOB_LDBRI_2_MASK                            0x0000ff00
#define BCHP_OOB_LDBRI_OOB_LDBRI_2_SHIFT                           8

/* OOB :: LDBRI :: OOB_LDBRI_3 [07:00] */
#define BCHP_OOB_LDBRI_OOB_LDBRI_3_MASK                            0x000000ff
#define BCHP_OOB_LDBRI_OOB_LDBRI_3_SHIFT                           0

/***************************************************************************
 *STDRLC - Out-of-Band Store Front Derotator Linear Filter Coefficient Register
 ***************************************************************************/
/* OOB :: STDRLC :: OOB_STDRLC_0 [31:24] */
#define BCHP_OOB_STDRLC_OOB_STDRLC_0_MASK                          0xff000000
#define BCHP_OOB_STDRLC_OOB_STDRLC_0_SHIFT                         24

/* OOB :: STDRLC :: reserved0 [23:00] */
#define BCHP_OOB_STDRLC_reserved0_MASK                             0x00ffffff
#define BCHP_OOB_STDRLC_reserved0_SHIFT                            0

/***************************************************************************
 *STDRIC - Out-of-Band Store Front Derotator Integrator Filter Coefficient Register
 ***************************************************************************/
/* OOB :: STDRIC :: OOB_STDRIC_0 [31:24] */
#define BCHP_OOB_STDRIC_OOB_STDRIC_0_MASK                          0xff000000
#define BCHP_OOB_STDRIC_OOB_STDRIC_0_SHIFT                         24

/* OOB :: STDRIC :: reserved0 [23:00] */
#define BCHP_OOB_STDRIC_reserved0_MASK                             0x00ffffff
#define BCHP_OOB_STDRIC_reserved0_SHIFT                            0

/***************************************************************************
 *STDRI - Out-of-Band Store Front Derotator Integrator Content Register
 ***************************************************************************/
/* OOB :: STDRI :: OOB_STDRI_0 [31:24] */
#define BCHP_OOB_STDRI_OOB_STDRI_0_MASK                            0xff000000
#define BCHP_OOB_STDRI_OOB_STDRI_0_SHIFT                           24

/* OOB :: STDRI :: OOB_STDRI_1 [23:16] */
#define BCHP_OOB_STDRI_OOB_STDRI_1_MASK                            0x00ff0000
#define BCHP_OOB_STDRI_OOB_STDRI_1_SHIFT                           16

/* OOB :: STDRI :: OOB_STDRI_2 [15:08] */
#define BCHP_OOB_STDRI_OOB_STDRI_2_MASK                            0x0000ff00
#define BCHP_OOB_STDRI_OOB_STDRI_2_SHIFT                           8

/* OOB :: STDRI :: reserved0 [07:00] */
#define BCHP_OOB_STDRI_reserved0_MASK                              0x000000ff
#define BCHP_OOB_STDRI_reserved0_SHIFT                             0

/***************************************************************************
 *STDRSP - Out-of-Band Store Front Derotator Sweep Control Register
 ***************************************************************************/
/* OOB :: STDRSP :: reserved0 [31:29] */
#define BCHP_OOB_STDRSP_reserved0_MASK                             0xe0000000
#define BCHP_OOB_STDRSP_reserved0_SHIFT                            29

/* OOB :: STDRSP :: OOB_STDRSP_SWPS [28:28] */
#define BCHP_OOB_STDRSP_OOB_STDRSP_SWPS_MASK                       0x10000000
#define BCHP_OOB_STDRSP_OOB_STDRSP_SWPS_SHIFT                      28

/* OOB :: STDRSP :: OOB_STDRSP_SWPEN [27:27] */
#define BCHP_OOB_STDRSP_OOB_STDRSP_SWPEN_MASK                      0x08000000
#define BCHP_OOB_STDRSP_OOB_STDRSP_SWPEN_SHIFT                     27

/* OOB :: STDRSP :: OOB_STDRSP_SWPRATE [26:24] */
#define BCHP_OOB_STDRSP_OOB_STDRSP_SWPRATE_MASK                    0x07000000
#define BCHP_OOB_STDRSP_OOB_STDRSP_SWPRATE_SHIFT                   24

/* OOB :: STDRSP :: OOB_STDRSP_FREQEN [23:23] */
#define BCHP_OOB_STDRSP_OOB_STDRSP_FREQEN_MASK                     0x00800000
#define BCHP_OOB_STDRSP_OOB_STDRSP_FREQEN_SHIFT                    23

/* OOB :: STDRSP :: reserved1 [22:22] */
#define BCHP_OOB_STDRSP_reserved1_MASK                             0x00400000
#define BCHP_OOB_STDRSP_reserved1_SHIFT                            22

/* OOB :: STDRSP :: OOB_STDRSP_FTHRESH [21:16] */
#define BCHP_OOB_STDRSP_OOB_STDRSP_FTHRESH_MASK                    0x003f0000
#define BCHP_OOB_STDRSP_OOB_STDRSP_FTHRESH_SHIFT                   16

/* OOB :: STDRSP :: reserved2 [15:00] */
#define BCHP_OOB_STDRSP_reserved2_MASK                             0x0000ffff
#define BCHP_OOB_STDRSP_reserved2_SHIFT                            0

/***************************************************************************
 *STDRPA - Out-of-Band Store Front Derotator Phase Accumulator Content Register
 ***************************************************************************/
/* OOB :: STDRPA :: OOB_STDRPA_0 [31:24] */
#define BCHP_OOB_STDRPA_OOB_STDRPA_0_MASK                          0xff000000
#define BCHP_OOB_STDRPA_OOB_STDRPA_0_SHIFT                         24

/* OOB :: STDRPA :: OOB_STDRPA_1 [23:16] */
#define BCHP_OOB_STDRPA_OOB_STDRPA_1_MASK                          0x00ff0000
#define BCHP_OOB_STDRPA_OOB_STDRPA_1_SHIFT                         16

/* OOB :: STDRPA :: reserved0 [15:00] */
#define BCHP_OOB_STDRPA_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_STDRPA_reserved0_SHIFT                            0

/***************************************************************************
 *STD2I - Out-of-Band Store Back Derotator Integrator Content Register
 ***************************************************************************/
/* OOB :: STD2I :: OOB_STD2I [31:06] */
#define BCHP_OOB_STD2I_OOB_STD2I_MASK                              0xffffffc0
#define BCHP_OOB_STD2I_OOB_STD2I_SHIFT                             6

/* OOB :: STD2I :: reserved0 [05:00] */
#define BCHP_OOB_STD2I_reserved0_MASK                              0x0000003f
#define BCHP_OOB_STD2I_reserved0_SHIFT                             0

/***************************************************************************
 *STD2IC - Out-of-Band Store Back Derotator Integrator Coefficient Register
 ***************************************************************************/
/* OOB :: STD2IC :: OOB_STD2IC_0 [31:24] */
#define BCHP_OOB_STD2IC_OOB_STD2IC_0_MASK                          0xff000000
#define BCHP_OOB_STD2IC_OOB_STD2IC_0_SHIFT                         24

/* OOB :: STD2IC :: reserved0 [23:00] */
#define BCHP_OOB_STD2IC_reserved0_MASK                             0x00ffffff
#define BCHP_OOB_STD2IC_reserved0_SHIFT                            0

/***************************************************************************
 *STD2LC - Out-of-Band Store Back Derotator Linear Coefficient Register
 ***************************************************************************/
/* OOB :: STD2LC :: OOB_STD2LC_0 [31:24] */
#define BCHP_OOB_STD2LC_OOB_STD2LC_0_MASK                          0xff000000
#define BCHP_OOB_STD2LC_OOB_STD2LC_0_SHIFT                         24

/* OOB :: STD2LC :: reserved0 [23:00] */
#define BCHP_OOB_STD2LC_reserved0_MASK                             0x00ffffff
#define BCHP_OOB_STD2LC_reserved0_SHIFT                            0

/***************************************************************************
 *STD2PA - Out-of-Band Store Back Derotator Phase Accumulator Register
 ***************************************************************************/
/* OOB :: STD2PA :: OOB_STD2PA_0 [31:24] */
#define BCHP_OOB_STD2PA_OOB_STD2PA_0_MASK                          0xff000000
#define BCHP_OOB_STD2PA_OOB_STD2PA_0_SHIFT                         24

/* OOB :: STD2PA :: OOB_STD2PA_1 [23:16] */
#define BCHP_OOB_STD2PA_OOB_STD2PA_1_MASK                          0x00ff0000
#define BCHP_OOB_STD2PA_OOB_STD2PA_1_SHIFT                         16

/* OOB :: STD2PA :: OOB_STD2PA_2 [15:14] */
#define BCHP_OOB_STD2PA_OOB_STD2PA_2_MASK                          0x0000c000
#define BCHP_OOB_STD2PA_OOB_STD2PA_2_SHIFT                         14

/* OOB :: STD2PA :: reserved0 [13:00] */
#define BCHP_OOB_STD2PA_reserved0_MASK                             0x00003fff
#define BCHP_OOB_STD2PA_reserved0_SHIFT                            0

/***************************************************************************
 *LDDRFO - Out-of-Band Load Front Derotator Filter Output Register
 ***************************************************************************/
/* OOB :: LDDRFO :: OOB_LDDRFO_0 [31:24] */
#define BCHP_OOB_LDDRFO_OOB_LDDRFO_0_MASK                          0xff000000
#define BCHP_OOB_LDDRFO_OOB_LDDRFO_0_SHIFT                         24

/* OOB :: LDDRFO :: OOB_LDDRFO_1 [23:16] */
#define BCHP_OOB_LDDRFO_OOB_LDDRFO_1_MASK                          0x00ff0000
#define BCHP_OOB_LDDRFO_OOB_LDDRFO_1_SHIFT                         16

/* OOB :: LDDRFO :: reserved0 [15:00] */
#define BCHP_OOB_LDDRFO_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_LDDRFO_reserved0_SHIFT                            0

/***************************************************************************
 *LDDRPA - Out-of-Band Load Front Derotator Phase Accumulator Content Register
 ***************************************************************************/
/* OOB :: LDDRPA :: OOB_LDDRPA_0 [31:24] */
#define BCHP_OOB_LDDRPA_OOB_LDDRPA_0_MASK                          0xff000000
#define BCHP_OOB_LDDRPA_OOB_LDDRPA_0_SHIFT                         24

/* OOB :: LDDRPA :: OOB_LDDRPA_1 [23:16] */
#define BCHP_OOB_LDDRPA_OOB_LDDRPA_1_MASK                          0x00ff0000
#define BCHP_OOB_LDDRPA_OOB_LDDRPA_1_SHIFT                         16

/* OOB :: LDDRPA :: reserved0 [15:00] */
#define BCHP_OOB_LDDRPA_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_LDDRPA_reserved0_SHIFT                            0

/***************************************************************************
 *LDDRI - Out-of-Band Load Front Derotator Integrator Content Register
 ***************************************************************************/
/* OOB :: LDDRI :: OOB_LDDRI_0 [31:24] */
#define BCHP_OOB_LDDRI_OOB_LDDRI_0_MASK                            0xff000000
#define BCHP_OOB_LDDRI_OOB_LDDRI_0_SHIFT                           24

/* OOB :: LDDRI :: OOB_LDDRI_1 [23:16] */
#define BCHP_OOB_LDDRI_OOB_LDDRI_1_MASK                            0x00ff0000
#define BCHP_OOB_LDDRI_OOB_LDDRI_1_SHIFT                           16

/* OOB :: LDDRI :: OOB_LDDRI_2 [15:08] */
#define BCHP_OOB_LDDRI_OOB_LDDRI_2_MASK                            0x0000ff00
#define BCHP_OOB_LDDRI_OOB_LDDRI_2_SHIFT                           8

/* OOB :: LDDRI :: reserved0 [07:00] */
#define BCHP_OOB_LDDRI_reserved0_MASK                              0x000000ff
#define BCHP_OOB_LDDRI_reserved0_SHIFT                             0

/***************************************************************************
 *LDD2FO - Out-of-Band Load Back Derotator Filter Output Register
 ***************************************************************************/
/* OOB :: LDD2FO :: OOB_LDD2FO_0 [31:24] */
#define BCHP_OOB_LDD2FO_OOB_LDD2FO_0_MASK                          0xff000000
#define BCHP_OOB_LDD2FO_OOB_LDD2FO_0_SHIFT                         24

/* OOB :: LDD2FO :: OOB_LDD2FO_1 [23:16] */
#define BCHP_OOB_LDD2FO_OOB_LDD2FO_1_MASK                          0x00ff0000
#define BCHP_OOB_LDD2FO_OOB_LDD2FO_1_SHIFT                         16

/* OOB :: LDD2FO :: reserved0 [15:00] */
#define BCHP_OOB_LDD2FO_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_LDD2FO_reserved0_SHIFT                            0

/***************************************************************************
 *LDD2PA - Out-of-Band Load Back Derotator Phase Accumulator Content Register
 ***************************************************************************/
/* OOB :: LDD2PA :: OOB_LDD2PA_0 [31:24] */
#define BCHP_OOB_LDD2PA_OOB_LDD2PA_0_MASK                          0xff000000
#define BCHP_OOB_LDD2PA_OOB_LDD2PA_0_SHIFT                         24

/* OOB :: LDD2PA :: OOB_LDD2PA_1 [23:16] */
#define BCHP_OOB_LDD2PA_OOB_LDD2PA_1_MASK                          0x00ff0000
#define BCHP_OOB_LDD2PA_OOB_LDD2PA_1_SHIFT                         16

/* OOB :: LDD2PA :: OOB_LDD2PA_2 [15:14] */
#define BCHP_OOB_LDD2PA_OOB_LDD2PA_2_MASK                          0x0000c000
#define BCHP_OOB_LDD2PA_OOB_LDD2PA_2_SHIFT                         14

/* OOB :: LDD2PA :: reserved0 [13:00] */
#define BCHP_OOB_LDD2PA_reserved0_MASK                             0x00003fff
#define BCHP_OOB_LDD2PA_reserved0_SHIFT                            0

/***************************************************************************
 *LDD2I - Out-of-Band Load Back Derotator Integrator Content Register
 ***************************************************************************/
/* OOB :: LDD2I :: OOB_LDD2I_0 [31:24] */
#define BCHP_OOB_LDD2I_OOB_LDD2I_0_MASK                            0xff000000
#define BCHP_OOB_LDD2I_OOB_LDD2I_0_SHIFT                           24

/* OOB :: LDD2I :: OOB_LDD2I_1 [23:16] */
#define BCHP_OOB_LDD2I_OOB_LDD2I_1_MASK                            0x00ff0000
#define BCHP_OOB_LDD2I_OOB_LDD2I_1_SHIFT                           16

/* OOB :: LDD2I :: OOB_LDD2I_2 [15:08] */
#define BCHP_OOB_LDD2I_OOB_LDD2I_2_MASK                            0x0000ff00
#define BCHP_OOB_LDD2I_OOB_LDD2I_2_SHIFT                           8

/* OOB :: LDD2I :: OOB_LDD2I_3 [07:06] */
#define BCHP_OOB_LDD2I_OOB_LDD2I_3_MASK                            0x000000c0
#define BCHP_OOB_LDD2I_OOB_LDD2I_3_SHIFT                           6

/* OOB :: LDD2I :: reserved0 [05:00] */
#define BCHP_OOB_LDD2I_reserved0_MASK                              0x0000003f
#define BCHP_OOB_LDD2I_reserved0_SHIFT                             0

/***************************************************************************
 *STCLP - Out-of-Band Store ADC Clip Counter Value Register
 ***************************************************************************/
/* OOB :: STCLP :: OOB_STCLP_0 [31:24] */
#define BCHP_OOB_STCLP_OOB_STCLP_0_MASK                            0xff000000
#define BCHP_OOB_STCLP_OOB_STCLP_0_SHIFT                           24

/* OOB :: STCLP :: OOB_STCLP_1 [23:16] */
#define BCHP_OOB_STCLP_OOB_STCLP_1_MASK                            0x00ff0000
#define BCHP_OOB_STCLP_OOB_STCLP_1_SHIFT                           16

/* OOB :: STCLP :: OOB_STCLP_2 [15:08] */
#define BCHP_OOB_STCLP_OOB_STCLP_2_MASK                            0x0000ff00
#define BCHP_OOB_STCLP_OOB_STCLP_2_SHIFT                           8

/* OOB :: STCLP :: reserved0 [07:00] */
#define BCHP_OOB_STCLP_reserved0_MASK                              0x000000ff
#define BCHP_OOB_STCLP_reserved0_SHIFT                             0

/***************************************************************************
 *LDCLP - Out-of-Band Load ADC Clip Counter Value Register
 ***************************************************************************/
/* OOB :: LDCLP :: OOB_LDCLP_0 [31:24] */
#define BCHP_OOB_LDCLP_OOB_LDCLP_0_MASK                            0xff000000
#define BCHP_OOB_LDCLP_OOB_LDCLP_0_SHIFT                           24

/* OOB :: LDCLP :: OOB_LDCLP_1 [23:16] */
#define BCHP_OOB_LDCLP_OOB_LDCLP_1_MASK                            0x00ff0000
#define BCHP_OOB_LDCLP_OOB_LDCLP_1_SHIFT                           16

/* OOB :: LDCLP :: OOB_LDCLP_2 [15:08] */
#define BCHP_OOB_LDCLP_OOB_LDCLP_2_MASK                            0x0000ff00
#define BCHP_OOB_LDCLP_OOB_LDCLP_2_SHIFT                           8

/* OOB :: LDCLP :: reserved0 [07:00] */
#define BCHP_OOB_LDCLP_reserved0_MASK                              0x000000ff
#define BCHP_OOB_LDCLP_reserved0_SHIFT                             0

/***************************************************************************
 *STLPST - Out-of-Band Store Test Values Register
 ***************************************************************************/
/* OOB :: STLPST :: OOB_STLPST_0 [31:24] */
#define BCHP_OOB_STLPST_OOB_STLPST_0_MASK                          0xff000000
#define BCHP_OOB_STLPST_OOB_STLPST_0_SHIFT                         24

/* OOB :: STLPST :: reserved0 [23:00] */
#define BCHP_OOB_STLPST_reserved0_MASK                             0x00ffffff
#define BCHP_OOB_STLPST_reserved0_SHIFT                            0

/***************************************************************************
 *STFECL - Out-of-Band Store FEC Lower Control Register
 ***************************************************************************/
/* OOB :: STFECL :: OOB_STFECL_0 [31:24] */
#define BCHP_OOB_STFECL_OOB_STFECL_0_MASK                          0xff000000
#define BCHP_OOB_STFECL_OOB_STFECL_0_SHIFT                         24

/* OOB :: STFECL :: OOB_STFECL_1 [23:16] */
#define BCHP_OOB_STFECL_OOB_STFECL_1_MASK                          0x00ff0000
#define BCHP_OOB_STFECL_OOB_STFECL_1_SHIFT                         16

/* OOB :: STFECL :: OOB_STFECL_2 [15:08] */
#define BCHP_OOB_STFECL_OOB_STFECL_2_MASK                          0x0000ff00
#define BCHP_OOB_STFECL_OOB_STFECL_2_SHIFT                         8

/* OOB :: STFECL :: reserved0 [07:00] */
#define BCHP_OOB_STFECL_reserved0_MASK                             0x000000ff
#define BCHP_OOB_STFECL_reserved0_SHIFT                            0

/***************************************************************************
 *STFECH - Out-of-Band Store FEC Upper Control Register
 ***************************************************************************/
/* OOB :: STFECH :: OOB_STFECH_0 [31:24] */
#define BCHP_OOB_STFECH_OOB_STFECH_0_MASK                          0xff000000
#define BCHP_OOB_STFECH_OOB_STFECH_0_SHIFT                         24

/* OOB :: STFECH :: OOB_STFECH_1 [23:16] */
#define BCHP_OOB_STFECH_OOB_STFECH_1_MASK                          0x00ff0000
#define BCHP_OOB_STFECH_OOB_STFECH_1_SHIFT                         16

/* OOB :: STFECH :: reserved0 [15:00] */
#define BCHP_OOB_STFECH_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_STFECH_reserved0_SHIFT                            0

/***************************************************************************
 *STIDLEC - Out-of-Band Store FEC IDLE Cell Count Register
 ***************************************************************************/
/* OOB :: STIDLEC :: OOB_STIDLEC_0 [31:24] */
#define BCHP_OOB_STIDLEC_OOB_STIDLEC_0_MASK                        0xff000000
#define BCHP_OOB_STIDLEC_OOB_STIDLEC_0_SHIFT                       24

/* OOB :: STIDLEC :: OOB_STIDLEC_1 [23:16] */
#define BCHP_OOB_STIDLEC_OOB_STIDLEC_1_MASK                        0x00ff0000
#define BCHP_OOB_STIDLEC_OOB_STIDLEC_1_SHIFT                       16

/* OOB :: STIDLEC :: OOB_STIDLEC_2 [15:08] */
#define BCHP_OOB_STIDLEC_OOB_STIDLEC_2_MASK                        0x0000ff00
#define BCHP_OOB_STIDLEC_OOB_STIDLEC_2_SHIFT                       8

/* OOB :: STIDLEC :: OOB_STIDLEC_3 [07:00] */
#define BCHP_OOB_STIDLEC_OOB_STIDLEC_3_MASK                        0x000000ff
#define BCHP_OOB_STIDLEC_OOB_STIDLEC_3_SHIFT                       0

/***************************************************************************
 *STUERC - Out-of-Band Store FEC UER Counter Register
 ***************************************************************************/
/* OOB :: STUERC :: reserved0 [31:24] */
#define BCHP_OOB_STUERC_reserved0_MASK                             0xff000000
#define BCHP_OOB_STUERC_reserved0_SHIFT                            24

/* OOB :: STUERC :: OOB_STUERC_0 [23:16] */
#define BCHP_OOB_STUERC_OOB_STUERC_0_MASK                          0x00ff0000
#define BCHP_OOB_STUERC_OOB_STUERC_0_SHIFT                         16

/* OOB :: STUERC :: OOB_STUERC_1 [15:08] */
#define BCHP_OOB_STUERC_OOB_STUERC_1_MASK                          0x0000ff00
#define BCHP_OOB_STUERC_OOB_STUERC_1_SHIFT                         8

/* OOB :: STUERC :: reserved1 [07:00] */
#define BCHP_OOB_STUERC_reserved1_MASK                             0x000000ff
#define BCHP_OOB_STUERC_reserved1_SHIFT                            0

/***************************************************************************
 *STATMC - Out-of-Band Store ATM_CELL_TOTAL_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: STATMC :: OOB_STATMC_0 [31:24] */
#define BCHP_OOB_STATMC_OOB_STATMC_0_MASK                          0xff000000
#define BCHP_OOB_STATMC_OOB_STATMC_0_SHIFT                         24

/* OOB :: STATMC :: OOB_STATMC_1 [23:16] */
#define BCHP_OOB_STATMC_OOB_STATMC_1_MASK                          0x00ff0000
#define BCHP_OOB_STATMC_OOB_STATMC_1_SHIFT                         16

/* OOB :: STATMC :: OOB_STATMC_2 [15:08] */
#define BCHP_OOB_STATMC_OOB_STATMC_2_MASK                          0x0000ff00
#define BCHP_OOB_STATMC_OOB_STATMC_2_SHIFT                         8

/* OOB :: STATMC :: OOB_STATMC_3 [07:00] */
#define BCHP_OOB_STATMC_OOB_STATMC_3_MASK                          0x000000ff
#define BCHP_OOB_STATMC_OOB_STATMC_3_SHIFT                         0

/***************************************************************************
 *STRSB - Out-of-Band Store RS_BYTE_CORRECTION_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: STRSB :: OOB_STRSB_0 [31:24] */
#define BCHP_OOB_STRSB_OOB_STRSB_0_MASK                            0xff000000
#define BCHP_OOB_STRSB_OOB_STRSB_0_SHIFT                           24

/* OOB :: STRSB :: OOB_STRSB_1 [23:16] */
#define BCHP_OOB_STRSB_OOB_STRSB_1_MASK                            0x00ff0000
#define BCHP_OOB_STRSB_OOB_STRSB_1_SHIFT                           16

/* OOB :: STRSB :: reserved0 [15:00] */
#define BCHP_OOB_STRSB_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_STRSB_reserved0_SHIFT                             0

/***************************************************************************
 *STHEC - Out-of-Band Store HEC_ERROR_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: STHEC :: OOB_STHEC_0 [31:24] */
#define BCHP_OOB_STHEC_OOB_STHEC_0_MASK                            0xff000000
#define BCHP_OOB_STHEC_OOB_STHEC_0_SHIFT                           24

/* OOB :: STHEC :: OOB_STHEC_1 [23:16] */
#define BCHP_OOB_STHEC_OOB_STHEC_1_MASK                            0x00ff0000
#define BCHP_OOB_STHEC_OOB_STHEC_1_SHIFT                           16

/* OOB :: STHEC :: reserved0 [15:00] */
#define BCHP_OOB_STHEC_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_STHEC_reserved0_SHIFT                             0

/***************************************************************************
 *STATML - Out-of-Band Store ATM_CELL_LOSS_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: STATML :: OOB_STATML_0 [31:24] */
#define BCHP_OOB_STATML_OOB_STATML_0_MASK                          0xff000000
#define BCHP_OOB_STATML_OOB_STATML_0_SHIFT                         24

/* OOB :: STATML :: OOB_STATML_1 [23:16] */
#define BCHP_OOB_STATML_OOB_STATML_1_MASK                          0x00ff0000
#define BCHP_OOB_STATML_OOB_STATML_1_SHIFT                         16

/* OOB :: STATML :: reserved0 [15:00] */
#define BCHP_OOB_STATML_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_STATML_reserved0_SHIFT                            0

/***************************************************************************
 *STSL - Out-of-Band Store SL_ESF_CRC_ERROR_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: STSL :: OOB_STSL_0 [31:24] */
#define BCHP_OOB_STSL_OOB_STSL_0_MASK                              0xff000000
#define BCHP_OOB_STSL_OOB_STSL_0_SHIFT                             24

/* OOB :: STSL :: OOB_STSL_1 [23:16] */
#define BCHP_OOB_STSL_OOB_STSL_1_MASK                              0x00ff0000
#define BCHP_OOB_STSL_OOB_STSL_1_SHIFT                             16

/* OOB :: STSL :: reserved0 [15:00] */
#define BCHP_OOB_STSL_reserved0_MASK                               0x0000ffff
#define BCHP_OOB_STSL_reserved0_SHIFT                              0

/***************************************************************************
 *STSF - Out-of-Band Store SF_ESF_TOTAL_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: STSF :: OOB_STSF_0 [31:24] */
#define BCHP_OOB_STSF_OOB_STSF_0_MASK                              0xff000000
#define BCHP_OOB_STSF_OOB_STSF_0_SHIFT                             24

/* OOB :: STSF :: OOB_STSF_1 [23:16] */
#define BCHP_OOB_STSF_OOB_STSF_1_MASK                              0x00ff0000
#define BCHP_OOB_STSF_OOB_STSF_1_SHIFT                             16

/* OOB :: STSF :: OOB_STSF_2 [15:08] */
#define BCHP_OOB_STSF_OOB_STSF_2_MASK                              0x0000ff00
#define BCHP_OOB_STSF_OOB_STSF_2_SHIFT                             8

/* OOB :: STSF :: OOB_STSF_3 [07:00] */
#define BCHP_OOB_STSF_OOB_STSF_3_MASK                              0x000000ff
#define BCHP_OOB_STSF_OOB_STSF_3_SHIFT                             0

/***************************************************************************
 *STRXC - Out-of-Band Store Rx_CRC_ERROR_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: STRXC :: OOB_STRXC_0 [31:24] */
#define BCHP_OOB_STRXC_OOB_STRXC_0_MASK                            0xff000000
#define BCHP_OOB_STRXC_OOB_STRXC_0_SHIFT                           24

/* OOB :: STRXC :: OOB_STRXC_1 [23:16] */
#define BCHP_OOB_STRXC_OOB_STRXC_1_MASK                            0x00ff0000
#define BCHP_OOB_STRXC_OOB_STRXC_1_SHIFT                           16

/* OOB :: STRXC :: reserved0 [15:00] */
#define BCHP_OOB_STRXC_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_STRXC_reserved0_SHIFT                             0

/***************************************************************************
 *STPAR - Out-of-Band Store Mbit PARITY_ERROR_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: STPAR :: OOB_STPAR_0 [31:24] */
#define BCHP_OOB_STPAR_OOB_STPAR_0_MASK                            0xff000000
#define BCHP_OOB_STPAR_OOB_STPAR_0_SHIFT                           24

/* OOB :: STPAR :: OOB_STPAR_1 [23:16] */
#define BCHP_OOB_STPAR_OOB_STPAR_1_MASK                            0x00ff0000
#define BCHP_OOB_STPAR_OOB_STPAR_1_SHIFT                           16

/* OOB :: STPAR :: reserved0 [15:00] */
#define BCHP_OOB_STPAR_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_STPAR_reserved0_SHIFT                             0

/***************************************************************************
 *LDFECL - Out-of-Band Load FEC Lower Control Register
 ***************************************************************************/
/* OOB :: LDFECL :: OOB_LDFECL_0 [31:24] */
#define BCHP_OOB_LDFECL_OOB_LDFECL_0_MASK                          0xff000000
#define BCHP_OOB_LDFECL_OOB_LDFECL_0_SHIFT                         24

/* OOB :: LDFECL :: OOB_LDFECL_1 [23:16] */
#define BCHP_OOB_LDFECL_OOB_LDFECL_1_MASK                          0x00ff0000
#define BCHP_OOB_LDFECL_OOB_LDFECL_1_SHIFT                         16

/* OOB :: LDFECL :: OOB_LDFECL_2 [15:08] */
#define BCHP_OOB_LDFECL_OOB_LDFECL_2_MASK                          0x0000ff00
#define BCHP_OOB_LDFECL_OOB_LDFECL_2_SHIFT                         8

/* OOB :: LDFECL :: reserved0 [07:00] */
#define BCHP_OOB_LDFECL_reserved0_MASK                             0x000000ff
#define BCHP_OOB_LDFECL_reserved0_SHIFT                            0

/***************************************************************************
 *LDFECH - Out-of-Band Store FEC Upper Control Register
 ***************************************************************************/
/* OOB :: LDFECH :: OOB_LDFECH_0 [31:24] */
#define BCHP_OOB_LDFECH_OOB_LDFECH_0_MASK                          0xff000000
#define BCHP_OOB_LDFECH_OOB_LDFECH_0_SHIFT                         24

/* OOB :: LDFECH :: OOB_LDFECH_1 [23:16] */
#define BCHP_OOB_LDFECH_OOB_LDFECH_1_MASK                          0x00ff0000
#define BCHP_OOB_LDFECH_OOB_LDFECH_1_SHIFT                         16

/* OOB :: LDFECH :: reserved0 [15:00] */
#define BCHP_OOB_LDFECH_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_LDFECH_reserved0_SHIFT                            0

/***************************************************************************
 *LDIDLEC - Out-of-Band Load FEC IDLE Cell Count Register
 ***************************************************************************/
/* OOB :: LDIDLEC :: OOB_LDIDLEC_0 [31:24] */
#define BCHP_OOB_LDIDLEC_OOB_LDIDLEC_0_MASK                        0xff000000
#define BCHP_OOB_LDIDLEC_OOB_LDIDLEC_0_SHIFT                       24

/* OOB :: LDIDLEC :: OOB_LDIDLEC_1 [23:16] */
#define BCHP_OOB_LDIDLEC_OOB_LDIDLEC_1_MASK                        0x00ff0000
#define BCHP_OOB_LDIDLEC_OOB_LDIDLEC_1_SHIFT                       16

/* OOB :: LDIDLEC :: OOB_LDIDLEC_2 [15:08] */
#define BCHP_OOB_LDIDLEC_OOB_LDIDLEC_2_MASK                        0x0000ff00
#define BCHP_OOB_LDIDLEC_OOB_LDIDLEC_2_SHIFT                       8

/* OOB :: LDIDLEC :: OOB_LDIDLEC_3 [07:00] */
#define BCHP_OOB_LDIDLEC_OOB_LDIDLEC_3_MASK                        0x000000ff
#define BCHP_OOB_LDIDLEC_OOB_LDIDLEC_3_SHIFT                       0

/***************************************************************************
 *LDUERC - Out-of-Band Load FEC UER Counter Register
 ***************************************************************************/
/* OOB :: LDUERC :: OOB_LDUERC_0 [31:24] */
#define BCHP_OOB_LDUERC_OOB_LDUERC_0_MASK                          0xff000000
#define BCHP_OOB_LDUERC_OOB_LDUERC_0_SHIFT                         24

/* OOB :: LDUERC :: OOB_LDUERC_1 [23:16] */
#define BCHP_OOB_LDUERC_OOB_LDUERC_1_MASK                          0x00ff0000
#define BCHP_OOB_LDUERC_OOB_LDUERC_1_SHIFT                         16

/* OOB :: LDUERC :: OOB_LDUERC_2 [15:08] */
#define BCHP_OOB_LDUERC_OOB_LDUERC_2_MASK                          0x0000ff00
#define BCHP_OOB_LDUERC_OOB_LDUERC_2_SHIFT                         8

/* OOB :: LDUERC :: OOB_LDUERC_3 [07:00] */
#define BCHP_OOB_LDUERC_OOB_LDUERC_3_MASK                          0x000000ff
#define BCHP_OOB_LDUERC_OOB_LDUERC_3_SHIFT                         0

/***************************************************************************
 *LDATMC - Out-of-Band Load ATM_CELL_TOTAL_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: LDATMC :: OOB_LDATMC_0 [31:24] */
#define BCHP_OOB_LDATMC_OOB_LDATMC_0_MASK                          0xff000000
#define BCHP_OOB_LDATMC_OOB_LDATMC_0_SHIFT                         24

/* OOB :: LDATMC :: OOB_LDATMC_1 [23:16] */
#define BCHP_OOB_LDATMC_OOB_LDATMC_1_MASK                          0x00ff0000
#define BCHP_OOB_LDATMC_OOB_LDATMC_1_SHIFT                         16

/* OOB :: LDATMC :: OOB_LDATMC_2 [15:08] */
#define BCHP_OOB_LDATMC_OOB_LDATMC_2_MASK                          0x0000ff00
#define BCHP_OOB_LDATMC_OOB_LDATMC_2_SHIFT                         8

/* OOB :: LDATMC :: OOB_LDATMC_3 [07:00] */
#define BCHP_OOB_LDATMC_OOB_LDATMC_3_MASK                          0x000000ff
#define BCHP_OOB_LDATMC_OOB_LDATMC_3_SHIFT                         0

/***************************************************************************
 *LDRSB - Out-of-Band Load RS_BYTE_CORRECTION_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: LDRSB :: OOB_LDRSB_0 [31:24] */
#define BCHP_OOB_LDRSB_OOB_LDRSB_0_MASK                            0xff000000
#define BCHP_OOB_LDRSB_OOB_LDRSB_0_SHIFT                           24

/* OOB :: LDRSB :: OOB_LDRSB_1 [23:16] */
#define BCHP_OOB_LDRSB_OOB_LDRSB_1_MASK                            0x00ff0000
#define BCHP_OOB_LDRSB_OOB_LDRSB_1_SHIFT                           16

/* OOB :: LDRSB :: reserved0 [15:00] */
#define BCHP_OOB_LDRSB_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_LDRSB_reserved0_SHIFT                             0

/***************************************************************************
 *LDHEC - Out-of-Band Load HEC_ERROR_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: LDHEC :: OOB_LDHEC_0 [31:24] */
#define BCHP_OOB_LDHEC_OOB_LDHEC_0_MASK                            0xff000000
#define BCHP_OOB_LDHEC_OOB_LDHEC_0_SHIFT                           24

/* OOB :: LDHEC :: OOB_LDHEC_1 [23:16] */
#define BCHP_OOB_LDHEC_OOB_LDHEC_1_MASK                            0x00ff0000
#define BCHP_OOB_LDHEC_OOB_LDHEC_1_SHIFT                           16

/* OOB :: LDHEC :: reserved0 [15:00] */
#define BCHP_OOB_LDHEC_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_LDHEC_reserved0_SHIFT                             0

/***************************************************************************
 *LDATML - Out-of-Band Load ATM_CELL_LOSS_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: LDATML :: OOB_LDATML_0 [31:24] */
#define BCHP_OOB_LDATML_OOB_LDATML_0_MASK                          0xff000000
#define BCHP_OOB_LDATML_OOB_LDATML_0_SHIFT                         24

/* OOB :: LDATML :: OOB_LDATML_1 [23:16] */
#define BCHP_OOB_LDATML_OOB_LDATML_1_MASK                          0x00ff0000
#define BCHP_OOB_LDATML_OOB_LDATML_1_SHIFT                         16

/* OOB :: LDATML :: reserved0 [15:00] */
#define BCHP_OOB_LDATML_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_LDATML_reserved0_SHIFT                            0

/***************************************************************************
 *LDSL - Out-of-Band Load SL_ESF_CRC_ERROR_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: LDSL :: OOB_LDSL_0 [31:24] */
#define BCHP_OOB_LDSL_OOB_LDSL_0_MASK                              0xff000000
#define BCHP_OOB_LDSL_OOB_LDSL_0_SHIFT                             24

/* OOB :: LDSL :: OOB_LDSL_1 [23:16] */
#define BCHP_OOB_LDSL_OOB_LDSL_1_MASK                              0x00ff0000
#define BCHP_OOB_LDSL_OOB_LDSL_1_SHIFT                             16

/* OOB :: LDSL :: reserved0 [15:00] */
#define BCHP_OOB_LDSL_reserved0_MASK                               0x0000ffff
#define BCHP_OOB_LDSL_reserved0_SHIFT                              0

/***************************************************************************
 *LDSF - Out-of-Band Load SF_ESF_TOTAL_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: LDSF :: OOB_LDSF_0 [31:24] */
#define BCHP_OOB_LDSF_OOB_LDSF_0_MASK                              0xff000000
#define BCHP_OOB_LDSF_OOB_LDSF_0_SHIFT                             24

/* OOB :: LDSF :: OOB_LDSF_1 [23:16] */
#define BCHP_OOB_LDSF_OOB_LDSF_1_MASK                              0x00ff0000
#define BCHP_OOB_LDSF_OOB_LDSF_1_SHIFT                             16

/* OOB :: LDSF :: OOB_LDSF_2 [15:08] */
#define BCHP_OOB_LDSF_OOB_LDSF_2_MASK                              0x0000ff00
#define BCHP_OOB_LDSF_OOB_LDSF_2_SHIFT                             8

/* OOB :: LDSF :: OOB_LDSF_3 [07:00] */
#define BCHP_OOB_LDSF_OOB_LDSF_3_MASK                              0x000000ff
#define BCHP_OOB_LDSF_OOB_LDSF_3_SHIFT                             0

/***************************************************************************
 *LDRXC - Out-of-Band Load Rx_CRC_ERROR_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: LDRXC :: OOB_LDRXC_0 [31:24] */
#define BCHP_OOB_LDRXC_OOB_LDRXC_0_MASK                            0xff000000
#define BCHP_OOB_LDRXC_OOB_LDRXC_0_SHIFT                           24

/* OOB :: LDRXC :: OOB_LDRXC_1 [23:16] */
#define BCHP_OOB_LDRXC_OOB_LDRXC_1_MASK                            0x00ff0000
#define BCHP_OOB_LDRXC_OOB_LDRXC_1_SHIFT                           16

/* OOB :: LDRXC :: reserved0 [15:00] */
#define BCHP_OOB_LDRXC_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_LDRXC_reserved0_SHIFT                             0

/***************************************************************************
 *LDPAR - Out-of-Band Load Mbit PARITY_ERROR_COUNT Test Value Register (BCM_USE)
 ***************************************************************************/
/* OOB :: LDPAR :: OOB_LDPAR_0 [31:24] */
#define BCHP_OOB_LDPAR_OOB_LDPAR_0_MASK                            0xff000000
#define BCHP_OOB_LDPAR_OOB_LDPAR_0_SHIFT                           24

/* OOB :: LDPAR :: OOB_LDPAR_1 [23:16] */
#define BCHP_OOB_LDPAR_OOB_LDPAR_1_MASK                            0x00ff0000
#define BCHP_OOB_LDPAR_OOB_LDPAR_1_SHIFT                           16

/* OOB :: LDPAR :: reserved0 [15:00] */
#define BCHP_OOB_LDPAR_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_LDPAR_reserved0_SHIFT                             0

/***************************************************************************
 *STBERTT - Out-of-Band Store On-Chip BERT Integration Period and Threshold Register
 ***************************************************************************/
/* OOB :: STBERTT :: OOB_STBERTT_0 [31:24] */
#define BCHP_OOB_STBERTT_OOB_STBERTT_0_MASK                        0xff000000
#define BCHP_OOB_STBERTT_OOB_STBERTT_0_SHIFT                       24

/* OOB :: STBERTT :: OOB_STBERTT_1 [23:16] */
#define BCHP_OOB_STBERTT_OOB_STBERTT_1_MASK                        0x00ff0000
#define BCHP_OOB_STBERTT_OOB_STBERTT_1_SHIFT                       16

/* OOB :: STBERTT :: OOB_STBERTT_2 [15:08] */
#define BCHP_OOB_STBERTT_OOB_STBERTT_2_MASK                        0x0000ff00
#define BCHP_OOB_STBERTT_OOB_STBERTT_2_SHIFT                       8

/* OOB :: STBERTT :: OOB_STBERTT_3 [07:00] */
#define BCHP_OOB_STBERTT_OOB_STBERTT_3_MASK                        0x000000ff
#define BCHP_OOB_STBERTT_OOB_STBERTT_3_SHIFT                       0

/***************************************************************************
 *LDBERTT - Out-of-Band Load On-Chip BERT Integration Period and Threshold Register
 ***************************************************************************/
/* OOB :: LDBERTT :: OOB_LDBERTT_0 [31:24] */
#define BCHP_OOB_LDBERTT_OOB_LDBERTT_0_MASK                        0xff000000
#define BCHP_OOB_LDBERTT_OOB_LDBERTT_0_SHIFT                       24

/* OOB :: LDBERTT :: OOB_LDBERTT_1 [23:16] */
#define BCHP_OOB_LDBERTT_OOB_LDBERTT_1_MASK                        0x00ff0000
#define BCHP_OOB_LDBERTT_OOB_LDBERTT_1_SHIFT                       16

/* OOB :: LDBERTT :: OOB_LDBERTT_2 [15:08] */
#define BCHP_OOB_LDBERTT_OOB_LDBERTT_2_MASK                        0x0000ff00
#define BCHP_OOB_LDBERTT_OOB_LDBERTT_2_SHIFT                       8

/* OOB :: LDBERTT :: OOB_LDBERTT_3 [07:00] */
#define BCHP_OOB_LDBERTT_OOB_LDBERTT_3_MASK                        0x000000ff
#define BCHP_OOB_LDBERTT_OOB_LDBERTT_3_SHIFT                       0

/***************************************************************************
 *LDBERTC - Out-of-Band Load On-Chip BERT Error Counter Value Register
 ***************************************************************************/
/* OOB :: LDBERTC :: OOB_LDBERTC_0 [31:24] */
#define BCHP_OOB_LDBERTC_OOB_LDBERTC_0_MASK                        0xff000000
#define BCHP_OOB_LDBERTC_OOB_LDBERTC_0_SHIFT                       24

/* OOB :: LDBERTC :: OOB_LDBERTC_1 [23:16] */
#define BCHP_OOB_LDBERTC_OOB_LDBERTC_1_MASK                        0x00ff0000
#define BCHP_OOB_LDBERTC_OOB_LDBERTC_1_SHIFT                       16

/* OOB :: LDBERTC :: OOB_LDBERTC_2 [15:08] */
#define BCHP_OOB_LDBERTC_OOB_LDBERTC_2_MASK                        0x0000ff00
#define BCHP_OOB_LDBERTC_OOB_LDBERTC_2_SHIFT                       8

/* OOB :: LDBERTC :: OOB_LDBERTC_3 [07:00] */
#define BCHP_OOB_LDBERTC_OOB_LDBERTC_3_MASK                        0x000000ff
#define BCHP_OOB_LDBERTC_OOB_LDBERTC_3_SHIFT                       0

/***************************************************************************
 *STDCC - Out-of-Band Store DC Canceller Integrator Value Register
 ***************************************************************************/
/* OOB :: STDCC :: OOB_STDCC_0 [31:24] */
#define BCHP_OOB_STDCC_OOB_STDCC_0_MASK                            0xff000000
#define BCHP_OOB_STDCC_OOB_STDCC_0_SHIFT                           24

/* OOB :: STDCC :: OOB_STDCC_1 [23:16] */
#define BCHP_OOB_STDCC_OOB_STDCC_1_MASK                            0x00ff0000
#define BCHP_OOB_STDCC_OOB_STDCC_1_SHIFT                           16

/* OOB :: STDCC :: reserved0 [15:00] */
#define BCHP_OOB_STDCC_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_STDCC_reserved0_SHIFT                             0

/***************************************************************************
 *LDDCC - Out-of-Band Load DC Canceller Integrator Value Register
 ***************************************************************************/
/* OOB :: LDDCC :: OOB_LDDCC_0 [31:24] */
#define BCHP_OOB_LDDCC_OOB_LDDCC_0_MASK                            0xff000000
#define BCHP_OOB_LDDCC_OOB_LDDCC_0_SHIFT                           24

/* OOB :: LDDCC :: OOB_LDDCC_1 [23:16] */
#define BCHP_OOB_LDDCC_OOB_LDDCC_1_MASK                            0x00ff0000
#define BCHP_OOB_LDDCC_OOB_LDDCC_1_SHIFT                           16

/* OOB :: LDDCC :: reserved0 [15:00] */
#define BCHP_OOB_LDDCC_reserved0_MASK                              0x0000ffff
#define BCHP_OOB_LDDCC_reserved0_SHIFT                             0

/***************************************************************************
 *STFLA - Out-of-Band Store the 18-bit Lock Accumulator Register
 ***************************************************************************/
/* OOB :: STFLA :: OOB_STFLA_0 [31:24] */
#define BCHP_OOB_STFLA_OOB_STFLA_0_MASK                            0xff000000
#define BCHP_OOB_STFLA_OOB_STFLA_0_SHIFT                           24

/* OOB :: STFLA :: OOB_STFLA_1 [23:16] */
#define BCHP_OOB_STFLA_OOB_STFLA_1_MASK                            0x00ff0000
#define BCHP_OOB_STFLA_OOB_STFLA_1_SHIFT                           16

/* OOB :: STFLA :: OOB_STFLA_2 [15:08] */
#define BCHP_OOB_STFLA_OOB_STFLA_2_MASK                            0x0000ff00
#define BCHP_OOB_STFLA_OOB_STFLA_2_SHIFT                           8

/* OOB :: STFLA :: reserved0 [07:00] */
#define BCHP_OOB_STFLA_reserved0_MASK                              0x000000ff
#define BCHP_OOB_STFLA_reserved0_SHIFT                             0

/***************************************************************************
 *STFLTH - Out-of-Band Store the 6-bit Lock Indicator Threshold1 and Threshold2 Values Register
 ***************************************************************************/
/* OOB :: STFLTH :: OOB_STFLTH_0 [31:24] */
#define BCHP_OOB_STFLTH_OOB_STFLTH_0_MASK                          0xff000000
#define BCHP_OOB_STFLTH_OOB_STFLTH_0_SHIFT                         24

/* OOB :: STFLTH :: OOB_STFLTH_1 [23:16] */
#define BCHP_OOB_STFLTH_OOB_STFLTH_1_MASK                          0x00ff0000
#define BCHP_OOB_STFLTH_OOB_STFLTH_1_SHIFT                         16

/* OOB :: STFLTH :: reserved0 [15:00] */
#define BCHP_OOB_STFLTH_reserved0_MASK                             0x0000ffff
#define BCHP_OOB_STFLTH_reserved0_SHIFT                            0

/***************************************************************************
 *LDFLA - Out-of-Band Load the 18-bit Lock Accumulator Register
 ***************************************************************************/
/* OOB :: LDFLA :: OOB_LDFLA_0 [31:24] */
#define BCHP_OOB_LDFLA_OOB_LDFLA_0_MASK                            0xff000000
#define BCHP_OOB_LDFLA_OOB_LDFLA_0_SHIFT                           24

/* OOB :: LDFLA :: OOB_LDFLA_1 [23:16] */
#define BCHP_OOB_LDFLA_OOB_LDFLA_1_MASK                            0x00ff0000
#define BCHP_OOB_LDFLA_OOB_LDFLA_1_SHIFT                           16

/* OOB :: LDFLA :: OOB_LDFLA_2 [15:08] */
#define BCHP_OOB_LDFLA_OOB_LDFLA_2_MASK                            0x0000ff00
#define BCHP_OOB_LDFLA_OOB_LDFLA_2_SHIFT                           8

/* OOB :: LDFLA :: reserved0 [07:00] */
#define BCHP_OOB_LDFLA_reserved0_MASK                              0x000000ff
#define BCHP_OOB_LDFLA_reserved0_SHIFT                             0

/***************************************************************************
 *IRQSTA2C - Out-of-Band IRQ to CPU Status Register
 ***************************************************************************/
/* OOB :: IRQSTA2C :: reserved0 [31:06] */
#define BCHP_OOB_IRQSTA2C_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQSTA2C_reserved0_SHIFT                          6

/* OOB :: IRQSTA2C :: FLI_IS_2C [05:05] */
#define BCHP_OOB_IRQSTA2C_FLI_IS_2C_MASK                           0x00000020
#define BCHP_OOB_IRQSTA2C_FLI_IS_2C_SHIFT                          5

/* OOB :: IRQSTA2C :: FLI_LS_2C [04:04] */
#define BCHP_OOB_IRQSTA2C_FLI_LS_2C_MASK                           0x00000010
#define BCHP_OOB_IRQSTA2C_FLI_LS_2C_SHIFT                          4

/* OOB :: IRQSTA2C :: FEC_IS_2C [03:03] */
#define BCHP_OOB_IRQSTA2C_FEC_IS_2C_MASK                           0x00000008
#define BCHP_OOB_IRQSTA2C_FEC_IS_2C_SHIFT                          3

/* OOB :: IRQSTA2C :: FEC_LS_2C [02:02] */
#define BCHP_OOB_IRQSTA2C_FEC_LS_2C_MASK                           0x00000004
#define BCHP_OOB_IRQSTA2C_FEC_LS_2C_SHIFT                          2

/* OOB :: IRQSTA2C :: SNR_IS_2C [01:01] */
#define BCHP_OOB_IRQSTA2C_SNR_IS_2C_MASK                           0x00000002
#define BCHP_OOB_IRQSTA2C_SNR_IS_2C_SHIFT                          1

/* OOB :: IRQSTA2C :: SNR_LS_2C [00:00] */
#define BCHP_OOB_IRQSTA2C_SNR_LS_2C_MASK                           0x00000001
#define BCHP_OOB_IRQSTA2C_SNR_LS_2C_SHIFT                          0

/***************************************************************************
 *IRQSET2C - Out-of-Band Set IRQ to CPU Register
 ***************************************************************************/
/* OOB :: IRQSET2C :: reserved0 [31:06] */
#define BCHP_OOB_IRQSET2C_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQSET2C_reserved0_SHIFT                          6

/* OOB :: IRQSET2C :: FLI_IS_S2C [05:05] */
#define BCHP_OOB_IRQSET2C_FLI_IS_S2C_MASK                          0x00000020
#define BCHP_OOB_IRQSET2C_FLI_IS_S2C_SHIFT                         5

/* OOB :: IRQSET2C :: FLI_LS_S2C [04:04] */
#define BCHP_OOB_IRQSET2C_FLI_LS_S2C_MASK                          0x00000010
#define BCHP_OOB_IRQSET2C_FLI_LS_S2C_SHIFT                         4

/* OOB :: IRQSET2C :: FEC_IS_S2C [03:03] */
#define BCHP_OOB_IRQSET2C_FEC_IS_S2C_MASK                          0x00000008
#define BCHP_OOB_IRQSET2C_FEC_IS_S2C_SHIFT                         3

/* OOB :: IRQSET2C :: FEC_LS_S2C [02:02] */
#define BCHP_OOB_IRQSET2C_FEC_LS_S2C_MASK                          0x00000004
#define BCHP_OOB_IRQSET2C_FEC_LS_S2C_SHIFT                         2

/* OOB :: IRQSET2C :: SNR_IS_S2C [01:01] */
#define BCHP_OOB_IRQSET2C_SNR_IS_S2C_MASK                          0x00000002
#define BCHP_OOB_IRQSET2C_SNR_IS_S2C_SHIFT                         1

/* OOB :: IRQSET2C :: SNR_LS_S2C [00:00] */
#define BCHP_OOB_IRQSET2C_SNR_LS_S2C_MASK                          0x00000001
#define BCHP_OOB_IRQSET2C_SNR_LS_S2C_SHIFT                         0

/***************************************************************************
 *IRQCLR2C - Out-of-Band CLear IRQ to CPU Register
 ***************************************************************************/
/* OOB :: IRQCLR2C :: reserved0 [31:06] */
#define BCHP_OOB_IRQCLR2C_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQCLR2C_reserved0_SHIFT                          6

/* OOB :: IRQCLR2C :: FLI_IS_C2C [05:05] */
#define BCHP_OOB_IRQCLR2C_FLI_IS_C2C_MASK                          0x00000020
#define BCHP_OOB_IRQCLR2C_FLI_IS_C2C_SHIFT                         5

/* OOB :: IRQCLR2C :: FLI_LS_C2C [04:04] */
#define BCHP_OOB_IRQCLR2C_FLI_LS_C2C_MASK                          0x00000010
#define BCHP_OOB_IRQCLR2C_FLI_LS_C2C_SHIFT                         4

/* OOB :: IRQCLR2C :: FEC_IS_C2C [03:03] */
#define BCHP_OOB_IRQCLR2C_FEC_IS_C2C_MASK                          0x00000008
#define BCHP_OOB_IRQCLR2C_FEC_IS_C2C_SHIFT                         3

/* OOB :: IRQCLR2C :: FEC_LS_C2C [02:02] */
#define BCHP_OOB_IRQCLR2C_FEC_LS_C2C_MASK                          0x00000004
#define BCHP_OOB_IRQCLR2C_FEC_LS_C2C_SHIFT                         2

/* OOB :: IRQCLR2C :: SNR_IS_C2C [01:01] */
#define BCHP_OOB_IRQCLR2C_SNR_IS_C2C_MASK                          0x00000002
#define BCHP_OOB_IRQCLR2C_SNR_IS_C2C_SHIFT                         1

/* OOB :: IRQCLR2C :: SNR_LS_C2C [00:00] */
#define BCHP_OOB_IRQCLR2C_SNR_LS_C2C_MASK                          0x00000001
#define BCHP_OOB_IRQCLR2C_SNR_LS_C2C_SHIFT                         0

/***************************************************************************
 *IRQMSK2C - Out-of-Band IRQ to CPU Mask Register
 ***************************************************************************/
/* OOB :: IRQMSK2C :: reserved0 [31:06] */
#define BCHP_OOB_IRQMSK2C_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQMSK2C_reserved0_SHIFT                          6

/* OOB :: IRQMSK2C :: FLI_IS_M2C [05:05] */
#define BCHP_OOB_IRQMSK2C_FLI_IS_M2C_MASK                          0x00000020
#define BCHP_OOB_IRQMSK2C_FLI_IS_M2C_SHIFT                         5

/* OOB :: IRQMSK2C :: FLI_LS_M2C [04:04] */
#define BCHP_OOB_IRQMSK2C_FLI_LS_M2C_MASK                          0x00000010
#define BCHP_OOB_IRQMSK2C_FLI_LS_M2C_SHIFT                         4

/* OOB :: IRQMSK2C :: FEC_IS_M2C [03:03] */
#define BCHP_OOB_IRQMSK2C_FEC_IS_M2C_MASK                          0x00000008
#define BCHP_OOB_IRQMSK2C_FEC_IS_M2C_SHIFT                         3

/* OOB :: IRQMSK2C :: FEC_LS_M2C [02:02] */
#define BCHP_OOB_IRQMSK2C_FEC_LS_M2C_MASK                          0x00000004
#define BCHP_OOB_IRQMSK2C_FEC_LS_M2C_SHIFT                         2

/* OOB :: IRQMSK2C :: SNR_IS_M2C [01:01] */
#define BCHP_OOB_IRQMSK2C_SNR_IS_M2C_MASK                          0x00000002
#define BCHP_OOB_IRQMSK2C_SNR_IS_M2C_SHIFT                         1

/* OOB :: IRQMSK2C :: SNR_LS_M2C [00:00] */
#define BCHP_OOB_IRQMSK2C_SNR_LS_M2C_MASK                          0x00000001
#define BCHP_OOB_IRQMSK2C_SNR_LS_M2C_SHIFT                         0

/***************************************************************************
 *IRQMST2C - Out-of-Band IRQ to CPU Mask Set Register
 ***************************************************************************/
/* OOB :: IRQMST2C :: reserved0 [31:06] */
#define BCHP_OOB_IRQMST2C_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQMST2C_reserved0_SHIFT                          6

/* OOB :: IRQMST2C :: FLI_IS_MS2C [05:05] */
#define BCHP_OOB_IRQMST2C_FLI_IS_MS2C_MASK                         0x00000020
#define BCHP_OOB_IRQMST2C_FLI_IS_MS2C_SHIFT                        5

/* OOB :: IRQMST2C :: FLI_LS_MS2C [04:04] */
#define BCHP_OOB_IRQMST2C_FLI_LS_MS2C_MASK                         0x00000010
#define BCHP_OOB_IRQMST2C_FLI_LS_MS2C_SHIFT                        4

/* OOB :: IRQMST2C :: FEC_IS_MS2C [03:03] */
#define BCHP_OOB_IRQMST2C_FEC_IS_MS2C_MASK                         0x00000008
#define BCHP_OOB_IRQMST2C_FEC_IS_MS2C_SHIFT                        3

/* OOB :: IRQMST2C :: FEC_LS_MS2C [02:02] */
#define BCHP_OOB_IRQMST2C_FEC_LS_MS2C_MASK                         0x00000004
#define BCHP_OOB_IRQMST2C_FEC_LS_MS2C_SHIFT                        2

/* OOB :: IRQMST2C :: SNR_IS_MS2C [01:01] */
#define BCHP_OOB_IRQMST2C_SNR_IS_MS2C_MASK                         0x00000002
#define BCHP_OOB_IRQMST2C_SNR_IS_MS2C_SHIFT                        1

/* OOB :: IRQMST2C :: SNR_LS_MS2C [00:00] */
#define BCHP_OOB_IRQMST2C_SNR_LS_MS2C_MASK                         0x00000001
#define BCHP_OOB_IRQMST2C_SNR_LS_MS2C_SHIFT                        0

/***************************************************************************
 *IRQMCL2C - Out-of-Band IRQ to CPU Mask Clear Register
 ***************************************************************************/
/* OOB :: IRQMCL2C :: reserved0 [31:06] */
#define BCHP_OOB_IRQMCL2C_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQMCL2C_reserved0_SHIFT                          6

/* OOB :: IRQMCL2C :: FLI_IS_MC2C [05:05] */
#define BCHP_OOB_IRQMCL2C_FLI_IS_MC2C_MASK                         0x00000020
#define BCHP_OOB_IRQMCL2C_FLI_IS_MC2C_SHIFT                        5

/* OOB :: IRQMCL2C :: FLI_LS_MC2C [04:04] */
#define BCHP_OOB_IRQMCL2C_FLI_LS_MC2C_MASK                         0x00000010
#define BCHP_OOB_IRQMCL2C_FLI_LS_MC2C_SHIFT                        4

/* OOB :: IRQMCL2C :: FEC_IS_MC2C [03:03] */
#define BCHP_OOB_IRQMCL2C_FEC_IS_MC2C_MASK                         0x00000008
#define BCHP_OOB_IRQMCL2C_FEC_IS_MC2C_SHIFT                        3

/* OOB :: IRQMCL2C :: FEC_LS_MC2C [02:02] */
#define BCHP_OOB_IRQMCL2C_FEC_LS_MC2C_MASK                         0x00000004
#define BCHP_OOB_IRQMCL2C_FEC_LS_MC2C_SHIFT                        2

/* OOB :: IRQMCL2C :: SNR_IS_MC2C [01:01] */
#define BCHP_OOB_IRQMCL2C_SNR_IS_MC2C_MASK                         0x00000002
#define BCHP_OOB_IRQMCL2C_SNR_IS_MC2C_SHIFT                        1

/* OOB :: IRQMCL2C :: SNR_LS_MC2C [00:00] */
#define BCHP_OOB_IRQMCL2C_SNR_LS_MC2C_MASK                         0x00000001
#define BCHP_OOB_IRQMCL2C_SNR_LS_MC2C_SHIFT                        0

/***************************************************************************
 *IRQSTA2P - Out-of-Band IRQ to PCI Status Register
 ***************************************************************************/
/* OOB :: IRQSTA2P :: reserved0 [31:06] */
#define BCHP_OOB_IRQSTA2P_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQSTA2P_reserved0_SHIFT                          6

/* OOB :: IRQSTA2P :: FLI_IS_2P [05:05] */
#define BCHP_OOB_IRQSTA2P_FLI_IS_2P_MASK                           0x00000020
#define BCHP_OOB_IRQSTA2P_FLI_IS_2P_SHIFT                          5

/* OOB :: IRQSTA2P :: FLI_LS_2P [04:04] */
#define BCHP_OOB_IRQSTA2P_FLI_LS_2P_MASK                           0x00000010
#define BCHP_OOB_IRQSTA2P_FLI_LS_2P_SHIFT                          4

/* OOB :: IRQSTA2P :: FEC_IS_2P [03:03] */
#define BCHP_OOB_IRQSTA2P_FEC_IS_2P_MASK                           0x00000008
#define BCHP_OOB_IRQSTA2P_FEC_IS_2P_SHIFT                          3

/* OOB :: IRQSTA2P :: FEC_LS_2P [02:02] */
#define BCHP_OOB_IRQSTA2P_FEC_LS_2P_MASK                           0x00000004
#define BCHP_OOB_IRQSTA2P_FEC_LS_2P_SHIFT                          2

/* OOB :: IRQSTA2P :: SNR_IS_2P [01:01] */
#define BCHP_OOB_IRQSTA2P_SNR_IS_2P_MASK                           0x00000002
#define BCHP_OOB_IRQSTA2P_SNR_IS_2P_SHIFT                          1

/* OOB :: IRQSTA2P :: SNR_LS_2P [00:00] */
#define BCHP_OOB_IRQSTA2P_SNR_LS_2P_MASK                           0x00000001
#define BCHP_OOB_IRQSTA2P_SNR_LS_2P_SHIFT                          0

/***************************************************************************
 *IRQSET2P - Out-of-Band Set IRQ to PCI Register
 ***************************************************************************/
/* OOB :: IRQSET2P :: reserved0 [31:06] */
#define BCHP_OOB_IRQSET2P_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQSET2P_reserved0_SHIFT                          6

/* OOB :: IRQSET2P :: FLI_IS_S2P [05:05] */
#define BCHP_OOB_IRQSET2P_FLI_IS_S2P_MASK                          0x00000020
#define BCHP_OOB_IRQSET2P_FLI_IS_S2P_SHIFT                         5

/* OOB :: IRQSET2P :: FLI_LS_S2P [04:04] */
#define BCHP_OOB_IRQSET2P_FLI_LS_S2P_MASK                          0x00000010
#define BCHP_OOB_IRQSET2P_FLI_LS_S2P_SHIFT                         4

/* OOB :: IRQSET2P :: FEC_IS_S2P [03:03] */
#define BCHP_OOB_IRQSET2P_FEC_IS_S2P_MASK                          0x00000008
#define BCHP_OOB_IRQSET2P_FEC_IS_S2P_SHIFT                         3

/* OOB :: IRQSET2P :: FEC_LS_S2P [02:02] */
#define BCHP_OOB_IRQSET2P_FEC_LS_S2P_MASK                          0x00000004
#define BCHP_OOB_IRQSET2P_FEC_LS_S2P_SHIFT                         2

/* OOB :: IRQSET2P :: SNR_IS_S2P [01:01] */
#define BCHP_OOB_IRQSET2P_SNR_IS_S2P_MASK                          0x00000002
#define BCHP_OOB_IRQSET2P_SNR_IS_S2P_SHIFT                         1

/* OOB :: IRQSET2P :: SNR_LS_S2P [00:00] */
#define BCHP_OOB_IRQSET2P_SNR_LS_S2P_MASK                          0x00000001
#define BCHP_OOB_IRQSET2P_SNR_LS_S2P_SHIFT                         0

/***************************************************************************
 *IRQCLR2P - Out-of-Band CLear IRQ to PCI Register
 ***************************************************************************/
/* OOB :: IRQCLR2P :: reserved0 [31:06] */
#define BCHP_OOB_IRQCLR2P_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQCLR2P_reserved0_SHIFT                          6

/* OOB :: IRQCLR2P :: FLI_IS_C2P [05:05] */
#define BCHP_OOB_IRQCLR2P_FLI_IS_C2P_MASK                          0x00000020
#define BCHP_OOB_IRQCLR2P_FLI_IS_C2P_SHIFT                         5

/* OOB :: IRQCLR2P :: FLI_LS_C2P [04:04] */
#define BCHP_OOB_IRQCLR2P_FLI_LS_C2P_MASK                          0x00000010
#define BCHP_OOB_IRQCLR2P_FLI_LS_C2P_SHIFT                         4

/* OOB :: IRQCLR2P :: FEC_IS_C2P [03:03] */
#define BCHP_OOB_IRQCLR2P_FEC_IS_C2P_MASK                          0x00000008
#define BCHP_OOB_IRQCLR2P_FEC_IS_C2P_SHIFT                         3

/* OOB :: IRQCLR2P :: FEC_LS_C2P [02:02] */
#define BCHP_OOB_IRQCLR2P_FEC_LS_C2P_MASK                          0x00000004
#define BCHP_OOB_IRQCLR2P_FEC_LS_C2P_SHIFT                         2

/* OOB :: IRQCLR2P :: SNR_IS_C2P [01:01] */
#define BCHP_OOB_IRQCLR2P_SNR_IS_C2P_MASK                          0x00000002
#define BCHP_OOB_IRQCLR2P_SNR_IS_C2P_SHIFT                         1

/* OOB :: IRQCLR2P :: SNR_LS_C2P [00:00] */
#define BCHP_OOB_IRQCLR2P_SNR_LS_C2P_MASK                          0x00000001
#define BCHP_OOB_IRQCLR2P_SNR_LS_C2P_SHIFT                         0

/***************************************************************************
 *IRQMSK2P - Out-of-Band IRQ to PCI Mask Register
 ***************************************************************************/
/* OOB :: IRQMSK2P :: reserved0 [31:06] */
#define BCHP_OOB_IRQMSK2P_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQMSK2P_reserved0_SHIFT                          6

/* OOB :: IRQMSK2P :: FLI_IS_M2P [05:05] */
#define BCHP_OOB_IRQMSK2P_FLI_IS_M2P_MASK                          0x00000020
#define BCHP_OOB_IRQMSK2P_FLI_IS_M2P_SHIFT                         5

/* OOB :: IRQMSK2P :: FLI_LS_M2P [04:04] */
#define BCHP_OOB_IRQMSK2P_FLI_LS_M2P_MASK                          0x00000010
#define BCHP_OOB_IRQMSK2P_FLI_LS_M2P_SHIFT                         4

/* OOB :: IRQMSK2P :: FEC_IS_M2P [03:03] */
#define BCHP_OOB_IRQMSK2P_FEC_IS_M2P_MASK                          0x00000008
#define BCHP_OOB_IRQMSK2P_FEC_IS_M2P_SHIFT                         3

/* OOB :: IRQMSK2P :: FEC_LS_M2P [02:02] */
#define BCHP_OOB_IRQMSK2P_FEC_LS_M2P_MASK                          0x00000004
#define BCHP_OOB_IRQMSK2P_FEC_LS_M2P_SHIFT                         2

/* OOB :: IRQMSK2P :: SNR_IS_M2P [01:01] */
#define BCHP_OOB_IRQMSK2P_SNR_IS_M2P_MASK                          0x00000002
#define BCHP_OOB_IRQMSK2P_SNR_IS_M2P_SHIFT                         1

/* OOB :: IRQMSK2P :: SNR_LS_M2P [00:00] */
#define BCHP_OOB_IRQMSK2P_SNR_LS_M2P_MASK                          0x00000001
#define BCHP_OOB_IRQMSK2P_SNR_LS_M2P_SHIFT                         0

/***************************************************************************
 *IRQMST2P - Out-of-Band IRQ to PCI Mask Set Register
 ***************************************************************************/
/* OOB :: IRQMST2P :: reserved0 [31:06] */
#define BCHP_OOB_IRQMST2P_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQMST2P_reserved0_SHIFT                          6

/* OOB :: IRQMST2P :: FLI_IS_MS2P [05:05] */
#define BCHP_OOB_IRQMST2P_FLI_IS_MS2P_MASK                         0x00000020
#define BCHP_OOB_IRQMST2P_FLI_IS_MS2P_SHIFT                        5

/* OOB :: IRQMST2P :: FLI_LS_MS2P [04:04] */
#define BCHP_OOB_IRQMST2P_FLI_LS_MS2P_MASK                         0x00000010
#define BCHP_OOB_IRQMST2P_FLI_LS_MS2P_SHIFT                        4

/* OOB :: IRQMST2P :: FEC_IS_MS2P [03:03] */
#define BCHP_OOB_IRQMST2P_FEC_IS_MS2P_MASK                         0x00000008
#define BCHP_OOB_IRQMST2P_FEC_IS_MS2P_SHIFT                        3

/* OOB :: IRQMST2P :: FEC_LS_MS2P [02:02] */
#define BCHP_OOB_IRQMST2P_FEC_LS_MS2P_MASK                         0x00000004
#define BCHP_OOB_IRQMST2P_FEC_LS_MS2P_SHIFT                        2

/* OOB :: IRQMST2P :: SNR_IS_MS2P [01:01] */
#define BCHP_OOB_IRQMST2P_SNR_IS_MS2P_MASK                         0x00000002
#define BCHP_OOB_IRQMST2P_SNR_IS_MS2P_SHIFT                        1

/* OOB :: IRQMST2P :: SNR_LS_MS2P [00:00] */
#define BCHP_OOB_IRQMST2P_SNR_LS_MS2P_MASK                         0x00000001
#define BCHP_OOB_IRQMST2P_SNR_LS_MS2P_SHIFT                        0

/***************************************************************************
 *IRQMCL2P - Out-of-Band IRQ to PCI Mask Clear Register
 ***************************************************************************/
/* OOB :: IRQMCL2P :: reserved0 [31:06] */
#define BCHP_OOB_IRQMCL2P_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQMCL2P_reserved0_SHIFT                          6

/* OOB :: IRQMCL2P :: FLI_IS_MC2P [05:05] */
#define BCHP_OOB_IRQMCL2P_FLI_IS_MC2P_MASK                         0x00000020
#define BCHP_OOB_IRQMCL2P_FLI_IS_MC2P_SHIFT                        5

/* OOB :: IRQMCL2P :: FLI_LS_MC2P [04:04] */
#define BCHP_OOB_IRQMCL2P_FLI_LS_MC2P_MASK                         0x00000010
#define BCHP_OOB_IRQMCL2P_FLI_LS_MC2P_SHIFT                        4

/* OOB :: IRQMCL2P :: FEC_IS_MC2P [03:03] */
#define BCHP_OOB_IRQMCL2P_FEC_IS_MC2P_MASK                         0x00000008
#define BCHP_OOB_IRQMCL2P_FEC_IS_MC2P_SHIFT                        3

/* OOB :: IRQMCL2P :: FEC_LS_MC2P [02:02] */
#define BCHP_OOB_IRQMCL2P_FEC_LS_MC2P_MASK                         0x00000004
#define BCHP_OOB_IRQMCL2P_FEC_LS_MC2P_SHIFT                        2

/* OOB :: IRQMCL2P :: SNR_IS_MC2P [01:01] */
#define BCHP_OOB_IRQMCL2P_SNR_IS_MC2P_MASK                         0x00000002
#define BCHP_OOB_IRQMCL2P_SNR_IS_MC2P_SHIFT                        1

/* OOB :: IRQMCL2P :: SNR_LS_MC2P [00:00] */
#define BCHP_OOB_IRQMCL2P_SNR_LS_MC2P_MASK                         0x00000001
#define BCHP_OOB_IRQMCL2P_SNR_LS_MC2P_SHIFT                        0

/***************************************************************************
 *TEST_OUTPUT_CTRL - Out-of-Band output control for testing
 ***************************************************************************/
/* OOB :: TEST_OUTPUT_CTRL :: reserved0 [31:07] */
#define BCHP_OOB_TEST_OUTPUT_CTRL_reserved0_MASK                   0xffffff80
#define BCHP_OOB_TEST_OUTPUT_CTRL_reserved0_SHIFT                  7

/* OOB :: TEST_OUTPUT_CTRL :: FORCE_PATTERN [06:05] */
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_PATTERN_MASK               0x00000060
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_PATTERN_SHIFT              5

/* OOB :: TEST_OUTPUT_CTRL :: FORCE_TPOUT [04:04] */
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_TPOUT_MASK                 0x00000010
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_TPOUT_SHIFT                4

/* OOB :: TEST_OUTPUT_CTRL :: FORCE_FCW [03:03] */
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_FCW_MASK                   0x00000008
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_FCW_SHIFT                  3

/* OOB :: TEST_OUTPUT_CTRL :: FORCE_TO_XPT [02:02] */
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_TO_XPT_MASK                0x00000004
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_TO_XPT_SHIFT               2

/* OOB :: TEST_OUTPUT_CTRL :: FORCE_TO_DAV [01:01] */
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_TO_DAV_MASK                0x00000002
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_TO_DAV_SHIFT               1

/* OOB :: TEST_OUTPUT_CTRL :: FORCE_TO_PIN [00:00] */
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_TO_PIN_MASK                0x00000001
#define BCHP_OOB_TEST_OUTPUT_CTRL_FORCE_TO_PIN_SHIFT               0

/***************************************************************************
 *TEST_FEC_OUT - Out-of-Band FEC output value for testing
 ***************************************************************************/
/* OOB :: TEST_FEC_OUT :: reserved0 [31:29] */
#define BCHP_OOB_TEST_FEC_OUT_reserved0_MASK                       0xe0000000
#define BCHP_OOB_TEST_FEC_OUT_reserved0_SHIFT                      29

/* OOB :: TEST_FEC_OUT :: PDAT_TO_XPT [28:21] */
#define BCHP_OOB_TEST_FEC_OUT_PDAT_TO_XPT_MASK                     0x1fe00000
#define BCHP_OOB_TEST_FEC_OUT_PDAT_TO_XPT_SHIFT                    21

/* OOB :: TEST_FEC_OUT :: ERR_TO_XPT [20:20] */
#define BCHP_OOB_TEST_FEC_OUT_ERR_TO_XPT_MASK                      0x00100000
#define BCHP_OOB_TEST_FEC_OUT_ERR_TO_XPT_SHIFT                     20

/* OOB :: TEST_FEC_OUT :: VAL_TO_XPT [19:19] */
#define BCHP_OOB_TEST_FEC_OUT_VAL_TO_XPT_MASK                      0x00080000
#define BCHP_OOB_TEST_FEC_OUT_VAL_TO_XPT_SHIFT                     19

/* OOB :: TEST_FEC_OUT :: SYN_TO_XPT [18:18] */
#define BCHP_OOB_TEST_FEC_OUT_SYN_TO_XPT_MASK                      0x00040000
#define BCHP_OOB_TEST_FEC_OUT_SYN_TO_XPT_SHIFT                     18

/* OOB :: TEST_FEC_OUT :: SDAT_TO_XPT [17:17] */
#define BCHP_OOB_TEST_FEC_OUT_SDAT_TO_XPT_MASK                     0x00020000
#define BCHP_OOB_TEST_FEC_OUT_SDAT_TO_XPT_SHIFT                    17

/* OOB :: TEST_FEC_OUT :: CLK_TO_XPT [16:16] */
#define BCHP_OOB_TEST_FEC_OUT_CLK_TO_XPT_MASK                      0x00010000
#define BCHP_OOB_TEST_FEC_OUT_CLK_TO_XPT_SHIFT                     16

/* OOB :: TEST_FEC_OUT :: reserved1 [15:13] */
#define BCHP_OOB_TEST_FEC_OUT_reserved1_MASK                       0x0000e000
#define BCHP_OOB_TEST_FEC_OUT_reserved1_SHIFT                      13

/* OOB :: TEST_FEC_OUT :: RXDTYP_TO_DAV [12:10] */
#define BCHP_OOB_TEST_FEC_OUT_RXDTYP_TO_DAV_MASK                   0x00001c00
#define BCHP_OOB_TEST_FEC_OUT_RXDTYP_TO_DAV_SHIFT                  10

/* OOB :: TEST_FEC_OUT :: RXLOF_TO_DAV [09:09] */
#define BCHP_OOB_TEST_FEC_OUT_RXLOF_TO_DAV_MASK                    0x00000200
#define BCHP_OOB_TEST_FEC_OUT_RXLOF_TO_DAV_SHIFT                   9

/* OOB :: TEST_FEC_OUT :: RXSOF_TO_DAV [08:08] */
#define BCHP_OOB_TEST_FEC_OUT_RXSOF_TO_DAV_MASK                    0x00000100
#define BCHP_OOB_TEST_FEC_OUT_RXSOF_TO_DAV_SHIFT                   8

/* OOB :: TEST_FEC_OUT :: RXSOC_TO_DAV [07:07] */
#define BCHP_OOB_TEST_FEC_OUT_RXSOC_TO_DAV_MASK                    0x00000080
#define BCHP_OOB_TEST_FEC_OUT_RXSOC_TO_DAV_SHIFT                   7

/* OOB :: TEST_FEC_OUT :: RXVAL_TO_DAV [06:06] */
#define BCHP_OOB_TEST_FEC_OUT_RXVAL_TO_DAV_MASK                    0x00000040
#define BCHP_OOB_TEST_FEC_OUT_RXVAL_TO_DAV_SHIFT                   6

/* OOB :: TEST_FEC_OUT :: DAT_TO_DAV [05:05] */
#define BCHP_OOB_TEST_FEC_OUT_DAT_TO_DAV_MASK                      0x00000020
#define BCHP_OOB_TEST_FEC_OUT_DAT_TO_DAV_SHIFT                     5

/* OOB :: TEST_FEC_OUT :: CLK_TO_DAV [04:04] */
#define BCHP_OOB_TEST_FEC_OUT_CLK_TO_DAV_MASK                      0x00000010
#define BCHP_OOB_TEST_FEC_OUT_CLK_TO_DAV_SHIFT                     4

/* OOB :: TEST_FEC_OUT :: OB_AGC [03:03] */
#define BCHP_OOB_TEST_FEC_OUT_OB_AGC_MASK                          0x00000008
#define BCHP_OOB_TEST_FEC_OUT_OB_AGC_SHIFT                         3

/* OOB :: TEST_FEC_OUT :: CLK_TO_US [02:02] */
#define BCHP_OOB_TEST_FEC_OUT_CLK_TO_US_MASK                       0x00000004
#define BCHP_OOB_TEST_FEC_OUT_CLK_TO_US_SHIFT                      2

/* OOB :: TEST_FEC_OUT :: DAT_TO_PIN [01:01] */
#define BCHP_OOB_TEST_FEC_OUT_DAT_TO_PIN_MASK                      0x00000002
#define BCHP_OOB_TEST_FEC_OUT_DAT_TO_PIN_SHIFT                     1

/* OOB :: TEST_FEC_OUT :: CLK_TO_PIN [00:00] */
#define BCHP_OOB_TEST_FEC_OUT_CLK_TO_PIN_MASK                      0x00000001
#define BCHP_OOB_TEST_FEC_OUT_CLK_TO_PIN_SHIFT                     0

/***************************************************************************
 *TEST_FCW_OUT - Out-of-Band FCW output value for testing
 ***************************************************************************/
/* OOB :: TEST_FCW_OUT :: VALUE_TO_FCW [31:00] */
#define BCHP_OOB_TEST_FCW_OUT_VALUE_TO_FCW_MASK                    0xffffffff
#define BCHP_OOB_TEST_FCW_OUT_VALUE_TO_FCW_SHIFT                   0

/***************************************************************************
 *SERIAL_OUTPUT_CTRL - Out-of_Band Serial Output Control to XPT and POD
 ***************************************************************************/
/* OOB :: SERIAL_OUTPUT_CTRL :: reserved0 [31:04] */
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_reserved0_MASK                 0xfffffff0
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_reserved0_SHIFT                4

/* OOB :: SERIAL_OUTPUT_CTRL :: XPT_FECBYP [03:03] */
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_XPT_FECBYP_MASK                0x00000008
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_XPT_FECBYP_SHIFT               3

/* OOB :: SERIAL_OUTPUT_CTRL :: XPT_BYPCTRL [02:02] */
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_XPT_BYPCTRL_MASK               0x00000004
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_XPT_BYPCTRL_SHIFT              2

/* OOB :: SERIAL_OUTPUT_CTRL :: POD_FECBYP [01:01] */
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_POD_FECBYP_MASK                0x00000002
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_POD_FECBYP_SHIFT               1

/* OOB :: SERIAL_OUTPUT_CTRL :: POD_BYPCTRL [00:00] */
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_POD_BYPCTRL_MASK               0x00000001
#define BCHP_OOB_SERIAL_OUTPUT_CTRL_POD_BYPCTRL_SHIFT              0

/***************************************************************************
 *IRQSTA2A - Out-of-Band IRQ to AP Status Register
 ***************************************************************************/
/* OOB :: IRQSTA2A :: reserved0 [31:06] */
#define BCHP_OOB_IRQSTA2A_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQSTA2A_reserved0_SHIFT                          6

/* OOB :: IRQSTA2A :: FLI_IS_2A [05:05] */
#define BCHP_OOB_IRQSTA2A_FLI_IS_2A_MASK                           0x00000020
#define BCHP_OOB_IRQSTA2A_FLI_IS_2A_SHIFT                          5

/* OOB :: IRQSTA2A :: FLI_LS_2A [04:04] */
#define BCHP_OOB_IRQSTA2A_FLI_LS_2A_MASK                           0x00000010
#define BCHP_OOB_IRQSTA2A_FLI_LS_2A_SHIFT                          4

/* OOB :: IRQSTA2A :: FEC_IS_2A [03:03] */
#define BCHP_OOB_IRQSTA2A_FEC_IS_2A_MASK                           0x00000008
#define BCHP_OOB_IRQSTA2A_FEC_IS_2A_SHIFT                          3

/* OOB :: IRQSTA2A :: FEC_LS_2A [02:02] */
#define BCHP_OOB_IRQSTA2A_FEC_LS_2A_MASK                           0x00000004
#define BCHP_OOB_IRQSTA2A_FEC_LS_2A_SHIFT                          2

/* OOB :: IRQSTA2A :: SNR_IS_2A [01:01] */
#define BCHP_OOB_IRQSTA2A_SNR_IS_2A_MASK                           0x00000002
#define BCHP_OOB_IRQSTA2A_SNR_IS_2A_SHIFT                          1

/* OOB :: IRQSTA2A :: SNR_LS_2A [00:00] */
#define BCHP_OOB_IRQSTA2A_SNR_LS_2A_MASK                           0x00000001
#define BCHP_OOB_IRQSTA2A_SNR_LS_2A_SHIFT                          0

/***************************************************************************
 *IRQSET2A - Out-of-Band Set IRQ to AP Register
 ***************************************************************************/
/* OOB :: IRQSET2A :: reserved0 [31:06] */
#define BCHP_OOB_IRQSET2A_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQSET2A_reserved0_SHIFT                          6

/* OOB :: IRQSET2A :: FLI_IS_S2A [05:05] */
#define BCHP_OOB_IRQSET2A_FLI_IS_S2A_MASK                          0x00000020
#define BCHP_OOB_IRQSET2A_FLI_IS_S2A_SHIFT                         5

/* OOB :: IRQSET2A :: FLI_LS_S2A [04:04] */
#define BCHP_OOB_IRQSET2A_FLI_LS_S2A_MASK                          0x00000010
#define BCHP_OOB_IRQSET2A_FLI_LS_S2A_SHIFT                         4

/* OOB :: IRQSET2A :: FEC_IS_S2A [03:03] */
#define BCHP_OOB_IRQSET2A_FEC_IS_S2A_MASK                          0x00000008
#define BCHP_OOB_IRQSET2A_FEC_IS_S2A_SHIFT                         3

/* OOB :: IRQSET2A :: FEC_LS_S2A [02:02] */
#define BCHP_OOB_IRQSET2A_FEC_LS_S2A_MASK                          0x00000004
#define BCHP_OOB_IRQSET2A_FEC_LS_S2A_SHIFT                         2

/* OOB :: IRQSET2A :: SNR_IS_S2A [01:01] */
#define BCHP_OOB_IRQSET2A_SNR_IS_S2A_MASK                          0x00000002
#define BCHP_OOB_IRQSET2A_SNR_IS_S2A_SHIFT                         1

/* OOB :: IRQSET2A :: SNR_LS_S2A [00:00] */
#define BCHP_OOB_IRQSET2A_SNR_LS_S2A_MASK                          0x00000001
#define BCHP_OOB_IRQSET2A_SNR_LS_S2A_SHIFT                         0

/***************************************************************************
 *IRQCLR2A - Out-of-Band CLear IRQ to AP Register
 ***************************************************************************/
/* OOB :: IRQCLR2A :: reserved0 [31:06] */
#define BCHP_OOB_IRQCLR2A_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQCLR2A_reserved0_SHIFT                          6

/* OOB :: IRQCLR2A :: FLI_IS_C2A [05:05] */
#define BCHP_OOB_IRQCLR2A_FLI_IS_C2A_MASK                          0x00000020
#define BCHP_OOB_IRQCLR2A_FLI_IS_C2A_SHIFT                         5

/* OOB :: IRQCLR2A :: FLI_LS_C2A [04:04] */
#define BCHP_OOB_IRQCLR2A_FLI_LS_C2A_MASK                          0x00000010
#define BCHP_OOB_IRQCLR2A_FLI_LS_C2A_SHIFT                         4

/* OOB :: IRQCLR2A :: FEC_IS_C2A [03:03] */
#define BCHP_OOB_IRQCLR2A_FEC_IS_C2A_MASK                          0x00000008
#define BCHP_OOB_IRQCLR2A_FEC_IS_C2A_SHIFT                         3

/* OOB :: IRQCLR2A :: FEC_LS_C2A [02:02] */
#define BCHP_OOB_IRQCLR2A_FEC_LS_C2A_MASK                          0x00000004
#define BCHP_OOB_IRQCLR2A_FEC_LS_C2A_SHIFT                         2

/* OOB :: IRQCLR2A :: SNR_IS_C2A [01:01] */
#define BCHP_OOB_IRQCLR2A_SNR_IS_C2A_MASK                          0x00000002
#define BCHP_OOB_IRQCLR2A_SNR_IS_C2A_SHIFT                         1

/* OOB :: IRQCLR2A :: SNR_LS_C2A [00:00] */
#define BCHP_OOB_IRQCLR2A_SNR_LS_C2A_MASK                          0x00000001
#define BCHP_OOB_IRQCLR2A_SNR_LS_C2A_SHIFT                         0

/***************************************************************************
 *IRQMSK2A - Out-of-Band IRQ to AP Mask Register
 ***************************************************************************/
/* OOB :: IRQMSK2A :: reserved0 [31:06] */
#define BCHP_OOB_IRQMSK2A_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQMSK2A_reserved0_SHIFT                          6

/* OOB :: IRQMSK2A :: FLI_IS_M2A [05:05] */
#define BCHP_OOB_IRQMSK2A_FLI_IS_M2A_MASK                          0x00000020
#define BCHP_OOB_IRQMSK2A_FLI_IS_M2A_SHIFT                         5

/* OOB :: IRQMSK2A :: FLI_LS_M2A [04:04] */
#define BCHP_OOB_IRQMSK2A_FLI_LS_M2A_MASK                          0x00000010
#define BCHP_OOB_IRQMSK2A_FLI_LS_M2A_SHIFT                         4

/* OOB :: IRQMSK2A :: FEC_IS_M2A [03:03] */
#define BCHP_OOB_IRQMSK2A_FEC_IS_M2A_MASK                          0x00000008
#define BCHP_OOB_IRQMSK2A_FEC_IS_M2A_SHIFT                         3

/* OOB :: IRQMSK2A :: FEC_LS_M2A [02:02] */
#define BCHP_OOB_IRQMSK2A_FEC_LS_M2A_MASK                          0x00000004
#define BCHP_OOB_IRQMSK2A_FEC_LS_M2A_SHIFT                         2

/* OOB :: IRQMSK2A :: SNR_IS_M2A [01:01] */
#define BCHP_OOB_IRQMSK2A_SNR_IS_M2A_MASK                          0x00000002
#define BCHP_OOB_IRQMSK2A_SNR_IS_M2A_SHIFT                         1

/* OOB :: IRQMSK2A :: SNR_LS_M2A [00:00] */
#define BCHP_OOB_IRQMSK2A_SNR_LS_M2A_MASK                          0x00000001
#define BCHP_OOB_IRQMSK2A_SNR_LS_M2A_SHIFT                         0

/***************************************************************************
 *IRQMST2A - Out-of-Band IRQ to AP Mask Set Register
 ***************************************************************************/
/* OOB :: IRQMST2A :: reserved0 [31:06] */
#define BCHP_OOB_IRQMST2A_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQMST2A_reserved0_SHIFT                          6

/* OOB :: IRQMST2A :: FLI_IS_MS2A [05:05] */
#define BCHP_OOB_IRQMST2A_FLI_IS_MS2A_MASK                         0x00000020
#define BCHP_OOB_IRQMST2A_FLI_IS_MS2A_SHIFT                        5

/* OOB :: IRQMST2A :: FLI_LS_MS2A [04:04] */
#define BCHP_OOB_IRQMST2A_FLI_LS_MS2A_MASK                         0x00000010
#define BCHP_OOB_IRQMST2A_FLI_LS_MS2A_SHIFT                        4

/* OOB :: IRQMST2A :: FEC_IS_MS2A [03:03] */
#define BCHP_OOB_IRQMST2A_FEC_IS_MS2A_MASK                         0x00000008
#define BCHP_OOB_IRQMST2A_FEC_IS_MS2A_SHIFT                        3

/* OOB :: IRQMST2A :: FEC_LS_MS2A [02:02] */
#define BCHP_OOB_IRQMST2A_FEC_LS_MS2A_MASK                         0x00000004
#define BCHP_OOB_IRQMST2A_FEC_LS_MS2A_SHIFT                        2

/* OOB :: IRQMST2A :: SNR_IS_MS2A [01:01] */
#define BCHP_OOB_IRQMST2A_SNR_IS_MS2A_MASK                         0x00000002
#define BCHP_OOB_IRQMST2A_SNR_IS_MS2A_SHIFT                        1

/* OOB :: IRQMST2A :: SNR_LS_MS2A [00:00] */
#define BCHP_OOB_IRQMST2A_SNR_LS_MS2A_MASK                         0x00000001
#define BCHP_OOB_IRQMST2A_SNR_LS_MS2A_SHIFT                        0

/***************************************************************************
 *IRQMCL2A - Out-of-Band IRQ to AP Mask Clear Register
 ***************************************************************************/
/* OOB :: IRQMCL2A :: reserved0 [31:06] */
#define BCHP_OOB_IRQMCL2A_reserved0_MASK                           0xffffffc0
#define BCHP_OOB_IRQMCL2A_reserved0_SHIFT                          6

/* OOB :: IRQMCL2A :: FLI_IS_MC2A [05:05] */
#define BCHP_OOB_IRQMCL2A_FLI_IS_MC2A_MASK                         0x00000020
#define BCHP_OOB_IRQMCL2A_FLI_IS_MC2A_SHIFT                        5

/* OOB :: IRQMCL2A :: FLI_LS_MC2A [04:04] */
#define BCHP_OOB_IRQMCL2A_FLI_LS_MC2A_MASK                         0x00000010
#define BCHP_OOB_IRQMCL2A_FLI_LS_MC2A_SHIFT                        4

/* OOB :: IRQMCL2A :: FEC_IS_MC2A [03:03] */
#define BCHP_OOB_IRQMCL2A_FEC_IS_MC2A_MASK                         0x00000008
#define BCHP_OOB_IRQMCL2A_FEC_IS_MC2A_SHIFT                        3

/* OOB :: IRQMCL2A :: FEC_LS_MC2A [02:02] */
#define BCHP_OOB_IRQMCL2A_FEC_LS_MC2A_MASK                         0x00000004
#define BCHP_OOB_IRQMCL2A_FEC_LS_MC2A_SHIFT                        2

/* OOB :: IRQMCL2A :: SNR_IS_MC2A [01:01] */
#define BCHP_OOB_IRQMCL2A_SNR_IS_MC2A_MASK                         0x00000002
#define BCHP_OOB_IRQMCL2A_SNR_IS_MC2A_SHIFT                        1

/* OOB :: IRQMCL2A :: SNR_LS_MC2A [00:00] */
#define BCHP_OOB_IRQMCL2A_SNR_LS_MC2A_MASK                         0x00000001
#define BCHP_OOB_IRQMCL2A_SNR_LS_MC2A_SHIFT                        0

/***************************************************************************
 *FCW_SCALE - Out-of-Band FCW Output Scaling
 ***************************************************************************/
/* OOB :: FCW_SCALE :: VAL [31:00] */
#define BCHP_OOB_FCW_SCALE_VAL_MASK                                0xffffffff
#define BCHP_OOB_FCW_SCALE_VAL_SHIFT                               0

#endif /* #ifndef BCHP_OOB_H__ */

/* End of File */
