<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Old_and_New_Interrupt.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Decoder3b8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Interrupt_Register.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Interrupt_Register.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Old_and_New_Interrupt.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Old_and_New_Interrupt.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Old_and_New_Interrupt.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Old_and_New_Interrupt.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Old_and_New_Interrupt.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Old_and_New_Interrupt.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Old_and_New_Interrupt.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Old_and_New_Interrupt.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Old_and_New_Interrupt.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Old_and_New_Interrupt.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Old_and_New_Interrupt.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Old_and_New_Interrupt.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Old_and_New_Interrupt_Old_and_New_Interrupt_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Old_and_New_Interrupt_Old_and_New_Interrupt_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Old_and_New_Interrupt_Old_and_New_Interrupt_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Old_and_New_Interrupt_Old_and_New_Interrupt_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Old_and_New_Interrupt_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Old_and_New_Interrupt_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Old_and_New_Interrupt_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Old_and_New_Interrupt_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Old_and_New_Interrupt_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Old_and_New_Interrupt_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Old_and_New_Interrupt_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Or16b2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Or16b2.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Or16b2_Or16b2_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Or16b2_Or16b2_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1446685097" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1446685097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446686228" xil_pn:in_ck="-8828314118277747963" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1446686228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ORING_Boys.v"/>
      <outfile xil_pn:name="UM.v"/>
    </transform>
    <transform xil_pn:end_ts="1446685770" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4704411997287409741" xil_pn:start_ts="1446685770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446685896" xil_pn:in_ck="4975968744399114333" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6524562616222174991" xil_pn:start_ts="1446685895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Interrupt_Register.vf"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.vf"/>
      <outfile xil_pn:name="Or16b2.vf"/>
    </transform>
    <transform xil_pn:end_ts="1446685114" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6227033008384378821" xil_pn:start_ts="1446685114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446686228" xil_pn:in_ck="704503528840888278" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1446686228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Interrupt_Register.vf"/>
      <outfile xil_pn:name="ORING_Boys.v"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.vf"/>
      <outfile xil_pn:name="Or16b2.vf"/>
      <outfile xil_pn:name="UM.v"/>
    </transform>
    <transform xil_pn:end_ts="1446686230" xil_pn:in_ck="704503528840888278" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7028413330501251614" xil_pn:start_ts="1446686228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_Old_and_New_Interrupt_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_Old_and_New_Interrupt_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1446686230" xil_pn:in_ck="7802420774262718180" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4390614964284994085" xil_pn:start_ts="1446686230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_Old_and_New_Interrupt_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1446685510" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1446685510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446685855" xil_pn:in_ck="4975968744399114333" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8642671028346076680" xil_pn:start_ts="1446685854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Interrupt_Register.vf"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.vf"/>
      <outfile xil_pn:name="Or16b2.vf"/>
    </transform>
    <transform xil_pn:end_ts="1446685511" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6227033008384378821" xil_pn:start_ts="1446685511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446685511" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1446685511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446685511" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8740195500172913162" xil_pn:start_ts="1446685511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446685511" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1446685511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1446685511" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2012568787046204687" xil_pn:start_ts="1446685511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1446685860" xil_pn:in_ck="5902649782240439281" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3897932055047699631" xil_pn:start_ts="1446685855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.jhd"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.lso"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.ngc"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.ngr"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.prj"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.stx"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.syr"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.xst"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_Old_and_New_Interrupt_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_Old_and_New_Interrupt_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1446685516" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-338366219152135800" xil_pn:start_ts="1446685516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1446685520" xil_pn:in_ck="485541515096963788" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3563195730239621288" xil_pn:start_ts="1446685516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.bld"/>
      <outfile xil_pn:name="Old_and_New_Interrupt.ngd"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1446685523" xil_pn:in_ck="485541515096963789" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1446685520">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_map.map"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_map.mrp"/>
      <outfile xil_pn:name="Old_and_New_Interrupt_map.ngm"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
