# Generated by Yosys 0.14+36 (git sha1 4cd3e3b51, gcc 8.2.0 -fPIC -Os)

.model b06
.inputs eql clock reset cont_eql
.outputs enable_count ackout uscite[1] uscite[2] cc_mux[1] cc_mux[2]
.names $false
.names $true
1
.names $undef
.names state[1] state[0] state[2] eql $abc$263$auto$simplemap.cc:309:simplemap_bmux$229[0]
0000 1
0001 1
0100 1
0110 1
1000 1
1010 1
1100 1
1101 1
1110 1
.names state[2] state[1] state[0] eql $abc$263$auto$simplemap.cc:309:simplemap_bmux$229[1]
0011 1
0100 1
0101 1
0111 1
1000 1
1101 1
1111 1
.names state[2] eql state[1] state[0] $abc$263$auto$simplemap.cc:309:simplemap_bmux$206[1]
1000 1
1110 1
1111 1
.names eql state[1] state[0] state[2] $abc$263$auto$simplemap.cc:309:simplemap_bmux$206[0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1101 1
1110 1
1111 1
.names state[0] state[2] state[1] eql $abc$263$auto$simplemap.cc:309:simplemap_bmux$189[1]
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1101 1
1111 1
.names state[2] state[0] state[1] eql $abc$263$auto$simplemap.cc:309:simplemap_bmux$229[2]
0100 1
1000 1
1001 1
1011 1
1101 1
1111 1
.names $abc$263$auto$simplemap.cc:309:simplemap_bmux$229[2] eql state[1] $abc$263$auto$simplemap.cc:309:simplemap_bmux$189[0]
000 1
001 1
010 1
011 1
110 1
.names cont_eql state[1] eql state[0] state[2] $abc$263$auto$simplemap.cc:309:simplemap_bmux$241
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
11000 1
.names reset $abc$596$techmap$techmap430$auto$ff.cc:262:slice$243.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$349_Y
0 1
.subckt dffsre C=clock D=$abc$263$auto$simplemap.cc:309:simplemap_bmux$229[0] E=$true Q=state[0] R=$abc$596$techmap$techmap430$auto$ff.cc:262:slice$243.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$349_Y S=$true
.subckt dffsre C=clock D=$abc$263$auto$simplemap.cc:309:simplemap_bmux$229[1] E=$true Q=state[1] R=$abc$596$techmap$techmap430$auto$ff.cc:262:slice$243.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$349_Y S=$true
.subckt dffsre C=clock D=$abc$263$auto$simplemap.cc:309:simplemap_bmux$229[2] E=$true Q=state[2] R=$abc$596$techmap$techmap430$auto$ff.cc:262:slice$243.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$349_Y S=$true
.subckt dffsre C=clock D=$abc$263$auto$simplemap.cc:309:simplemap_bmux$189[0] E=$true Q=cc_mux[1] R=$abc$596$techmap$techmap430$auto$ff.cc:262:slice$243.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$349_Y S=$true
.subckt dffsre C=clock D=$abc$263$auto$simplemap.cc:309:simplemap_bmux$189[1] E=$true Q=cc_mux[2] R=$abc$596$techmap$techmap430$auto$ff.cc:262:slice$243.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$349_Y S=$true
.subckt dffsre C=clock D=$abc$263$auto$simplemap.cc:309:simplemap_bmux$241 E=$true Q=ackout R=$abc$596$techmap$techmap430$auto$ff.cc:262:slice$243.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$349_Y S=$true
.subckt dffsre C=clock D=$abc$263$auto$simplemap.cc:309:simplemap_bmux$206[0] E=$true Q=uscite[1] R=$abc$596$techmap$techmap430$auto$ff.cc:262:slice$243.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$349_Y S=$true
.subckt dffsre C=clock D=$abc$263$auto$simplemap.cc:309:simplemap_bmux$206[1] E=$true Q=uscite[2] R=$abc$596$techmap$techmap430$auto$ff.cc:262:slice$243.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$349_Y S=$true
.names ackout enable_count
1 1
.end
