<?xml version="1.0"?>
<dblpperson name="Mayuran Sivanesan" pid="217/0987" n="1">
<person key="homepages/217/0987" mdate="2018-04-09">
<author pid="217/0987">Mayuran Sivanesan</author>
</person>
<r><inproceedings key="conf/vlsid/SivanesanCB18" mdate="2018-05-08">
<author pid="217/0987">Mayuran Sivanesan</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="121/1708">Bajaj Ronak</author>
<title>Accelerating Hash Computations Through Efficient Instruction-Set Customisation.</title>
<pages>362-367</pages>
<year>2018</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2018.91</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2018.91</ee>
<crossref>conf/vlsid/2018</crossref>
<url>db/conf/vlsid/vlsid2018.html#SivanesanCB18</url>
</inproceedings>
</r>
<coauthors n="2" nc="1">
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="r/Ronak:Bajaj" pid="121/1708">Bajaj Ronak</na></co>
</coauthors>
</dblpperson>

