<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class MachineInstr: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="pageD562DBB6D69859EC"><span>class MachineInstr</span></a></li></ul></nav><main class="content"><h1>class MachineInstr</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class MachineInstr { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L63">llvm/include/llvm/CodeGen/MachineInstr.h:63</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#F3D5F48D75338586"><b>MachineInstr</b></a>(const llvm::MachineInstr &amp;)</li><li class="is-family-code">public void  <a href="#D10C4A26913E6CC8"><b>RemoveOperand</b></a>(unsigned int OpNo)</li><li class="is-family-code">public void  <a href="#519A985027C3B325"><b>addImplicitDefUseOperands</b></a>(llvm::MachineFunction &amp; MF)</li><li class="is-family-code">public void  <a href="#665B44B2A2280161"><b>addMemOperand</b></a>(llvm::MachineFunction &amp; MF, llvm::MachineMemOperand * MO)</li><li class="is-family-code">public void  <a href="#A9DC658C7FE300F4"><b>addOperand</b></a>(llvm::MachineFunction &amp; MF, const llvm::MachineOperand &amp; Op)</li><li class="is-family-code">public void  <a href="#D0894F3A1E5C742C"><b>addOperand</b></a>(const llvm::MachineOperand &amp; Op)</li><li class="is-family-code">public bool  <a href="#D8721B07F0E4DCA7"><b>addRegisterDead</b></a>(llvm::Register Reg, const llvm::TargetRegisterInfo * RegInfo, bool AddIfNotFound = false)</li><li class="is-family-code">public void  <a href="#F467FED2A398736B"><b>addRegisterDefined</b></a>(llvm::Register Reg, const llvm::TargetRegisterInfo * RegInfo = nullptr)</li><li class="is-family-code">public bool  <a href="#064F0379E8DA2222"><b>addRegisterKilled</b></a>(llvm::Register IncomingReg, const llvm::TargetRegisterInfo * RegInfo, bool AddIfNotFound = false)</li><li class="is-family-code">public bool  <a href="#0E50EECCE9CA23A1"><b>allDefsAreDead</b></a>() const</li><li class="is-family-code">public void  <a href="#68C0B35AF30102C5"><b>bundleWithPred</b></a>()</li><li class="is-family-code">public void  <a href="#FDC58BA6CD44A1F2"><b>bundleWithSucc</b></a>()</li><li class="is-family-code">public bool  <a href="#B12EB8534453D9A0"><b>canFoldAsLoad</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public void  <a href="#228F365CB9232486"><b>changeDebugValuesDefReg</b></a>(llvm::Register Reg)</li><li class="is-family-code">public void  <a href="#EB8FAD38E4B9C4D2"><b>clearAsmPrinterFlag</b></a>(llvm::MachineInstr::CommentFlag Flag)</li><li class="is-family-code">public void  <a href="#73EFB2BCD98B9F89"><b>clearAsmPrinterFlags</b></a>()</li><li class="is-family-code">public void  <a href="#963A099C7875C6B4"><b>clearFlag</b></a>(llvm::MachineInstr::MIFlag Flag)</li><li class="is-family-code">public void  <a href="#52012B8DFFD46966"><b>clearKillInfo</b></a>()</li><li class="is-family-code">public void  <a href="#EFED589E70EFBC81"><b>clearRegisterDeads</b></a>(llvm::Register Reg)</li><li class="is-family-code">public void  <a href="#C5126AF8160F0BDA"><b>clearRegisterKills</b></a>(llvm::Register Reg, const llvm::TargetRegisterInfo * RegInfo)</li><li class="is-family-code">public void  <a href="#87C6C6FE8AA2D540"><b>cloneInstrSymbols</b></a>(llvm::MachineFunction &amp; MF, const llvm::MachineInstr &amp; MI)</li><li class="is-family-code">public void  <a href="#1A036547C7DCC090"><b>cloneMemRefs</b></a>(llvm::MachineFunction &amp; MF, const llvm::MachineInstr &amp; MI)</li><li class="is-family-code">public void  <a href="#1EA6785A407E26AC"><b>cloneMergedMemRefs</b></a>(llvm::MachineFunction &amp; MF, ArrayRef&lt;const llvm::MachineInstr *&gt; MIs)</li><li class="is-family-code">public void  <a href="#8A836A718BF517CC"><b>collectDebugValues</b></a>(SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; DbgValues)</li><li class="is-family-code">public static uint16_t  <a href="#8EC83BC8A73DC1A7"><b>copyFlagsFromInstruction</b></a>(const llvm::Instruction &amp; I)</li><li class="is-family-code">public void  <a href="#4CD18BDCA733AAAA"><b>copyIRFlags</b></a>(const llvm::Instruction &amp; I)</li><li class="is-family-code">public void  <a href="#F3411FC2E67BB3AF"><b>copyImplicitOps</b></a>(llvm::MachineFunction &amp; MF, const llvm::MachineInstr &amp; MI)</li><li class="is-family-code">public bool  <a href="#E274AB9CAA4A0F6E"><b>definesRegister</b></a>(llvm::Register Reg, const llvm::TargetRegisterInfo * TRI = nullptr) const</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::const_mop_iterator&gt;  <a href="#D059B388BDC73672"><b>defs</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::mop_iterator&gt;  <a href="#0F8D9AD339C59D9D"><b>defs</b></a>()</li><li class="is-family-code">public void  <a href="#29EF77031DCD147F"><b>dropMemRefs</b></a>(llvm::MachineFunction &amp; MF)</li><li class="is-family-code">public void  <a href="#BD51AAFFE3409098"><b>dump</b></a>() const</li><li class="is-family-code">public void  <a href="#8CCF7FA5B7DD08A0"><b>emitError</b></a>(llvm::StringRef Msg) const</li><li class="is-family-code">public void  <a href="#9B45148AA478EB3D"><b>eraseFromBundle</b></a>()</li><li class="is-family-code">public void  <a href="#40A505CB109E425B"><b>eraseFromParent</b></a>()</li><li class="is-family-code">public void  <a href="#FE1687F9CB16C3EA"><b>eraseFromParentAndMarkDBGValuesForRemoval</b></a>()</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::mop_iterator&gt;  <a href="#A76F1566B2BF6A2D"><b>explicit_operands</b></a>()</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::const_mop_iterator&gt;  <a href="#59C01A244EAC68E0"><b>explicit_operands</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::const_mop_iterator&gt;  <a href="#E9E020FB3D395F39"><b>explicit_uses</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::mop_iterator&gt;  <a href="#A1B25E7A397E8B6E"><b>explicit_uses</b></a>()</li><li class="is-family-code">public int  <a href="#FC422EFF07635049"><b>findFirstPredOperandIdx</b></a>() const</li><li class="is-family-code">public int  <a href="#C4EE53BC77FB9A87"><b>findInlineAsmFlagIdx</b></a>(unsigned int OpIdx, unsigned int * GroupNo = nullptr) const</li><li class="is-family-code">public const llvm::MachineOperand *  <a href="#D99B22AC8A3C1EBD"><b>findRegisterDefOperand</b></a>(llvm::Register Reg, bool isDead = false, bool Overlap = false, const llvm::TargetRegisterInfo * TRI = nullptr) const</li><li class="is-family-code">public llvm::MachineOperand *  <a href="#8602B938221D4442"><b>findRegisterDefOperand</b></a>(llvm::Register Reg, bool isDead = false, bool Overlap = false, const llvm::TargetRegisterInfo * TRI = nullptr)</li><li class="is-family-code">public int  <a href="#E1FEE23EC0573132"><b>findRegisterDefOperandIdx</b></a>(llvm::Register Reg, bool isDead = false, bool Overlap = false, const llvm::TargetRegisterInfo * TRI = nullptr) const</li><li class="is-family-code">public const llvm::MachineOperand *  <a href="#ECCBB7F659EC460E"><b>findRegisterUseOperand</b></a>(llvm::Register Reg, bool isKill = false, const llvm::TargetRegisterInfo * TRI = nullptr) const</li><li class="is-family-code">public llvm::MachineOperand *  <a href="#AA1542B06FC5A004"><b>findRegisterUseOperand</b></a>(llvm::Register Reg, bool isKill = false, const llvm::TargetRegisterInfo * TRI = nullptr)</li><li class="is-family-code">public int  <a href="#5F83B469C428D580"><b>findRegisterUseOperandIdx</b></a>(llvm::Register Reg, bool isKill = false, const llvm::TargetRegisterInfo * TRI = nullptr) const</li><li class="is-family-code">public unsigned int  <a href="#C9AF8DA48A6F1E36"><b>findTiedOperandIdx</b></a>(unsigned int OpIdx) const</li><li class="is-family-code">public bool  <a href="#183D07F527B2E41E"><b>getAsmPrinterFlag</b></a>(llvm::MachineInstr::CommentFlag Flag) const</li><li class="is-family-code">public uint8_t  <a href="#BE711D4C7B50526A"><b>getAsmPrinterFlags</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#B1E57A1ECBDE504F"><b>getBundleSize</b></a>() const</li><li class="is-family-code">public const llvm::DIExpression *  <a href="#CF79D1EC4C3352A6"><b>getDebugExpression</b></a>() const</li><li class="is-family-code">public const llvm::DILabel *  <a href="#5CFE3F8ADC3526C4"><b>getDebugLabel</b></a>() const</li><li class="is-family-code">public const llvm::DebugLoc &amp;  <a href="#0252A1D31893DBE3"><b>getDebugLoc</b></a>() const</li><li class="is-family-code">public const llvm::DILocalVariable *  <a href="#A134C4175D7B31C9"><b>getDebugVariable</b></a>() const</li><li class="is-family-code">public const llvm::MCInstrDesc &amp;  <a href="#C062507373A235D7"><b>getDesc</b></a>() const</li><li class="is-family-code">public bool  <a href="#E356F222546843FA"><b>getFlag</b></a>(llvm::MachineInstr::MIFlag Flag) const</li><li class="is-family-code">public uint16_t  <a href="#87C9925511B0BBF0"><b>getFlags</b></a>() const</li><li class="is-family-code">public Optional&lt;unsigned int&gt;  <a href="#59DDE03EE16BD94F"><b>getFoldedRestoreSize</b></a>(const llvm::TargetInstrInfo * TII) const</li><li class="is-family-code">public Optional&lt;unsigned int&gt;  <a href="#BE57BFDA2E6380C1"><b>getFoldedSpillSize</b></a>(const llvm::TargetInstrInfo * TII) const</li><li class="is-family-code">public llvm::MDNode *  <a href="#C249E274F516A948"><b>getHeapAllocMarker</b></a>() const</li><li class="is-family-code">public InlineAsm::AsmDialect  <a href="#2C124853E8C65EF3"><b>getInlineAsmDialect</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#4EDB7386BF7C8352"><b>getIntrinsicID</b></a>() const</li><li class="is-family-code">public llvm::MachineFunction *  <a href="#D9A0224432B2EF8F"><b>getMF</b></a>()</li><li class="is-family-code">public const llvm::MachineFunction *  <a href="#7F90EB1DCE48FEC9"><b>getMF</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#D0DA705F8AC926A2"><b>getNumDefs</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#4EAF2376E71A3A2C"><b>getNumExplicitDefs</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#C587A734A5D76309"><b>getNumExplicitOperands</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#D4DF739C86FC23AE"><b>getNumImplicitOperands</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#371EC730177C936C"><b>getNumMemOperands</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#8D296BD71D792B59"><b>getNumOperands</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#9EE8FDB9605C55BC"><b>getOpcode</b></a>() const</li><li class="is-family-code">public llvm::MachineOperand &amp;  <a href="#B0AAE1F22A02B5E9"><b>getOperand</b></a>(unsigned int i)</li><li class="is-family-code">public const llvm::MachineOperand &amp;  <a href="#5B3782CC01693DEE"><b>getOperand</b></a>(unsigned int i) const</li><li class="is-family-code">public unsigned int  <a href="#B3B83C116D89901B"><b>getOperandNo</b></a>(llvm::MachineInstr::const_mop_iterator I) const</li><li class="is-family-code">public llvm::MachineBasicBlock *  <a href="#484C31361CF8BD3A"><b>getParent</b></a>()</li><li class="is-family-code">public const llvm::MachineBasicBlock *  <a href="#7B4942A9618E7E97"><b>getParent</b></a>() const</li><li class="is-family-code">public llvm::MCSymbol *  <a href="#747C960C65158304"><b>getPostInstrSymbol</b></a>() const</li><li class="is-family-code">public llvm::MCSymbol *  <a href="#764277D382EBEF45"><b>getPreInstrSymbol</b></a>() const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#3E395362384C2D5C"><b>getRegClassConstraint</b></a>(unsigned int OpIdx, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI) const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#B74D5F8694E90A3A"><b>getRegClassConstraintEffect</b></a>(unsigned int OpIdx, const llvm::TargetRegisterClass * CurRC, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI) const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#F77111146EFBA1EF"><b>getRegClassConstraintEffectForVReg</b></a>(llvm::Register Reg, const llvm::TargetRegisterClass * CurRC, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI, bool ExploreBundle = false) const</li><li class="is-family-code">public Optional&lt;unsigned int&gt;  <a href="#9A730285378493B9"><b>getRestoreSize</b></a>(const llvm::TargetInstrInfo * TII) const</li><li class="is-family-code">public Optional&lt;unsigned int&gt;  <a href="#C3364629D27EA5DC"><b>getSpillSize</b></a>(const llvm::TargetInstrInfo * TII) const</li><li class="is-family-code">public llvm::LLT  <a href="#98C8F628C8E77E9D"><b>getTypeToPrint</b></a>(unsigned int OpIdx, llvm::SmallBitVector &amp; PrintedTypes, const llvm::MachineRegisterInfo &amp; MRI) const</li><li class="is-family-code">public bool  <a href="#88B2E670EBB078EE"><b>hasComplexRegisterTies</b></a>() const</li><li class="is-family-code">public bool  <a href="#17FD9DCE1BFD2B44"><b>hasDelaySlot</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#A1FDE19C49809FD4"><b>hasExtraDefRegAllocReq</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#210AE5643A785A7D"><b>hasExtraSrcRegAllocReq</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#E00E126D65841720"><b>hasImplicitDef</b></a>() const</li><li class="is-family-code">public bool  <a href="#70D08756ED09679C"><b>hasOneMemOperand</b></a>() const</li><li class="is-family-code">public bool  <a href="#26A4CE96B8A815ED"><b>hasOptionalDef</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#2F9CF2B1E4722838"><b>hasOrderedMemoryRef</b></a>() const</li><li class="is-family-code">public bool  <a href="#07FEC607A4C6F6C1"><b>hasPostISelHook</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#6911B7A197E65EF4"><b>hasProperty</b></a>(unsigned int MCFlag, llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#61C293CA707BBA08"><b>hasRegisterImplicitUseOperand</b></a>(llvm::Register Reg) const</li><li class="is-family-code">public bool  <a href="#543B522110A71A8C"><b>hasUnmodeledSideEffects</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::const_mop_iterator&gt;  <a href="#1556D335A21B92BC"><b>implicit_operands</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::mop_iterator&gt;  <a href="#07504B8296FC323A"><b>implicit_operands</b></a>()</li><li class="is-family-code">public bool  <a href="#3E75ABCB9758124C"><b>isAnnotationLabel</b></a>() const</li><li class="is-family-code">public bool  <a href="#F4F21ABAB0411E5D"><b>isAsCheapAsAMove</b></a>(llvm::MachineInstr::QueryType Type = AllInBundle) const</li><li class="is-family-code">public bool  <a href="#5E2E71D3E7E8BAF6"><b>isBarrier</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#BE4D56C75D4E843E"><b>isBitcast</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#371D755D598FD9D2"><b>isBranch</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#C22F24072EA8ACE4"><b>isBundle</b></a>() const</li><li class="is-family-code">public bool  <a href="#CE1DE958E2977DF5"><b>isBundled</b></a>() const</li><li class="is-family-code">public bool  <a href="#DAD73965BEF4E70D"><b>isBundledWithPred</b></a>() const</li><li class="is-family-code">public bool  <a href="#F49C2B9064E81F2A"><b>isBundledWithSucc</b></a>() const</li><li class="is-family-code">public bool  <a href="#EE6B52AB30926A8B"><b>isCFIInstruction</b></a>() const</li><li class="is-family-code">public bool  <a href="#3F421D035142DB80"><b>isCall</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#A34C933A380A839E"><b>isCommutable</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#D5359074B5CE991A"><b>isCompare</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#464324EFC53743DB"><b>isConditionalBranch</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public unsigned int  <a href="#E94330A50AED5B72"><b>isConstantValuePHI</b></a>() const</li><li class="is-family-code">public bool  <a href="#8CC5330B0042B369"><b>isConvergent</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#7A7EC2CC661CA44D"><b>isConvertibleTo3Addr</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#E25095614CDF324F"><b>isCopy</b></a>() const</li><li class="is-family-code">public bool  <a href="#73E72B2CFF97DA47"><b>isCopyLike</b></a>() const</li><li class="is-family-code">public bool  <a href="#C54C5431E5F29D80"><b>isDebugEntryValue</b></a>() const</li><li class="is-family-code">public bool  <a href="#4360F877B47D7D6E"><b>isDebugInstr</b></a>() const</li><li class="is-family-code">public bool  <a href="#18041F7A3E70E292"><b>isDebugLabel</b></a>() const</li><li class="is-family-code">public bool  <a href="#D139FBCE71586DFA"><b>isDebugValue</b></a>() const</li><li class="is-family-code">public bool  <a href="#62E638D06649B8B1"><b>isDereferenceableInvariantLoad</b></a>(llvm::AAResults * AA) const</li><li class="is-family-code">public bool  <a href="#A43A2D6A78678333"><b>isEHLabel</b></a>() const</li><li class="is-family-code">public bool  <a href="#5D84AD804DFEB7C5"><b>isEHScopeReturn</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#B197467E67D813F2"><b>isExtractSubreg</b></a>() const</li><li class="is-family-code">public bool  <a href="#B519954CDCBD2745"><b>isExtractSubregLike</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#97AA1495A4F6AECF"><b>isFullCopy</b></a>() const</li><li class="is-family-code">public bool  <a href="#0D00F8ECD7AEA658"><b>isGCLabel</b></a>() const</li><li class="is-family-code">public bool  <a href="#EE778693F1D5089F"><b>isIdenticalTo</b></a>(const llvm::MachineInstr &amp; Other, llvm::MachineInstr::MICheckType Check = CheckDefs) const</li><li class="is-family-code">public bool  <a href="#A5741D2470ADBA7A"><b>isIdentityCopy</b></a>() const</li><li class="is-family-code">public bool  <a href="#014EDDEDE749FFF8"><b>isImplicitDef</b></a>() const</li><li class="is-family-code">public bool  <a href="#0A39301F4F628766"><b>isIndirectBranch</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#E54C615E2083D3E5"><b>isIndirectDebugValue</b></a>() const</li><li class="is-family-code">public bool  <a href="#CA1C7E5F6A933AB2"><b>isInlineAsm</b></a>() const</li><li class="is-family-code">public bool  <a href="#4C6A19B752E6486F"><b>isInsertSubreg</b></a>() const</li><li class="is-family-code">public bool  <a href="#65DEB8F1126AD717"><b>isInsertSubregLike</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#160513D1BD4064DE"><b>isInsideBundle</b></a>() const</li><li class="is-family-code">public bool  <a href="#0502EF91B5F929C9"><b>isKill</b></a>() const</li><li class="is-family-code">public bool  <a href="#A8BA4B89CEEA7C03"><b>isLabel</b></a>() const</li><li class="is-family-code">public bool  <a href="#BBC229A0F03500C1"><b>isLoadFoldBarrier</b></a>() const</li><li class="is-family-code">public bool  <a href="#9DF107DD21A3C0C0"><b>isMSInlineAsm</b></a>() const</li><li class="is-family-code">public bool  <a href="#CA1CABECD08A63F2"><b>isMetaInstruction</b></a>() const</li><li class="is-family-code">public bool  <a href="#996004FF7A5B37BE"><b>isMoveImmediate</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#B375B9BB684DEAD1"><b>isMoveReg</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#92FD486CF8BA235E"><b>isNotDuplicable</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#825A326E8393FF18"><b>isOperandSubregIdx</b></a>(unsigned int OpIdx) const</li><li class="is-family-code">public bool  <a href="#0C14741FA26CBA5C"><b>isPHI</b></a>() const</li><li class="is-family-code">public bool  <a href="#22539E972541B88D"><b>isPosition</b></a>() const</li><li class="is-family-code">public bool  <a href="#FDAAC98833CD8C07"><b>isPreISelOpcode</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#507A520D8B301A97"><b>isPredicable</b></a>(llvm::MachineInstr::QueryType Type = AllInBundle) const</li><li class="is-family-code">public bool  <a href="#2468E99767B991AE"><b>isPseudo</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#C916F0DDB3670253"><b>isRegSequence</b></a>() const</li><li class="is-family-code">public bool  <a href="#59A2EEF094FBB302"><b>isRegSequenceLike</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#E045A1D721C92BAB"><b>isRegTiedToDefOperand</b></a>(unsigned int UseOpIdx, unsigned int * DefOpIdx = nullptr) const</li><li class="is-family-code">public bool  <a href="#D83AD9EB3EDB9973"><b>isRegTiedToUseOperand</b></a>(unsigned int DefOpIdx, unsigned int * UseOpIdx = nullptr) const</li><li class="is-family-code">public bool  <a href="#9E501BA8D5E48069"><b>isRematerializable</b></a>(llvm::MachineInstr::QueryType Type = AllInBundle) const</li><li class="is-family-code">public bool  <a href="#E94ABADAECEF8EF7"><b>isReturn</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#F0A949F5AD6FC78A"><b>isSafeToMove</b></a>(llvm::AAResults * AA, bool &amp; SawStore) const</li><li class="is-family-code">public bool  <a href="#EFCA198FCDA6096E"><b>isSelect</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#A8E33BC2C00D7CFD"><b>isStackAligningInlineAsm</b></a>() const</li><li class="is-family-code">public bool  <a href="#FDD86B51D7BBB321"><b>isSubregToReg</b></a>() const</li><li class="is-family-code">public bool  <a href="#E04ED148E7FE372E"><b>isTerminator</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#9F270F664EF5B5B4"><b>isTransient</b></a>() const</li><li class="is-family-code">public bool  <a href="#D274B8367A479CE1"><b>isUnconditionalBranch</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#CF841627688E6C62"><b>isUndefDebugValue</b></a>() const</li><li class="is-family-code">public bool  <a href="#B455031839B6AFAD"><b>isVariadic</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public bool  <a href="#FD840EB03BF713AE"><b>killsRegister</b></a>(llvm::Register Reg, const llvm::TargetRegisterInfo * TRI = nullptr) const</li><li class="is-family-code">public bool  <a href="#ED09572A6FCAC6C5"><b>mayAlias</b></a>(llvm::AAResults * AA, const llvm::MachineInstr &amp; Other, bool UseTBAA) const</li><li class="is-family-code">public bool  <a href="#5C07CA23A35740DB"><b>mayLoad</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#D2056850C9D30E97"><b>mayLoadOrStore</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public bool  <a href="#F1543D8AB37E0922"><b>mayRaiseFPException</b></a>() const</li><li class="is-family-code">public bool  <a href="#D72677116068518F"><b>mayStore</b></a>(llvm::MachineInstr::QueryType Type = AnyInBundle) const</li><li class="is-family-code">public ArrayRef&lt;llvm::MachineMemOperand *&gt;  <a href="#E899E514C17B9271"><b>memoperands</b></a>() const</li><li class="is-family-code">public int  <a href="#8086F91E6779F384"><b>memoperands_begin</b></a>() const</li><li class="is-family-code">public bool  <a href="#7C742E221C662F57"><b>memoperands_empty</b></a>() const</li><li class="is-family-code">public int  <a href="#A6C9B31C575D12DB"><b>memoperands_end</b></a>() const</li><li class="is-family-code">public uint16_t  <a href="#12E201A493F4FEB3"><b>mergeFlagsWith</b></a>(const llvm::MachineInstr &amp; Other) const</li><li class="is-family-code">public bool  <a href="#3E0A67E1952C96D8"><b>modifiesRegister</b></a>(llvm::Register Reg, const llvm::TargetRegisterInfo * TRI) const</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::const_mop_iterator&gt;  <a href="#8CDCFB60EB2389EF"><b>operands</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::mop_iterator&gt;  <a href="#5E94F7B60204FED3"><b>operands</b></a>()</li><li class="is-family-code">public llvm::MachineInstr::const_mop_iterator  <a href="#5D498A7D9DEED783"><b>operands_begin</b></a>() const</li><li class="is-family-code">public llvm::MachineInstr::mop_iterator  <a href="#19C13B4F7C2B0F31"><b>operands_begin</b></a>()</li><li class="is-family-code">public llvm::MachineInstr::mop_iterator  <a href="#8F9DA7A94DF68471"><b>operands_end</b></a>()</li><li class="is-family-code">public llvm::MachineInstr::const_mop_iterator  <a href="#7739D42F1BB32696"><b>operands_end</b></a>() const</li><li class="is-family-code">public void  <a href="#B5E29FC316F28B7F"><b>print</b></a>(llvm::raw_ostream &amp; OS, bool IsStandalone = true, bool SkipOpers = false, bool SkipDebugLoc = false, bool AddNewLine = true, const llvm::TargetInstrInfo * TII = nullptr) const</li><li class="is-family-code">public void  <a href="#6C3634CC6CCB45E2"><b>print</b></a>(llvm::raw_ostream &amp; OS, llvm::ModuleSlotTracker &amp; MST, bool IsStandalone = true, bool SkipOpers = false, bool SkipDebugLoc = false, bool AddNewLine = true, const llvm::TargetInstrInfo * TII = nullptr) const</li><li class="is-family-code">public bool  <a href="#A103C82808BD7E03"><b>readsRegister</b></a>(llvm::Register Reg, const llvm::TargetRegisterInfo * TRI = nullptr) const</li><li class="is-family-code">public bool  <a href="#1D6C4C804763A404"><b>readsVirtualRegister</b></a>(llvm::Register Reg) const</li><li class="is-family-code">public std::pair&lt;bool, bool&gt;  <a href="#2FE5834F33B0019A"><b>readsWritesVirtualRegister</b></a>(llvm::Register Reg, SmallVectorImpl&lt;unsigned int&gt; * Ops = nullptr) const</li><li class="is-family-code">public bool  <a href="#CCF7DEC1DB9E370F"><b>registerDefIsDead</b></a>(llvm::Register Reg, const llvm::TargetRegisterInfo * TRI = nullptr) const</li><li class="is-family-code">public llvm::MachineInstr *  <a href="#5DDBFF5BB98DCCFE"><b>removeFromBundle</b></a>()</li><li class="is-family-code">public llvm::MachineInstr *  <a href="#E04748200D8B393B"><b>removeFromParent</b></a>()</li><li class="is-family-code">public void  <a href="#D4D5391DB3E0A274"><b>setAsmPrinterFlag</b></a>(uint8_t Flag)</li><li class="is-family-code">public void  <a href="#FE061B1913857A5F"><b>setDebugLoc</b></a>(llvm::DebugLoc dl)</li><li class="is-family-code">public void  <a href="#7103DE494BFF0E17"><b>setDesc</b></a>(const llvm::MCInstrDesc &amp; tid)</li><li class="is-family-code">public void  <a href="#3616683D0AD84D6F"><b>setFlag</b></a>(llvm::MachineInstr::MIFlag Flag)</li><li class="is-family-code">public void  <a href="#9DD4018F8426ACB9"><b>setFlags</b></a>(unsigned int flags)</li><li class="is-family-code">public void  <a href="#172195215CAB130D"><b>setHeapAllocMarker</b></a>(llvm::MachineFunction &amp; MF, llvm::MDNode * MD)</li><li class="is-family-code">public void  <a href="#F0845807A1E20FFE"><b>setMemRefs</b></a>(llvm::MachineFunction &amp; MF, ArrayRef&lt;llvm::MachineMemOperand *&gt; MemRefs)</li><li class="is-family-code">public void  <a href="#DFD673AA65545681"><b>setPhysRegsDeadExcept</b></a>(ArrayRef&lt;llvm::Register&gt; UsedRegs, const llvm::TargetRegisterInfo &amp; TRI)</li><li class="is-family-code">public void  <a href="#CFBD05EE31DFF12D"><b>setPostInstrSymbol</b></a>(llvm::MachineFunction &amp; MF, llvm::MCSymbol * Symbol)</li><li class="is-family-code">public void  <a href="#B3760641E1423517"><b>setPreInstrSymbol</b></a>(llvm::MachineFunction &amp; MF, llvm::MCSymbol * Symbol)</li><li class="is-family-code">public void  <a href="#25F3BCE7A0732F88"><b>setRegisterDefReadUndef</b></a>(llvm::Register Reg, bool IsUndef = true)</li><li class="is-family-code">public void  <a href="#052482B3A0984F7C"><b>substituteRegister</b></a>(llvm::Register FromReg, llvm::Register ToReg, unsigned int SubIdx, const llvm::TargetRegisterInfo &amp; RegInfo)</li><li class="is-family-code">public void  <a href="#9DA6B1C2C8D65F02"><b>tieOperands</b></a>(unsigned int DefIdx, unsigned int UseIdx)</li><li class="is-family-code">public void  <a href="#FA91161BE4E87716"><b>unbundleFromPred</b></a>()</li><li class="is-family-code">public void  <a href="#FDC27DBB13BE2EF6"><b>unbundleFromSucc</b></a>()</li><li class="is-family-code">public void  <a href="#48897D34B1896EC6"><b>untieRegOperand</b></a>(unsigned int OpIdx)</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::const_mop_iterator&gt;  <a href="#7F47823977AA8267"><b>uses</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::MachineInstr::mop_iterator&gt;  <a href="#6BFF20ED8626A3F8"><b>uses</b></a>()</li><li class="is-family-code">public bool  <a href="#E9CF30702F878BF2"><b>usesCustomInsertionHook</b></a>(llvm::MachineInstr::QueryType Type = IgnoreBundle) const</li><li class="is-family-code">public  <a href="#715B5B8F78D628A8"><b>~MachineInstr</b></a>()</li></ul><h2>Methods</h2><h3 id="F3D5F48D75338586"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F3D5F48D75338586">¶</a><code class="hdoc-function-code language-cpp">MachineInstr(const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L266">llvm/include/llvm/CodeGen/MachineInstr.h:266</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> </b></dt></dl><h3 id="D10C4A26913E6CC8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D10C4A26913E6CC8">¶</a><code class="hdoc-function-code language-cpp">void RemoveOperand(unsigned int OpNo)</code></pre></h3><h4>Description</h4><p>Erase an operand from an instruction, leaving it with one fewer operand than it started with.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1570">llvm/include/llvm/CodeGen/MachineInstr.h:1570</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> OpNo</b></dt></dl><h3 id="519A985027C3B325"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#519A985027C3B325">¶</a><code class="hdoc-function-code language-cpp">void addImplicitDefUseOperands(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF)</code></pre></h3><h4>Description</h4><p>Add all implicit def and use operands to this instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1652">llvm/include/llvm/CodeGen/MachineInstr.h:1652</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="665B44B2A2280161"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#665B44B2A2280161">¶</a><code class="hdoc-function-code language-cpp">void addMemOperand(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
                   <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>* MO)</code></pre></h3><h4>Description</h4><p>Add a MachineMemOperand to the machine instruction. This function should be used only occasionally. The setMemRefs function is the primary method for setting up a MachineInstr&apos;s MemRefs list.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1587">llvm/include/llvm/CodeGen/MachineInstr.h:1587</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>*<b> MO</b></dt></dl><h3 id="A9DC658C7FE300F4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A9DC658C7FE300F4">¶</a><code class="hdoc-function-code language-cpp">void addOperand(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
                const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Add the specified operand to the instruction.  If it is an implicit operand, it is added to the end of the operand list.  If it is an explicit operand it is added at the end of the explicit operand list (before the first implicit operand). MF must be the machine function that was used to allocate this instruction. MachineInstrBuilder provides a more convenient interface for creating instructions and adding operands.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1548">llvm/include/llvm/CodeGen/MachineInstr.h:1548</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp;<b> Op</b></dt></dl><h3 id="D0894F3A1E5C742C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D0894F3A1E5C742C">¶</a><code class="hdoc-function-code language-cpp">void addOperand(const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Add an operand without providing an MF reference. This only works for instructions that are inserted in a basic block. MachineInstrBuilder and the two-argument addOperand(MF, MO) should be preferred.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1555">llvm/include/llvm/CodeGen/MachineInstr.h:1555</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp;<b> Op</b></dt></dl><h3 id="D8721B07F0E4DCA7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D8721B07F0E4DCA7">¶</a><code class="hdoc-function-code language-cpp">bool addRegisterDead(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* RegInfo,
    bool AddIfNotFound = false)</code></pre></h3><h4>Description</h4><p>We have determined MI defined a register without a use. Look for the operand that defines it and mark it as IsDead. If AddIfNotFound is true, add a implicit operand if it&apos;s not found. Returns true if the operand exists / is added.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1413">llvm/include/llvm/CodeGen/MachineInstr.h:1413</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> RegInfo</b></dt><dt class="is-family-code">bool<b> AddIfNotFound</b> = false</dt></dl><h3 id="F467FED2A398736B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F467FED2A398736B">¶</a><code class="hdoc-function-code language-cpp">void addRegisterDefined(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* RegInfo =
        nullptr)</code></pre></h3><h4>Description</h4><p>We have determined MI defines a register. Make sure there is an operand defining Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1426">llvm/include/llvm/CodeGen/MachineInstr.h:1426</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> RegInfo</b> = nullptr</dt></dl><h3 id="064F0379E8DA2222"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#064F0379E8DA2222">¶</a><code class="hdoc-function-code language-cpp">bool addRegisterKilled(
    <a href="rD04632A218C37229.html">llvm::Register</a> IncomingReg,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* RegInfo,
    bool AddIfNotFound = false)</code></pre></h3><h4>Description</h4><p>We have determined MI kills a register. Look for the operand that uses it and mark it as IsKill. If AddIfNotFound is true, add a implicit operand if it&apos;s not found. Returns true if the operand exists / is added.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1401">llvm/include/llvm/CodeGen/MachineInstr.h:1401</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> IncomingReg</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> RegInfo</b></dt><dt class="is-family-code">bool<b> AddIfNotFound</b> = false</dt></dl><h3 id="0E50EECCE9CA23A1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0E50EECCE9CA23A1">¶</a><code class="hdoc-function-code language-cpp">bool allDefsAreDead() const</code></pre></h3><h4>Description</h4><p>Return true if all the defs of this instruction are dead.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1486">llvm/include/llvm/CodeGen/MachineInstr.h:1486</a></p><h3 id="68C0B35AF30102C5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#68C0B35AF30102C5">¶</a><code class="hdoc-function-code language-cpp">void bundleWithPred()</code></pre></h3><h4>Description</h4><p>Bundle this instruction with its predecessor. This can be an unbundled instruction, or it can be the first instruction in a bundle.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L387">llvm/include/llvm/CodeGen/MachineInstr.h:387</a></p><h3 id="FDC58BA6CD44A1F2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FDC58BA6CD44A1F2">¶</a><code class="hdoc-function-code language-cpp">void bundleWithSucc()</code></pre></h3><h4>Description</h4><p>Bundle this instruction with its successor. This can be an unbundled instruction, or it can be the last instruction in a bundle.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L391">llvm/include/llvm/CodeGen/MachineInstr.h:391</a></p><h3 id="B12EB8534453D9A0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B12EB8534453D9A0">¶</a><code class="hdoc-function-code language-cpp">bool canFoldAsLoad(llvm::MachineInstr::QueryType
                       Type = IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true for instructions that can be folded as memory operands in other instructions. The most common use for this is instructions that are simple loads from memory that don&apos;t modify the loaded value in any way, but it can also be used for instructions that can be expressed as constant-pool loads, such as V_SETALLONES on x86, to allow them to be folded when it is beneficial. This should only be set on instructions that return a value in their only virtual register definition.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L802">llvm/include/llvm/CodeGen/MachineInstr.h:802</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="228F365CB9232486"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#228F365CB9232486">¶</a><code class="hdoc-function-code language-cpp">void changeDebugValuesDefReg(<a href="rD04632A218C37229.html">llvm::Register</a> Reg)</code></pre></h3><h4>Description</h4><p>Find all DBG_VALUEs that point to the register def in this instruction and point them to \p Reg instead.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1660">llvm/include/llvm/CodeGen/MachineInstr.h:1660</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt></dl><h3 id="EB8FAD38E4B9C4D2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EB8FAD38E4B9C4D2">¶</a><code class="hdoc-function-code language-cpp">void clearAsmPrinterFlag(
    llvm::MachineInstr::CommentFlag Flag)</code></pre></h3><h4>Description</h4><p>Clear specific AsmPrinter flags.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L302">llvm/include/llvm/CodeGen/MachineInstr.h:302</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::CommentFlag<b> Flag</b></dt></dl><h3 id="73EFB2BCD98B9F89"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#73EFB2BCD98B9F89">¶</a><code class="hdoc-function-code language-cpp">void clearAsmPrinterFlags()</code></pre></h3><h4>Description</h4><p>Clear the AsmPrinter bitvector.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L289">llvm/include/llvm/CodeGen/MachineInstr.h:289</a></p><h3 id="963A099C7875C6B4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#963A099C7875C6B4">¶</a><code class="hdoc-function-code language-cpp">void clearFlag(llvm::MachineInstr::MIFlag Flag)</code></pre></h3><h4>Description</h4><p>clearFlag - Clear a MI flag.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L328">llvm/include/llvm/CodeGen/MachineInstr.h:328</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::MIFlag<b> Flag</b></dt></dl><h3 id="52012B8DFFD46966"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#52012B8DFFD46966">¶</a><code class="hdoc-function-code language-cpp">void clearKillInfo()</code></pre></h3><h4>Description</h4><p>Clears kill flags on all operands.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1390">llvm/include/llvm/CodeGen/MachineInstr.h:1390</a></p><h3 id="EFED589E70EFBC81"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EFED589E70EFBC81">¶</a><code class="hdoc-function-code language-cpp">void clearRegisterDeads(<a href="rD04632A218C37229.html">llvm::Register</a> Reg)</code></pre></h3><h4>Description</h4><p>Clear all dead flags on operands defining register @p Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1417">llvm/include/llvm/CodeGen/MachineInstr.h:1417</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt></dl><h3 id="C5126AF8160F0BDA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C5126AF8160F0BDA">¶</a><code class="hdoc-function-code language-cpp">void clearRegisterKills(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* RegInfo)</code></pre></h3><h4>Description</h4><p>Clear all kill flags affecting Reg.  If RegInfo is provided, this includes all aliasing registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1407">llvm/include/llvm/CodeGen/MachineInstr.h:1407</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> RegInfo</b></dt></dl><h3 id="87C6C6FE8AA2D540"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#87C6C6FE8AA2D540">¶</a><code class="hdoc-function-code language-cpp">void cloneInstrSymbols(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI)</code></pre></h3><h4>Description</h4><p>Clone another MachineInstr&apos;s pre- and post- instruction symbols and replace ours with it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1624">llvm/include/llvm/CodeGen/MachineInstr.h:1624</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt></dl><h3 id="1A036547C7DCC090"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1A036547C7DCC090">¶</a><code class="hdoc-function-code language-cpp">void cloneMemRefs(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
                  const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI)</code></pre></h3><h4>Description</h4><p>Clone another MachineInstr&apos;s memory reference descriptor list and replace ours with it. Note that `*this` may be the incoming MI! Prefer this API whenever possible as it can avoid allocations in common cases.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1596">llvm/include/llvm/CodeGen/MachineInstr.h:1596</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt></dl><h3 id="1EA6785A407E26AC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1EA6785A407E26AC">¶</a><code class="hdoc-function-code language-cpp">void cloneMergedMemRefs(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;const llvm::MachineInstr*&gt; MIs)</code></pre></h3><h4>Description</h4><p>Clone the merge of multiple MachineInstrs&apos; memory reference descriptors list and replace ours with it. Note that `*this` may be one of the incoming MIs! Prefer this API whenever possible as it can avoid allocations in common cases.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1605">llvm/include/llvm/CodeGen/MachineInstr.h:1605</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;const llvm::MachineInstr*&gt;<b> MIs</b></dt></dl><h3 id="8A836A718BF517CC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8A836A718BF517CC">¶</a><code class="hdoc-function-code language-cpp">void collectDebugValues(
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::MachineInstr*&gt;&amp;
        DbgValues)</code></pre></h3><h4>Description</h4><p>Scan instructions immediately following MI and collect any matching DBG_VALUEs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1656">llvm/include/llvm/CodeGen/MachineInstr.h:1656</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::MachineInstr*&gt;&amp;<b> DbgValues</b></dt></dl><h3 id="8EC83BC8A73DC1A7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8EC83BC8A73DC1A7">¶</a><code class="hdoc-function-code language-cpp">static uint16_t copyFlagsFromInstruction(
    const <a href="rE266D8602316BABC.html">llvm::Instruction</a>&amp; I)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1637">llvm/include/llvm/CodeGen/MachineInstr.h:1637</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>&amp;<b> I</b></dt></dl><h3 id="4CD18BDCA733AAAA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4CD18BDCA733AAAA">¶</a><code class="hdoc-function-code language-cpp">void copyIRFlags(const <a href="rE266D8602316BABC.html">llvm::Instruction</a>&amp; I)</code></pre></h3><h4>Description</h4><p>Copy all flags to MachineInst MIFlags</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1640">llvm/include/llvm/CodeGen/MachineInstr.h:1640</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>&amp;<b> I</b></dt></dl><h3 id="F3411FC2E67BB3AF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F3411FC2E67BB3AF">¶</a><code class="hdoc-function-code language-cpp">void copyImplicitOps(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
                     const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI)</code></pre></h3><h4>Description</h4><p>Copy implicit register operands from specified instruction to this instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1503">llvm/include/llvm/CodeGen/MachineInstr.h:1503</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt></dl><h3 id="E274AB9CAA4A0F6E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E274AB9CAA4A0F6E">¶</a><code class="hdoc-function-code language-cpp">bool definesRegister(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI =
        nullptr) const</code></pre></h3><h4>Description</h4><p>Return true if the MachineInstr fully defines the specified register. If TargetRegisterInfo is passed, then it also checks if there is a def of a super-register. NOTE: It&apos;s ignoring subreg indices on virtual registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1218">llvm/include/llvm/CodeGen/MachineInstr.h:1218</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="D059B388BDC73672"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D059B388BDC73672">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineInstr::const_mop_iterator&gt;
defs() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L519">llvm/include/llvm/CodeGen/MachineInstr.h:519</a></p><h3 id="0F8D9AD339C59D9D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0F8D9AD339C59D9D">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;llvm::MachineInstr::mop_iterator&gt;
defs()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L514">llvm/include/llvm/CodeGen/MachineInstr.h:514</a></p><h3 id="29EF77031DCD147F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#29EF77031DCD147F">¶</a><code class="hdoc-function-code language-cpp">void dropMemRefs(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF)</code></pre></h3><h4>Description</h4><p>Clear this MachineInstr&apos;s memory reference descriptor list.  This resets the memrefs to their most conservative state.  This should be used only as a last resort since it greatly pessimizes our knowledge of the memory access performed by the instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1576">llvm/include/llvm/CodeGen/MachineInstr.h:1576</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="BD51AAFFE3409098"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BD51AAFFE3409098">¶</a><code class="hdoc-function-code language-cpp">void dump() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1532">llvm/include/llvm/CodeGen/MachineInstr.h:1532</a></p><h3 id="8CCF7FA5B7DD08A0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8CCF7FA5B7DD08A0">¶</a><code class="hdoc-function-code language-cpp">void emitError(<a href="rECFCAF624C04523A.html">llvm::StringRef</a> Msg) const</code></pre></h3><h4>Description</h4><p>Emit an error referring to the source location of this instruction. This should only be used for inline assembly that is somehow impossible to compile. Other errors should have been handled much earlier. If this method returns, the caller should try to recover from the error.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L420">llvm/include/llvm/CodeGen/MachineInstr.h:420</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> Msg</b></dt></dl><h3 id="9B45148AA478EB3D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9B45148AA478EB3D">¶</a><code class="hdoc-function-code language-cpp">void eraseFromBundle()</code></pre></h3><h4>Description</h4><p>Unlink &apos;this&apos; form its basic block and delete it. If the instruction is part of a bundle, the other instructions in the bundle remain bundled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1037">llvm/include/llvm/CodeGen/MachineInstr.h:1037</a></p><h3 id="40A505CB109E425B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#40A505CB109E425B">¶</a><code class="hdoc-function-code language-cpp">void eraseFromParent()</code></pre></h3><h4>Description</h4><p>Unlink &apos;this&apos; from the containing basic block and delete it. If this instruction is the header of a bundle, the whole bundle is erased. This function can not be used for instructions inside a bundle, use eraseFromBundle() to erase individual bundled instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1025">llvm/include/llvm/CodeGen/MachineInstr.h:1025</a></p><h3 id="FE1687F9CB16C3EA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FE1687F9CB16C3EA">¶</a><code class="hdoc-function-code language-cpp">void eraseFromParentAndMarkDBGValuesForRemoval()</code></pre></h3><h4>Description</h4><p>Unlink &apos;this&apos; from the containing basic block and delete it. For all definitions mark their uses in DBG_VALUE nodes as undefined. Otherwise like eraseFromParent().</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1031">llvm/include/llvm/CodeGen/MachineInstr.h:1031</a></p><h3 id="A76F1566B2BF6A2D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A76F1566B2BF6A2D">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;llvm::MachineInstr::mop_iterator&gt;
explicit_operands()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L498">llvm/include/llvm/CodeGen/MachineInstr.h:498</a></p><h3 id="59C01A244EAC68E0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#59C01A244EAC68E0">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineInstr::const_mop_iterator&gt;
explicit_operands() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L502">llvm/include/llvm/CodeGen/MachineInstr.h:502</a></p><h3 id="E9E020FB3D395F39"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E9E020FB3D395F39">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineInstr::const_mop_iterator&gt;
explicit_uses() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L536">llvm/include/llvm/CodeGen/MachineInstr.h:536</a></p><h3 id="A1B25E7A397E8B6E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A1B25E7A397E8B6E">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;llvm::MachineInstr::mop_iterator&gt;
explicit_uses()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L532">llvm/include/llvm/CodeGen/MachineInstr.h:532</a></p><h3 id="FC422EFF07635049"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FC422EFF07635049">¶</a><code class="hdoc-function-code language-cpp">int findFirstPredOperandIdx() const</code></pre></h3><h4>Description</h4><p>Find the index of the first operand in the operand list that is used to represent the predicate. It returns -1 if none is found.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1294">llvm/include/llvm/CodeGen/MachineInstr.h:1294</a></p><h3 id="C4EE53BC77FB9A87"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C4EE53BC77FB9A87">¶</a><code class="hdoc-function-code language-cpp">int findInlineAsmFlagIdx(
    unsigned int OpIdx,
    unsigned int* GroupNo = nullptr) const</code></pre></h3><h4>Description</h4><p>Find the index of the flag word operand that corresponds to operand OpIdx on an inline asm instruction.  Returns -1 if getOperand(OpIdx) does not belong to an inline asm operand group. If GroupNo is not NULL, it will receive the number of the operand group containing OpIdx. The flag operand is an immediate that can be decoded with methods like InlineAsm::hasRegClassConstraint().</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1305">llvm/include/llvm/CodeGen/MachineInstr.h:1305</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> OpIdx</b></dt><dt class="is-family-code">unsigned int*<b> GroupNo</b> = nullptr</dt></dl><h3 id="D99B22AC8A3C1EBD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D99B22AC8A3C1EBD">¶</a><code class="hdoc-function-code language-cpp">const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>*
findRegisterDefOperand(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    bool isDead = false,
    bool Overlap = false,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI =
        nullptr) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1284">llvm/include/llvm/CodeGen/MachineInstr.h:1284</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">bool<b> isDead</b> = false</dt><dt class="is-family-code">bool<b> Overlap</b> = false</dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="8602B938221D4442"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8602B938221D4442">¶</a><code class="hdoc-function-code language-cpp"><a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>* findRegisterDefOperand(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    bool isDead = false,
    bool Overlap = false,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI = nullptr)</code></pre></h3><h4>Description</h4><p>Wrapper for findRegisterDefOperandIdx, it returns a pointer to the MachineOperand rather than an index.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1276">llvm/include/llvm/CodeGen/MachineInstr.h:1276</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">bool<b> isDead</b> = false</dt><dt class="is-family-code">bool<b> Overlap</b> = false</dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="E1FEE23EC0573132"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E1FEE23EC0573132">¶</a><code class="hdoc-function-code language-cpp">int findRegisterDefOperandIdx(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    bool isDead = false,
    bool Overlap = false,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI =
        nullptr) const</code></pre></h3><h4>Description</h4><p>Returns the operand index that is a def of the specified register or -1 if it is not found. If isDead is true, defs that are not dead are skipped. If Overlap is true, then it also looks for defs that merely overlap the specified register. If TargetRegisterInfo is non-null, then it also checks if there is a def of a super-register. This may also return a register mask operand when Overlap is true.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1269">llvm/include/llvm/CodeGen/MachineInstr.h:1269</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">bool<b> isDead</b> = false</dt><dt class="is-family-code">bool<b> Overlap</b> = false</dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="ECCBB7F659EC460E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ECCBB7F659EC460E">¶</a><code class="hdoc-function-code language-cpp">const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>*
findRegisterUseOperand(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    bool isKill = false,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI =
        nullptr) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1256">llvm/include/llvm/CodeGen/MachineInstr.h:1256</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">bool<b> isKill</b> = false</dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="AA1542B06FC5A004"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AA1542B06FC5A004">¶</a><code class="hdoc-function-code language-cpp"><a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>* findRegisterUseOperand(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    bool isKill = false,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI = nullptr)</code></pre></h3><h4>Description</h4><p>Wrapper for findRegisterUseOperandIdx, it returns a pointer to the MachineOperand rather than an index.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1250">llvm/include/llvm/CodeGen/MachineInstr.h:1250</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">bool<b> isKill</b> = false</dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="5F83B469C428D580"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5F83B469C428D580">¶</a><code class="hdoc-function-code language-cpp">int findRegisterUseOperandIdx(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    bool isKill = false,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI =
        nullptr) const</code></pre></h3><h4>Description</h4><p>Returns the operand index that is a use of the specific register or -1 if it is not found. It further tightens the search criteria to a use that kills the register if isKill is true.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1245">llvm/include/llvm/CodeGen/MachineInstr.h:1245</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">bool<b> isKill</b> = false</dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="C9AF8DA48A6F1E36"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C9AF8DA48A6F1E36">¶</a><code class="hdoc-function-code language-cpp">unsigned int findTiedOperandIdx(
    unsigned int OpIdx) const</code></pre></h3><h4>Description</h4><p>Given the index of a tied register operand, find the operand it is tied to. Defs are tied to uses and vice versa. Returns the index of the tied operand which must exist.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1360">llvm/include/llvm/CodeGen/MachineInstr.h:1360</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> OpIdx</b></dt></dl><h3 id="183D07F527B2E41E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#183D07F527B2E41E">¶</a><code class="hdoc-function-code language-cpp">bool getAsmPrinterFlag(
    llvm::MachineInstr::CommentFlag Flag) const</code></pre></h3><h4>Description</h4><p>Return whether an AsmPrinter flag is set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L292">llvm/include/llvm/CodeGen/MachineInstr.h:292</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::CommentFlag<b> Flag</b></dt></dl><h3 id="BE711D4C7B50526A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BE711D4C7B50526A">¶</a><code class="hdoc-function-code language-cpp">uint8_t getAsmPrinterFlags() const</code></pre></h3><h4>Description</h4><p>Return the asm printer flags bitvector.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L286">llvm/include/llvm/CodeGen/MachineInstr.h:286</a></p><h3 id="B1E57A1ECBDE504F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B1E57A1ECBDE504F">¶</a><code class="hdoc-function-code language-cpp">unsigned int getBundleSize() const</code></pre></h3><h4>Description</h4><p>Return the number of instructions inside the MI bundle, excluding the bundle header. This is the number of instructions that MachineBasicBlock::iterator skips, 0 for unbundled instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1181">llvm/include/llvm/CodeGen/MachineInstr.h:1181</a></p><h3 id="CF79D1EC4C3352A6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CF79D1EC4C3352A6">¶</a><code class="hdoc-function-code language-cpp">const <a href="r0114C7178C83C99D.html">llvm::DIExpression</a>* getDebugExpression()
    const</code></pre></h3><h4>Description</h4><p>Return the complex address expression referenced by this DBG_VALUE instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L408">llvm/include/llvm/CodeGen/MachineInstr.h:408</a></p><h3 id="5CFE3F8ADC3526C4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5CFE3F8ADC3526C4">¶</a><code class="hdoc-function-code language-cpp">const <a href="r181ED7DF56A34E8C.html">llvm::DILabel</a>* getDebugLabel() const</code></pre></h3><h4>Description</h4><p>Return the debug label referenced by this DBG_LABEL instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L412">llvm/include/llvm/CodeGen/MachineInstr.h:412</a></p><h3 id="0252A1D31893DBE3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0252A1D31893DBE3">¶</a><code class="hdoc-function-code language-cpp">const <a href="r7D971FB9604CC807.html">llvm::DebugLoc</a>&amp; getDebugLoc() const</code></pre></h3><h4>Description</h4><p>Returns the debug location id of this MachineInstr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L400">llvm/include/llvm/CodeGen/MachineInstr.h:400</a></p><h3 id="A134C4175D7B31C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A134C4175D7B31C9">¶</a><code class="hdoc-function-code language-cpp">const <a href="r91CC6F4440BE000F.html">llvm::DILocalVariable</a>* getDebugVariable()
    const</code></pre></h3><h4>Description</h4><p>Return the debug variable referenced by this DBG_VALUE instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L404">llvm/include/llvm/CodeGen/MachineInstr.h:404</a></p><h3 id="C062507373A235D7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C062507373A235D7">¶</a><code class="hdoc-function-code language-cpp">const <a href="r0E6C58CB0903B7E5.html">llvm::MCInstrDesc</a>&amp; getDesc() const</code></pre></h3><h4>Description</h4><p>Returns the target instruction descriptor of this MachineInstr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L423">llvm/include/llvm/CodeGen/MachineInstr.h:423</a></p><h3 id="E356F222546843FA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E356F222546843FA">¶</a><code class="hdoc-function-code language-cpp">bool getFlag(
    llvm::MachineInstr::MIFlag Flag) const</code></pre></h3><h4>Description</h4><p>Return whether an MI flag is set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L312">llvm/include/llvm/CodeGen/MachineInstr.h:312</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::MIFlag<b> Flag</b></dt></dl><h3 id="87C9925511B0BBF0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#87C9925511B0BBF0">¶</a><code class="hdoc-function-code language-cpp">uint16_t getFlags() const</code></pre></h3><h4>Description</h4><p>Return the MI flags bitvector.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L307">llvm/include/llvm/CodeGen/MachineInstr.h:307</a></p><h3 id="59DDE03EE16BD94F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#59DDE03EE16BD94F">¶</a><code class="hdoc-function-code language-cpp"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; getFoldedRestoreSize(
    const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>* TII) const</code></pre></h3><h4>Description</h4><p>Return a valid size if the instruction is a folded restore instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1499">llvm/include/llvm/CodeGen/MachineInstr.h:1499</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*<b> TII</b></dt></dl><h3 id="BE57BFDA2E6380C1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BE57BFDA2E6380C1">¶</a><code class="hdoc-function-code language-cpp"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; getFoldedSpillSize(
    const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>* TII) const</code></pre></h3><h4>Description</h4><p>Return a valid size if the instruction is a folded spill instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1492">llvm/include/llvm/CodeGen/MachineInstr.h:1492</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*<b> TII</b></dt></dl><h3 id="C249E274F516A948"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C249E274F516A948">¶</a><code class="hdoc-function-code language-cpp"><a href="r27429CCC2466601C.html">llvm::MDNode</a>* getHeapAllocMarker() const</code></pre></h3><h4>Description</h4><p>Helper to extract a heap alloc marker if one has been added.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L612">llvm/include/llvm/CodeGen/MachineInstr.h:612</a></p><h3 id="2C124853E8C65EF3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2C124853E8C65EF3">¶</a><code class="hdoc-function-code language-cpp">InlineAsm::AsmDialect getInlineAsmDialect() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1097">llvm/include/llvm/CodeGen/MachineInstr.h:1097</a></p><h3 id="4EDB7386BF7C8352"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4EDB7386BF7C8352">¶</a><code class="hdoc-function-code language-cpp">unsigned int getIntrinsicID() const</code></pre></h3><h4>Description</h4><p>Returns the Intrinsic::ID for this instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1664">llvm/include/llvm/CodeGen/MachineInstr.h:1664</a></p><h3 id="D9A0224432B2EF8F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D9A0224432B2EF8F">¶</a><code class="hdoc-function-code language-cpp"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* getMF()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L280">llvm/include/llvm/CodeGen/MachineInstr.h:280</a></p><h3 id="7F90EB1DCE48FEC9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7F90EB1DCE48FEC9">¶</a><code class="hdoc-function-code language-cpp">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* getMF() const</code></pre></h3><h4>Description</h4><p>Return the function that contains the basic block that this instruction belongs to. Note: this is undefined behaviour if the instruction does not have a parent.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L279">llvm/include/llvm/CodeGen/MachineInstr.h:279</a></p><h3 id="D0DA705F8AC926A2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D0DA705F8AC926A2">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumDefs() const</code></pre></h3><h4>Description</h4><p>Returns the total number of definitions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L441">llvm/include/llvm/CodeGen/MachineInstr.h:441</a></p><h3 id="4EAF2376E71A3A2C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4EAF2376E71A3A2C">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumExplicitDefs() const</code></pre></h3><h4>Description</h4><p>Returns the number of non-implicit definitions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L480">llvm/include/llvm/CodeGen/MachineInstr.h:480</a></p><h3 id="C587A734A5D76309"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C587A734A5D76309">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumExplicitOperands() const</code></pre></h3><h4>Description</h4><p>Returns the number of non-implicit operands.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L477">llvm/include/llvm/CodeGen/MachineInstr.h:477</a></p><h3 id="D4DF739C86FC23AE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D4DF739C86FC23AE">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumImplicitOperands() const</code></pre></h3><h4>Description</h4><p>Returns the implicit operands number.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L457">llvm/include/llvm/CodeGen/MachineInstr.h:457</a></p><h3 id="371EC730177C936C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#371EC730177C936C">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumMemOperands() const</code></pre></h3><h4>Description</h4><p>Return the number of memory operands.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L585">llvm/include/llvm/CodeGen/MachineInstr.h:585</a></p><h3 id="8D296BD71D792B59"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8D296BD71D792B59">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumOperands() const</code></pre></h3><h4>Description</h4><p>Retuns the total number of operands.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L429">llvm/include/llvm/CodeGen/MachineInstr.h:429</a></p><h3 id="9EE8FDB9605C55BC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9EE8FDB9605C55BC">¶</a><code class="hdoc-function-code language-cpp">unsigned int getOpcode() const</code></pre></h3><h4>Description</h4><p>Returns the opcode of this MachineInstr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L426">llvm/include/llvm/CodeGen/MachineInstr.h:426</a></p><h3 id="B0AAE1F22A02B5E9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B0AAE1F22A02B5E9">¶</a><code class="hdoc-function-code language-cpp"><a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp; getOperand(unsigned int i)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L435">llvm/include/llvm/CodeGen/MachineInstr.h:435</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> i</b></dt></dl><h3 id="5B3782CC01693DEE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5B3782CC01693DEE">¶</a><code class="hdoc-function-code language-cpp">const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp; getOperand(
    unsigned int i) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L431">llvm/include/llvm/CodeGen/MachineInstr.h:431</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> i</b></dt></dl><h3 id="B3B83C116D89901B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B3B83C116D89901B">¶</a><code class="hdoc-function-code language-cpp">unsigned int getOperandNo(
    <a href="r0A1522BF7EFA6139.html">llvm::MachineInstr::const_mop_iterator</a> I)
    const</code></pre></h3><h4>Description</h4><p>Returns the number of the operand iterator \p I points to.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L542">llvm/include/llvm/CodeGen/MachineInstr.h:542</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0A1522BF7EFA6139.html">llvm::MachineInstr::const_mop_iterator</a><b> I</b></dt></dl><h3 id="484C31361CF8BD3A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#484C31361CF8BD3A">¶</a><code class="hdoc-function-code language-cpp"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* getParent()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L272">llvm/include/llvm/CodeGen/MachineInstr.h:272</a></p><h3 id="7B4942A9618E7E97"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7B4942A9618E7E97">¶</a><code class="hdoc-function-code language-cpp">const <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* getParent() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L271">llvm/include/llvm/CodeGen/MachineInstr.h:271</a></p><h3 id="747C960C65158304"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#747C960C65158304">¶</a><code class="hdoc-function-code language-cpp"><a href="r6E4FB5D603B18594.html">llvm::MCSymbol</a>* getPostInstrSymbol() const</code></pre></h3><h4>Description</h4><p>Helper to extract a post-instruction symbol if one has been added.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L600">llvm/include/llvm/CodeGen/MachineInstr.h:600</a></p><h3 id="764277D382EBEF45"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#764277D382EBEF45">¶</a><code class="hdoc-function-code language-cpp"><a href="r6E4FB5D603B18594.html">llvm::MCSymbol</a>* getPreInstrSymbol() const</code></pre></h3><h4>Description</h4><p>Helper to extract a pre-instruction symbol if one has been added.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L588">llvm/include/llvm/CodeGen/MachineInstr.h:588</a></p><h3 id="3E395362384C2D5C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3E395362384C2D5C">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getRegClassConstraint(
    unsigned int OpIdx,
    const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>* TII,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI) const</code></pre></h3><h4>Description</h4><p>Compute the static register class constraint for operand OpIdx. For normal instructions, this is derived from the MCInstrDesc. For inline assembly it is derived from the flag words. Returns NULL if the static register class constraint cannot be determined.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1314">llvm/include/llvm/CodeGen/MachineInstr.h:1314</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> OpIdx</b></dt><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*<b> TII</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b></dt></dl><h3 id="B74D5F8694E90A3A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B74D5F8694E90A3A">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getRegClassConstraintEffect(
    unsigned int OpIdx,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* CurRC,
    const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>* TII,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI) const</code></pre></h3><h4>Description</h4><p>Applies the constraints (def/use) implied by the \p OpIdx operand to the given \p CurRC. Returns the register class that satisfies both \p CurRC and the constraints set by \p OpIdx MI. Returns NULL if such a register class does not exist.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1345">llvm/include/llvm/CodeGen/MachineInstr.h:1345</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> OpIdx</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> CurRC</b></dt><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*<b> TII</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b></dt></dl><h3 id="F77111146EFBA1EF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F77111146EFBA1EF">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getRegClassConstraintEffectForVReg(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* CurRC,
    const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>* TII,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI,
    bool ExploreBundle = false) const</code></pre></h3><h4>Description</h4><p>Applies the constraints (def/use) implied by this MI on \p Reg to the given \p CurRC. If \p ExploreBundle is set and MI is part of a bundle, all the instructions inside the bundle will be taken into account. In other words, this method accumulates all the constraints of the operand of this MI and the related bundle if MI is a bundle or inside a bundle. Returns the register class that satisfies both \p CurRC and the constraints set by MI. Returns NULL if such a register class does not exist.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1330">llvm/include/llvm/CodeGen/MachineInstr.h:1330</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> CurRC</b></dt><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*<b> TII</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b></dt><dt class="is-family-code">bool<b> ExploreBundle</b> = false</dt></dl><h3 id="9A730285378493B9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9A730285378493B9">¶</a><code class="hdoc-function-code language-cpp"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; getRestoreSize(
    const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>* TII) const</code></pre></h3><h4>Description</h4><p>Return a valid size if the instruction is a restore instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1495">llvm/include/llvm/CodeGen/MachineInstr.h:1495</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*<b> TII</b></dt></dl><h3 id="C3364629D27EA5DC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C3364629D27EA5DC">¶</a><code class="hdoc-function-code language-cpp"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; getSpillSize(
    const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>* TII) const</code></pre></h3><h4>Description</h4><p>Return a valid size if the instruction is a spill instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1489">llvm/include/llvm/CodeGen/MachineInstr.h:1489</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*<b> TII</b></dt></dl><h3 id="98C8F628C8E77E9D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#98C8F628C8E77E9D">¶</a><code class="hdoc-function-code language-cpp"><a href="r39DC930C6225822E.html">llvm::LLT</a> getTypeToPrint(
    unsigned int OpIdx,
    <a href="r314DAD2882B08277.html">llvm::SmallBitVector</a>&amp; PrintedTypes,
    const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp; MRI) const</code></pre></h3><h4>Description</h4><p>Debugging support @ { Determine the generic type to be printed (if needed) on uses and defs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1508">llvm/include/llvm/CodeGen/MachineInstr.h:1508</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> OpIdx</b></dt><dt class="is-family-code"><a href="r314DAD2882B08277.html">llvm::SmallBitVector</a>&amp;<b> PrintedTypes</b></dt><dt class="is-family-code">const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp;<b> MRI</b></dt></dl><h3 id="88B2E670EBB078EE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#88B2E670EBB078EE">¶</a><code class="hdoc-function-code language-cpp">bool hasComplexRegisterTies() const</code></pre></h3><h4>Description</h4><p>Return true when an instruction has tied register that can&apos;t be determined by the instruction&apos;s descriptor. This is useful for MIR printing, to determine whether we need to print the ties or not.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1514">llvm/include/llvm/CodeGen/MachineInstr.h:1514</a></p><h3 id="17FD9DCE1BFD2B44"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#17FD9DCE1BFD2B44">¶</a><code class="hdoc-function-code language-cpp">bool hasDelaySlot(llvm::MachineInstr::QueryType
                      Type = AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Returns true if the specified instruction has a delay slot which must be filled by the code generator.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L790">llvm/include/llvm/CodeGen/MachineInstr.h:790</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="A1FDE19C49809FD4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A1FDE19C49809FD4">¶</a><code class="hdoc-function-code language-cpp">bool hasExtraDefRegAllocReq(
    llvm::MachineInstr::QueryType Type =
        AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction def operands have special register allocation requirements that are not captured by the operand register classes. e.g. ARM::LDRD&apos;s two def registers must be an even / odd pair, ARM::LDM registers have to be in ascending order. Post-register allocation passes should not attempt to change allocations for definitions of instructions with this flag.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L987">llvm/include/llvm/CodeGen/MachineInstr.h:987</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="210AE5643A785A7D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#210AE5643A785A7D">¶</a><code class="hdoc-function-code language-cpp">bool hasExtraSrcRegAllocReq(
    llvm::MachineInstr::QueryType Type =
        AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction source operands have special register allocation requirements that are not captured by the operand register classes. e.g. ARM::STRD&apos;s two source registers must be an even / odd pair, ARM::STM registers have to be in ascending order. Post-register allocation passes should not attempt to change allocations for sources of instructions with this flag.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L977">llvm/include/llvm/CodeGen/MachineInstr.h:977</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="E00E126D65841720"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E00E126D65841720">¶</a><code class="hdoc-function-code language-cpp">bool hasImplicitDef() const</code></pre></h3><h4>Description</h4><p>Returns true if the instruction has implicit definition.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L446">llvm/include/llvm/CodeGen/MachineInstr.h:446</a></p><h3 id="70D08756ED09679C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#70D08756ED09679C">¶</a><code class="hdoc-function-code language-cpp">bool hasOneMemOperand() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction has exactly one MachineMemOperand.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L582">llvm/include/llvm/CodeGen/MachineInstr.h:582</a></p><h3 id="26A4CE96B8A815ED"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#26A4CE96B8A815ED">¶</a><code class="hdoc-function-code language-cpp">bool hasOptionalDef(llvm::MachineInstr::QueryType
                        Type = IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Set if this instruction has an optional definition, e.g. ARM instructions which can set condition code if &apos;s&apos; bit is set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L662">llvm/include/llvm/CodeGen/MachineInstr.h:662</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="2F9CF2B1E4722838"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2F9CF2B1E4722838">¶</a><code class="hdoc-function-code language-cpp">bool hasOrderedMemoryRef() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction may have an ordered or volatile memory reference, or if the information describing the memory reference is not available. Return false if it is known to have no ordered or volatile memory references.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1458">llvm/include/llvm/CodeGen/MachineInstr.h:1458</a></p><h3 id="07FEC607A4C6F6C1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#07FEC607A4C6F6C1">¶</a><code class="hdoc-function-code language-cpp">bool hasPostISelHook(
    llvm::MachineInstr::QueryType Type =
        IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction requires *adjustment* after instruction selection by calling a target hook. For example, this can be used to fill in ARM &apos;s&apos; optional operand depending on whether the conditional flag register is used.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L946">llvm/include/llvm/CodeGen/MachineInstr.h:946</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="6911B7A197E65EF4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6911B7A197E65EF4">¶</a><code class="hdoc-function-code language-cpp">bool hasProperty(unsigned int MCFlag,
                 llvm::MachineInstr::QueryType
                     Type = AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if the instruction (or in the case of a bundle, the instructions inside the bundle) has the specified property. The first argument is the property being queried. The second argument indicates whether the query should look inside instruction bundles.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L635">llvm/include/llvm/CodeGen/MachineInstr.h:635</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> MCFlag</b></dt><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="61C293CA707BBA08"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#61C293CA707BBA08">¶</a><code class="hdoc-function-code language-cpp">bool hasRegisterImplicitUseOperand(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg) const</code></pre></h3><h4>Description</h4><p>Returns true if the MachineInstr has an implicit-use operand of exactly the given register (not considering sub/super-registers).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1240">llvm/include/llvm/CodeGen/MachineInstr.h:1240</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt></dl><h3 id="543B522110A71A8C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#543B522110A71A8C">¶</a><code class="hdoc-function-code language-cpp">bool hasUnmodeledSideEffects() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction has side effects that are not modeled by mayLoad / mayStore, etc. For all instructions, the property is encoded in MCInstrDesc::Flags (see MCInstrDesc::hasUnmodeledSideEffects(). The only exception is INLINEASM instruction, in which case the side effect property is encoded in one of its operands (see InlineAsm::Extra_HasSideEffect).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1480">llvm/include/llvm/CodeGen/MachineInstr.h:1480</a></p><h3 id="1556D335A21B92BC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1556D335A21B92BC">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineInstr::const_mop_iterator&gt;
implicit_operands() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L509">llvm/include/llvm/CodeGen/MachineInstr.h:509</a></p><h3 id="07504B8296FC323A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#07504B8296FC323A">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;llvm::MachineInstr::mop_iterator&gt;
implicit_operands()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L506">llvm/include/llvm/CodeGen/MachineInstr.h:506</a></p><h3 id="3E75ABCB9758124C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3E75ABCB9758124C">¶</a><code class="hdoc-function-code language-cpp">bool isAnnotationLabel() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1041">llvm/include/llvm/CodeGen/MachineInstr.h:1041</a></p><h3 id="F4F21ABAB0411E5D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F4F21ABAB0411E5D">¶</a><code class="hdoc-function-code language-cpp">bool isAsCheapAsAMove(
    llvm::MachineInstr::QueryType Type =
        AllInBundle) const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction has the same cost (or less) than a move instruction. This is useful during certain types of optimizations (e.g., remat during two-address conversion or machine licm) where we would like to remat or hoist the instruction, but not if it costs more than moving the instruction into the appropriate register. Note, we are not marking copies from and to the same register class with this flag.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L966">llvm/include/llvm/CodeGen/MachineInstr.h:966</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AllInBundle</dt></dl><h3 id="5E2E71D3E7E8BAF6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5E2E71D3E7E8BAF6">¶</a><code class="hdoc-function-code language-cpp">bool isBarrier(llvm::MachineInstr::QueryType
                   Type = AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Returns true if the specified instruction stops control flow from executing the instruction immediately following it.  Examples include unconditional branches and return instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L689">llvm/include/llvm/CodeGen/MachineInstr.h:689</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="BE4D56C75D4E843E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BE4D56C75D4E843E">¶</a><code class="hdoc-function-code language-cpp">bool isBitcast(llvm::MachineInstr::QueryType
                   Type = IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is a bitcast instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L760">llvm/include/llvm/CodeGen/MachineInstr.h:760</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="371D755D598FD9D2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#371D755D598FD9D2">¶</a><code class="hdoc-function-code language-cpp">bool isBranch(llvm::MachineInstr::QueryType Type =
                  AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Returns true if this is a conditional, unconditional, or indirect branch. Predicates below can be used to discriminate between these cases, and the TargetInstrInfo::AnalyzeBranch method can be used to get more information.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L706">llvm/include/llvm/CodeGen/MachineInstr.h:706</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="C22F24072EA8ACE4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C22F24072EA8ACE4">¶</a><code class="hdoc-function-code language-cpp">bool isBundle() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1111">llvm/include/llvm/CodeGen/MachineInstr.h:1111</a></p><h3 id="CE1DE958E2977DF5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CE1DE958E2977DF5">¶</a><code class="hdoc-function-code language-cpp">bool isBundled() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction part of a bundle. This is true if either itself or its following instruction is marked &quot;InsideBundle&quot;.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L373">llvm/include/llvm/CodeGen/MachineInstr.h:373</a></p><h3 id="DAD73965BEF4E70D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DAD73965BEF4E70D">¶</a><code class="hdoc-function-code language-cpp">bool isBundledWithPred() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is part of a bundle, and it is not the first instruction in the bundle.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L379">llvm/include/llvm/CodeGen/MachineInstr.h:379</a></p><h3 id="F49C2B9064E81F2A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F49C2B9064E81F2A">¶</a><code class="hdoc-function-code language-cpp">bool isBundledWithSucc() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is part of a bundle, and it is not the last instruction in the bundle.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L383">llvm/include/llvm/CodeGen/MachineInstr.h:383</a></p><h3 id="EE6B52AB30926A8B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EE6B52AB30926A8B">¶</a><code class="hdoc-function-code language-cpp">bool isCFIInstruction() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1050">llvm/include/llvm/CodeGen/MachineInstr.h:1050</a></p><h3 id="3F421D035142DB80"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3F421D035142DB80">¶</a><code class="hdoc-function-code language-cpp">bool isCall(llvm::MachineInstr::QueryType Type =
                AnyInBundle) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L682">llvm/include/llvm/CodeGen/MachineInstr.h:682</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="A34C933A380A839E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A34C933A380A839E">¶</a><code class="hdoc-function-code language-cpp">bool isCommutable(llvm::MachineInstr::QueryType
                      Type = IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged.  If this flag is set, then the TargetInstrInfo::commuteInstruction method may be used to hack on the instruction. Note that this flag may be set on instructions that are only commutable sometimes.  In these cases, the call to commuteInstruction will fail. Also note that some instructions require non-trivial modification to commute them.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L908">llvm/include/llvm/CodeGen/MachineInstr.h:908</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="D5359074B5CE991A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D5359074B5CE991A">¶</a><code class="hdoc-function-code language-cpp">bool isCompare(llvm::MachineInstr::QueryType
                   Type = IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is a comparison.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L743">llvm/include/llvm/CodeGen/MachineInstr.h:743</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="464324EFC53743DB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#464324EFC53743DB">¶</a><code class="hdoc-function-code language-cpp">bool isConditionalBranch(
    llvm::MachineInstr::QueryType Type =
        AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this is a branch which may fall through to the next instruction or may transfer control flow to some other block.  The TargetInstrInfo::AnalyzeBranch method can be used to get more information about this branch.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L720">llvm/include/llvm/CodeGen/MachineInstr.h:720</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="E94330A50AED5B72"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E94330A50AED5B72">¶</a><code class="hdoc-function-code language-cpp">unsigned int isConstantValuePHI() const</code></pre></h3><h4>Description</h4><p>If the specified instruction is a PHI that always merges together the same virtual register, return the register, otherwise return 0.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1471">llvm/include/llvm/CodeGen/MachineInstr.h:1471</a></p><h3 id="8CC5330B0042B369"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8CC5330B0042B369">¶</a><code class="hdoc-function-code language-cpp">bool isConvergent(llvm::MachineInstr::QueryType
                      Type = AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is convergent. Convergent instructions can not be made control-dependent on any additional values.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L779">llvm/include/llvm/CodeGen/MachineInstr.h:779</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="7A7EC2CC661CA44D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7A7EC2CC661CA44D">¶</a><code class="hdoc-function-code language-cpp">bool isConvertibleTo3Addr(
    llvm::MachineInstr::QueryType Type =
        IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this is a 2-address instruction which can be changed into a 3-address instruction if needed.  Doing this transformation can be profitable in the register allocator, because it means that the instruction can use a 2-address form if possible, but degrade into a less efficient form if the source and dest register cannot be assigned to the same register.  For example, this allows the x86 backend to turn a &quot;shl reg, 3&quot; instruction into an LEA instruction, which is the same speed as the shift but has bigger code size. If this returns true, then the target must implement the TargetInstrInfo::convertToThreeAddress method for this instruction, which is allowed to fail if the transformation isn&apos;t valid for this specific instruction (e.g. shl reg, 4 on x86).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L926">llvm/include/llvm/CodeGen/MachineInstr.h:926</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="E25095614CDF324F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E25095614CDF324F">¶</a><code class="hdoc-function-code language-cpp">bool isCopy() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1115">llvm/include/llvm/CodeGen/MachineInstr.h:1115</a></p><h3 id="73E72B2CFF97DA47"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#73E72B2CFF97DA47">¶</a><code class="hdoc-function-code language-cpp">bool isCopyLike() const</code></pre></h3><h4>Description</h4><p>Return true if the instruction behaves like a copy. This does not include native copy instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1129">llvm/include/llvm/CodeGen/MachineInstr.h:1129</a></p><h3 id="C54C5431E5F29D80"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C54C5431E5F29D80">¶</a><code class="hdoc-function-code language-cpp">bool isDebugEntryValue() const</code></pre></h3><h4>Description</h4><p>A DBG_VALUE is an entry value iff its debug expression contains the DW_OP_LLVM_entry_value operation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1071">llvm/include/llvm/CodeGen/MachineInstr.h:1071</a></p><h3 id="4360F877B47D7D6E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4360F877B47D7D6E">¶</a><code class="hdoc-function-code language-cpp">bool isDebugInstr() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1059">llvm/include/llvm/CodeGen/MachineInstr.h:1059</a></p><h3 id="18041F7A3E70E292"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#18041F7A3E70E292">¶</a><code class="hdoc-function-code language-cpp">bool isDebugLabel() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1058">llvm/include/llvm/CodeGen/MachineInstr.h:1058</a></p><h3 id="D139FBCE71586DFA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D139FBCE71586DFA">¶</a><code class="hdoc-function-code language-cpp">bool isDebugValue() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1057">llvm/include/llvm/CodeGen/MachineInstr.h:1057</a></p><h3 id="62E638D06649B8B1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#62E638D06649B8B1">¶</a><code class="hdoc-function-code language-cpp">bool isDereferenceableInvariantLoad(
    <a href="rCA1ED98E6FDF5F7E.html">llvm::AAResults</a>* AA) const</code></pre></h3><h4>Description</h4><p>Return true if this load instruction never traps and points to a memory location whose value doesn&apos;t change during the execution of this function. Examples include loading a value from the constant pool or from the argument area of a function (if it does not change).  If the instruction does multiple loads, this returns true only if all of the loads are dereferenceable and invariant.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1467">llvm/include/llvm/CodeGen/MachineInstr.h:1467</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rCA1ED98E6FDF5F7E.html">llvm::AAResults</a>*<b> AA</b></dt></dl><h3 id="A43A2D6A78678333"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A43A2D6A78678333">¶</a><code class="hdoc-function-code language-cpp">bool isEHLabel() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1039">llvm/include/llvm/CodeGen/MachineInstr.h:1039</a></p><h3 id="5D84AD804DFEB7C5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5D84AD804DFEB7C5">¶</a><code class="hdoc-function-code language-cpp">bool isEHScopeReturn(llvm::MachineInstr::QueryType
                         Type = AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this is an instruction that marks the end of an EH scope, i.e., a catchpad or a cleanuppad instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L678">llvm/include/llvm/CodeGen/MachineInstr.h:678</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="B197467E67D813F2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B197467E67D813F2">¶</a><code class="hdoc-function-code language-cpp">bool isExtractSubreg() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1123">llvm/include/llvm/CodeGen/MachineInstr.h:1123</a></p><h3 id="B519954CDCBD2745"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B519954CDCBD2745">¶</a><code class="hdoc-function-code language-cpp">bool isExtractSubregLike(
    llvm::MachineInstr::QueryType Type =
        IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction behaves the same way as the generic EXTRACT_SUBREG instructions. E.g., on ARM, rX, rY VMOVRRD dZ is equivalent to two EXTRACT_SUBREG: rX = EXTRACT_SUBREG dZ, ssub_0 rY = EXTRACT_SUBREG dZ, ssub_1 Note that for the optimizers to be able to take advantage of this property, TargetInstrInfo::getExtractSubregLikeInputs has to be override accordingly.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L831">llvm/include/llvm/CodeGen/MachineInstr.h:831</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="97AA1495A4F6AECF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#97AA1495A4F6AECF">¶</a><code class="hdoc-function-code language-cpp">bool isFullCopy() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1119">llvm/include/llvm/CodeGen/MachineInstr.h:1119</a></p><h3 id="0D00F8ECD7AEA658"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0D00F8ECD7AEA658">¶</a><code class="hdoc-function-code language-cpp">bool isGCLabel() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1040">llvm/include/llvm/CodeGen/MachineInstr.h:1040</a></p><h3 id="EE778693F1D5089F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EE778693F1D5089F">¶</a><code class="hdoc-function-code language-cpp">bool isIdenticalTo(
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; Other,
    llvm::MachineInstr::MICheckType Check =
        CheckDefs) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is identical to \p Other. Two instructions are identical if they have the same opcode and all their operands are identical (with respect to MachineOperand::isIdenticalTo()). Note that this means liveness related flags (dead, undef, kill) do not affect the notion of identical.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1003">llvm/include/llvm/CodeGen/MachineInstr.h:1003</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> Other</b></dt><dt class="is-family-code">llvm::MachineInstr::MICheckType<b> Check</b> = CheckDefs</dt></dl><h3 id="A5741D2470ADBA7A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A5741D2470ADBA7A">¶</a><code class="hdoc-function-code language-cpp">bool isIdentityCopy() const</code></pre></h3><h4>Description</h4><p>Return true is the instruction is an identity copy.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1134">llvm/include/llvm/CodeGen/MachineInstr.h:1134</a></p><h3 id="014EDDEDE749FFF8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#014EDDEDE749FFF8">¶</a><code class="hdoc-function-code language-cpp">bool isImplicitDef() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1084">llvm/include/llvm/CodeGen/MachineInstr.h:1084</a></p><h3 id="0A39301F4F628766"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0A39301F4F628766">¶</a><code class="hdoc-function-code language-cpp">bool isIndirectBranch(
    llvm::MachineInstr::QueryType Type =
        AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this is an indirect branch, such as a branch through a register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L712">llvm/include/llvm/CodeGen/MachineInstr.h:712</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="E54C615E2083D3E5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E54C615E2083D3E5">¶</a><code class="hdoc-function-code language-cpp">bool isIndirectDebugValue() const</code></pre></h3><h4>Description</h4><p>A DBG_VALUE is indirect iff the first operand is a register and the second operand is an immediate.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1063">llvm/include/llvm/CodeGen/MachineInstr.h:1063</a></p><h3 id="CA1C7E5F6A933AB2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CA1C7E5F6A933AB2">¶</a><code class="hdoc-function-code language-cpp">bool isInlineAsm() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1085">llvm/include/llvm/CodeGen/MachineInstr.h:1085</a></p><h3 id="4C6A19B752E6486F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4C6A19B752E6486F">¶</a><code class="hdoc-function-code language-cpp">bool isInsertSubreg() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1099">llvm/include/llvm/CodeGen/MachineInstr.h:1099</a></p><h3 id="65DEB8F1126AD717"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#65DEB8F1126AD717">¶</a><code class="hdoc-function-code language-cpp">bool isInsertSubregLike(
    llvm::MachineInstr::QueryType Type =
        IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction behaves the same way as the generic INSERT_SUBREG instructions. E.g., on ARM, dX = VSETLNi32 dY, rZ, Imm is equivalent to a INSERT_SUBREG: dX = INSERT_SUBREG dY, rZ, translateImmToSubIdx(Imm) Note that for the optimizers to be able to take advantage of this property, TargetInstrInfo::getInsertSubregLikeInputs has to be override accordingly.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L845">llvm/include/llvm/CodeGen/MachineInstr.h:845</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="160513D1BD4064DE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#160513D1BD4064DE">¶</a><code class="hdoc-function-code language-cpp">bool isInsideBundle() const</code></pre></h3><h4>Description</h4><p>Return true if MI is in a bundle (but not the first MI in a bundle). A bundle looks like this before it&apos;s finalized: ---------------- |      MI      | ---------------- | ---------------- |      MI    * | ---------------- | ---------------- |      MI    * | ---------------- In this case, the first MI starts a bundle but is not inside a bundle, the next 2 MIs are considered &quot;inside&quot; the bundle. After a bundle is finalized, it looks like this: ---------------- |    Bundle    | ---------------- | ---------------- |      MI    * | ---------------- | ---------------- |      MI    * | ---------------- | ---------------- |      MI    * | ---------------- The first instruction has the special opcode &quot;BUNDLE&quot;. It&apos;s not &quot;inside&quot; a bundle, but the next three MIs are.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L367">llvm/include/llvm/CodeGen/MachineInstr.h:367</a></p><h3 id="0502EF91B5F929C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0502EF91B5F929C9">¶</a><code class="hdoc-function-code language-cpp">bool isKill() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1083">llvm/include/llvm/CodeGen/MachineInstr.h:1083</a></p><h3 id="A8BA4B89CEEA7C03"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A8BA4B89CEEA7C03">¶</a><code class="hdoc-function-code language-cpp">bool isLabel() const</code></pre></h3><h4>Description</h4><p>Returns true if the MachineInstr represents a label.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1046">llvm/include/llvm/CodeGen/MachineInstr.h:1046</a></p><h3 id="BBC229A0F03500C1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BBC229A0F03500C1">¶</a><code class="hdoc-function-code language-cpp">bool isLoadFoldBarrier() const</code></pre></h3><h4>Description</h4><p>Returns true if it is illegal to fold a load across this instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1483">llvm/include/llvm/CodeGen/MachineInstr.h:1483</a></p><h3 id="9DF107DD21A3C0C0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9DF107DD21A3C0C0">¶</a><code class="hdoc-function-code language-cpp">bool isMSInlineAsm() const</code></pre></h3><h4>Description</h4><p>FIXME: Seems like a layering violation that the AsmDialect, which is X86 specific, be attached to a generic MachineInstr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1092">llvm/include/llvm/CodeGen/MachineInstr.h:1092</a></p><h3 id="CA1CABECD08A63F2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CA1CABECD08A63F2">¶</a><code class="hdoc-function-code language-cpp">bool isMetaInstruction() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction doesn&apos;t produce any output in the form of executable instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1141">llvm/include/llvm/CodeGen/MachineInstr.h:1141</a></p><h3 id="996004FF7A5B37BE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#996004FF7A5B37BE">¶</a><code class="hdoc-function-code language-cpp">bool isMoveImmediate(
    llvm::MachineInstr::QueryType Type =
        IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is a move immediate (including conditional moves) instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L749">llvm/include/llvm/CodeGen/MachineInstr.h:749</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="B375B9BB684DEAD1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B375B9BB684DEAD1">¶</a><code class="hdoc-function-code language-cpp">bool isMoveReg(llvm::MachineInstr::QueryType
                   Type = IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is a register move. (including moving values from subreg to reg)</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L755">llvm/include/llvm/CodeGen/MachineInstr.h:755</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="92FD486CF8BA235E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#92FD486CF8BA235E">¶</a><code class="hdoc-function-code language-cpp">bool isNotDuplicable(llvm::MachineInstr::QueryType
                         Type = AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction cannot be safely duplicated. For example, if the instruction has a unique labels attached to it, duplicating it would cause multiple definition errors.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L772">llvm/include/llvm/CodeGen/MachineInstr.h:772</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="825A326E8393FF18"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#825A326E8393FF18">¶</a><code class="hdoc-function-code language-cpp">bool isOperandSubregIdx(unsigned int OpIdx) const</code></pre></h3><h4>Description</h4><p>Return true if operand \p OpIdx is a subregister index.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L462">llvm/include/llvm/CodeGen/MachineInstr.h:462</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> OpIdx</b></dt></dl><h3 id="0C14741FA26CBA5C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0C14741FA26CBA5C">¶</a><code class="hdoc-function-code language-cpp">bool isPHI() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1079">llvm/include/llvm/CodeGen/MachineInstr.h:1079</a></p><h3 id="22539E972541B88D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#22539E972541B88D">¶</a><code class="hdoc-function-code language-cpp">bool isPosition() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1055">llvm/include/llvm/CodeGen/MachineInstr.h:1055</a></p><h3 id="FDAAC98833CD8C07"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FDAAC98833CD8C07">¶</a><code class="hdoc-function-code language-cpp">bool isPreISelOpcode(
    llvm::MachineInstr::QueryType Type =
        IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this is an instruction that should go through the usual legalization steps.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L648">llvm/include/llvm/CodeGen/MachineInstr.h:648</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="507A520D8B301A97"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#507A520D8B301A97">¶</a><code class="hdoc-function-code language-cpp">bool isPredicable(llvm::MachineInstr::QueryType
                      Type = AllInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction has a predicate operand that controls execution.  It may be set to &apos;always&apos;, or may be set to other values.   There are various methods in TargetInstrInfo that can be used to control and modify the predicate in this instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L736">llvm/include/llvm/CodeGen/MachineInstr.h:736</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AllInBundle</dt></dl><h3 id="2468E99767B991AE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2468E99767B991AE">¶</a><code class="hdoc-function-code language-cpp">bool isPseudo(llvm::MachineInstr::QueryType Type =
                  IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this is a pseudo instruction that doesn&apos;t correspond to a real machine instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L668">llvm/include/llvm/CodeGen/MachineInstr.h:668</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="C916F0DDB3670253"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C916F0DDB3670253">¶</a><code class="hdoc-function-code language-cpp">bool isRegSequence() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1107">llvm/include/llvm/CodeGen/MachineInstr.h:1107</a></p><h3 id="59A2EEF094FBB302"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#59A2EEF094FBB302">¶</a><code class="hdoc-function-code language-cpp">bool isRegSequenceLike(
    llvm::MachineInstr::QueryType Type =
        IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction behaves the same way as the generic REG_SEQUENCE instructions. E.g., on ARM, dX VMOVDRR rY, rZ is equivalent to dX = REG_SEQUENCE rY, ssub_0, rZ, ssub_1. Note that for the optimizers to be able to take advantage of this property, TargetInstrInfo::getRegSequenceLikeInputs has to be override accordingly.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L816">llvm/include/llvm/CodeGen/MachineInstr.h:816</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="E045A1D721C92BAB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E045A1D721C92BAB">¶</a><code class="hdoc-function-code language-cpp">bool isRegTiedToDefOperand(
    unsigned int UseOpIdx,
    unsigned int* DefOpIdx = nullptr) const</code></pre></h3><h4>Description</h4><p>Return true if the use operand of the specified index is tied to a def operand. It also returns the def operand index by reference if DefOpIdx is not null.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1379">llvm/include/llvm/CodeGen/MachineInstr.h:1379</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> UseOpIdx</b></dt><dt class="is-family-code">unsigned int*<b> DefOpIdx</b> = nullptr</dt></dl><h3 id="D83AD9EB3EDB9973"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D83AD9EB3EDB9973">¶</a><code class="hdoc-function-code language-cpp">bool isRegTiedToUseOperand(
    unsigned int DefOpIdx,
    unsigned int* UseOpIdx = nullptr) const</code></pre></h3><h4>Description</h4><p>Given the index of a register def operand, check if the register def is tied to a source operand, due to either two-address elimination or inline assembly constraints. Returns the first tied use operand index by reference if UseOpIdx is not null.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1366">llvm/include/llvm/CodeGen/MachineInstr.h:1366</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> DefOpIdx</b></dt><dt class="is-family-code">unsigned int*<b> UseOpIdx</b> = nullptr</dt></dl><h3 id="9E501BA8D5E48069"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9E501BA8D5E48069">¶</a><code class="hdoc-function-code language-cpp">bool isRematerializable(
    llvm::MachineInstr::QueryType Type =
        AllInBundle) const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction is a candidate for remat. This flag is deprecated, please don&apos;t use it anymore.  If this flag is set, the isReallyTriviallyReMaterializable() method is called to verify the instruction is really rematable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L954">llvm/include/llvm/CodeGen/MachineInstr.h:954</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AllInBundle</dt></dl><h3 id="E94ABADAECEF8EF7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E94ABADAECEF8EF7">¶</a><code class="hdoc-function-code language-cpp">bool isReturn(llvm::MachineInstr::QueryType Type =
                  AnyInBundle) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L672">llvm/include/llvm/CodeGen/MachineInstr.h:672</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="F0A949F5AD6FC78A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F0A949F5AD6FC78A">¶</a><code class="hdoc-function-code language-cpp">bool isSafeToMove(<a href="rCA1ED98E6FDF5F7E.html">llvm::AAResults</a>* AA,
                  bool&amp; SawStore) const</code></pre></h3><h4>Description</h4><p>Return true if it is safe to move this instruction. If SawStore is set to true, it means that there is a store (or call) between the instruction&apos;s location and its intended destination.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1440">llvm/include/llvm/CodeGen/MachineInstr.h:1440</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rCA1ED98E6FDF5F7E.html">llvm::AAResults</a>*<b> AA</b></dt><dt class="is-family-code">bool&amp;<b> SawStore</b></dt></dl><h3 id="EFCA198FCDA6096E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EFCA198FCDA6096E">¶</a><code class="hdoc-function-code language-cpp">bool isSelect(llvm::MachineInstr::QueryType Type =
                  IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is a select instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L765">llvm/include/llvm/CodeGen/MachineInstr.h:765</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="A8E33BC2C00D7CFD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A8E33BC2C00D7CFD">¶</a><code class="hdoc-function-code language-cpp">bool isStackAligningInlineAsm() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1096">llvm/include/llvm/CodeGen/MachineInstr.h:1096</a></p><h3 id="FDD86B51D7BBB321"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FDD86B51D7BBB321">¶</a><code class="hdoc-function-code language-cpp">bool isSubregToReg() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1103">llvm/include/llvm/CodeGen/MachineInstr.h:1103</a></p><h3 id="E04ED148E7FE372E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E04ED148E7FE372E">¶</a><code class="hdoc-function-code language-cpp">bool isTerminator(llvm::MachineInstr::QueryType
                      Type = AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction part of the terminator for a basic block. Typically this is things like return and branch instructions. Various passes use this to insert code into the bottom of a basic block, but before control flow occurs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L698">llvm/include/llvm/CodeGen/MachineInstr.h:698</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="9F270F664EF5B5B4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9F270F664EF5B5B4">¶</a><code class="hdoc-function-code language-cpp">bool isTransient() const</code></pre></h3><h4>Description</h4><p>Return true if this is a transient instruction that is either very likely to be eliminated during register allocation (such as copy-like instructions), or if this instruction doesn&apos;t have an execution-time cost.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1161">llvm/include/llvm/CodeGen/MachineInstr.h:1161</a></p><h3 id="D274B8367A479CE1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D274B8367A479CE1">¶</a><code class="hdoc-function-code language-cpp">bool isUnconditionalBranch(
    llvm::MachineInstr::QueryType Type =
        AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this is a branch which always transfers control flow to some other block.  The TargetInstrInfo::AnalyzeBranch method can be used to get more information about this branch.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L728">llvm/include/llvm/CodeGen/MachineInstr.h:728</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="CF841627688E6C62"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CF841627688E6C62">¶</a><code class="hdoc-function-code language-cpp">bool isUndefDebugValue() const</code></pre></h3><h4>Description</h4><p>Return true if the instruction is a debug value which describes a part of a variable as unavailable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1075">llvm/include/llvm/CodeGen/MachineInstr.h:1075</a></p><h3 id="B455031839B6AFAD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B455031839B6AFAD">¶</a><code class="hdoc-function-code language-cpp">bool isVariadic(llvm::MachineInstr::QueryType
                    Type = IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction can have a variable number of operands. In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L656">llvm/include/llvm/CodeGen/MachineInstr.h:656</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="FD840EB03BF713AE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FD840EB03BF713AE">¶</a><code class="hdoc-function-code language-cpp">bool killsRegister(<a href="rD04632A218C37229.html">llvm::Register</a> Reg,
                   const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*
                       TRI = nullptr) const</code></pre></h3><h4>Description</h4><p>Return true if the MachineInstr kills the specified register. If TargetRegisterInfo is passed, then it also checks if there is a kill of a super-register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1209">llvm/include/llvm/CodeGen/MachineInstr.h:1209</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="ED09572A6FCAC6C5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ED09572A6FCAC6C5">¶</a><code class="hdoc-function-code language-cpp">bool mayAlias(<a href="rCA1ED98E6FDF5F7E.html">llvm::AAResults</a>* AA,
              const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; Other,
              bool UseTBAA) const</code></pre></h3><h4>Description</h4><p>Assumes any physical registers used to compute addresses have the same value for both instructions.  Returns false if neither instruction writes to memory.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1452">llvm/include/llvm/CodeGen/MachineInstr.h:1452</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rCA1ED98E6FDF5F7E.html">llvm::AAResults</a>*<b> AA</b></dt><dd>Optional alias analysis, used to compare memory operands.</dd><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> Other</b></dt><dd>MachineInstr to check aliasing against.</dd><dt class="is-family-code">bool<b> UseTBAA</b></dt><dd>Whether to pass TBAA information to alias analysis.</dd></dl><h3 id="5C07CA23A35740DB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5C07CA23A35740DB">¶</a><code class="hdoc-function-code language-cpp">bool mayLoad(llvm::MachineInstr::QueryType Type =
                 AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction could possibly read memory. Instructions with this flag set are not necessarily simple load instructions, they may load a value and modify it, for example.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L856">llvm/include/llvm/CodeGen/MachineInstr.h:856</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="D2056850C9D30E97"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D2056850C9D30E97">¶</a><code class="hdoc-function-code language-cpp">bool mayLoadOrStore(llvm::MachineInstr::QueryType
                        Type = AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction could possibly read or modify memory.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L879">llvm/include/llvm/CodeGen/MachineInstr.h:879</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="F1543D8AB37E0922"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F1543D8AB37E0922">¶</a><code class="hdoc-function-code language-cpp">bool mayRaiseFPException() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction could possibly raise a floating-point exception.  This is the case if the instruction is a floating-point instruction that can in principle raise an exception, as indicated by the MCID::MayRaiseFPException property, *and* at the same time, the instruction is used in a context where we expect floating-point exceptions are not disabled, as indicated by the NoFPExcept MI flag.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L889">llvm/include/llvm/CodeGen/MachineInstr.h:889</a></p><h3 id="D72677116068518F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D72677116068518F">¶</a><code class="hdoc-function-code language-cpp">bool mayStore(llvm::MachineInstr::QueryType Type =
                  AnyInBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction could possibly modify memory. Instructions with this flag set are not necessarily simple store instructions, they may store a modified value based on their operands, or may not actually modify anything, for example.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L869">llvm/include/llvm/CodeGen/MachineInstr.h:869</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = AnyInBundle</dt></dl><h3 id="E899E514C17B9271"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E899E514C17B9271">¶</a><code class="hdoc-function-code language-cpp"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MachineMemOperand*&gt; memoperands()
    const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L549">llvm/include/llvm/CodeGen/MachineInstr.h:549</a></p><h3 id="8086F91E6779F384"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8086F91E6779F384">¶</a><code class="hdoc-function-code language-cpp">int memoperands_begin() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L567">llvm/include/llvm/CodeGen/MachineInstr.h:567</a></p><h3 id="7C742E221C662F57"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7C742E221C662F57">¶</a><code class="hdoc-function-code language-cpp">bool memoperands_empty() const</code></pre></h3><h4>Description</h4><p>Return true if we don&apos;t have any memory operands which described the memory access done by this instruction.  If this is true, calling code must be conservative.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L579">llvm/include/llvm/CodeGen/MachineInstr.h:579</a></p><h3 id="A6C9B31C575D12DB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A6C9B31C575D12DB">¶</a><code class="hdoc-function-code language-cpp">int memoperands_end() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L574">llvm/include/llvm/CodeGen/MachineInstr.h:574</a></p><h3 id="12E201A493F4FEB3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#12E201A493F4FEB3">¶</a><code class="hdoc-function-code language-cpp">uint16_t mergeFlagsWith(
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; Other) const</code></pre></h3><h4>Description</h4><p>Return the MIFlags which represent both MachineInstrs. This should be used when merging two MachineInstrs into one. This routine does not modify the MIFlags of this MachineInstr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1635">llvm/include/llvm/CodeGen/MachineInstr.h:1635</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> Other</b></dt></dl><h3 id="3E0A67E1952C96D8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3E0A67E1952C96D8">¶</a><code class="hdoc-function-code language-cpp">bool modifiesRegister(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI) const</code></pre></h3><h4>Description</h4><p>Return true if the MachineInstr modifies (fully define or partially define) the specified register. NOTE: It&apos;s ignoring subreg indices on virtual registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1226">llvm/include/llvm/CodeGen/MachineInstr.h:1226</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b></dt></dl><h3 id="8CDCFB60EB2389EF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8CDCFB60EB2389EF">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineInstr::const_mop_iterator&gt;
operands() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L495">llvm/include/llvm/CodeGen/MachineInstr.h:495</a></p><h3 id="5E94F7B60204FED3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5E94F7B60204FED3">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;llvm::MachineInstr::mop_iterator&gt;
operands()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L492">llvm/include/llvm/CodeGen/MachineInstr.h:492</a></p><h3 id="5D498A7D9DEED783"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5D498A7D9DEED783">¶</a><code class="hdoc-function-code language-cpp"><a href="r0A1522BF7EFA6139.html">llvm::MachineInstr::const_mop_iterator</a>
operands_begin() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L489">llvm/include/llvm/CodeGen/MachineInstr.h:489</a></p><h3 id="19C13B4F7C2B0F31"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#19C13B4F7C2B0F31">¶</a><code class="hdoc-function-code language-cpp"><a href="r0A1522BF7EFA6139.html">llvm::MachineInstr::mop_iterator</a> operands_begin()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L486">llvm/include/llvm/CodeGen/MachineInstr.h:486</a></p><h3 id="8F9DA7A94DF68471"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8F9DA7A94DF68471">¶</a><code class="hdoc-function-code language-cpp"><a href="r0A1522BF7EFA6139.html">llvm::MachineInstr::mop_iterator</a> operands_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L487">llvm/include/llvm/CodeGen/MachineInstr.h:487</a></p><h3 id="7739D42F1BB32696"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7739D42F1BB32696">¶</a><code class="hdoc-function-code language-cpp"><a href="r0A1522BF7EFA6139.html">llvm::MachineInstr::const_mop_iterator</a>
operands_end() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L490">llvm/include/llvm/CodeGen/MachineInstr.h:490</a></p><h3 id="B5E29FC316F28B7F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B5E29FC316F28B7F">¶</a><code class="hdoc-function-code language-cpp">void print(<a href="r6E5FB907260499A2.html">llvm::raw_ostream</a>&amp; OS,
           bool IsStandalone = true,
           bool SkipOpers = false,
           bool SkipDebugLoc = false,
           bool AddNewLine = true,
           const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>* TII =
               nullptr) const</code></pre></h3><h4>Description</h4><p>Print this MI to \p OS. Don&apos;t print information that can be inferred from other instructions if\p IsStandalone is false. It is usually true when only a fragment of the function is printed. Only print the defs and the opcode if \p SkipOpers is true. Otherwise, also print operands if \p SkipDebugLoc is true. Otherwise, also print the debug loc, with a terminating newline.\p TII is used to print the opcode name.  If it&apos;s not present, but the MI is in a function, the opcode will be printed using the function&apos;s TII.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1525">llvm/include/llvm/CodeGen/MachineInstr.h:1525</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6E5FB907260499A2.html">llvm::raw_ostream</a>&amp;<b> OS</b></dt><dt class="is-family-code">bool<b> IsStandalone</b> = true</dt><dt class="is-family-code">bool<b> SkipOpers</b> = false</dt><dt class="is-family-code">bool<b> SkipDebugLoc</b> = false</dt><dt class="is-family-code">bool<b> AddNewLine</b> = true</dt><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*<b> TII</b> = nullptr</dt></dl><h3 id="6C3634CC6CCB45E2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6C3634CC6CCB45E2">¶</a><code class="hdoc-function-code language-cpp">void print(<a href="r6E5FB907260499A2.html">llvm::raw_ostream</a>&amp; OS,
           <a href="r2DE159C8D9ED149E.html">llvm::ModuleSlotTracker</a>&amp; MST,
           bool IsStandalone = true,
           bool SkipOpers = false,
           bool SkipDebugLoc = false,
           bool AddNewLine = true,
           const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>* TII =
               nullptr) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1528">llvm/include/llvm/CodeGen/MachineInstr.h:1528</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6E5FB907260499A2.html">llvm::raw_ostream</a>&amp;<b> OS</b></dt><dt class="is-family-code"><a href="r2DE159C8D9ED149E.html">llvm::ModuleSlotTracker</a>&amp;<b> MST</b></dt><dt class="is-family-code">bool<b> IsStandalone</b> = true</dt><dt class="is-family-code">bool<b> SkipOpers</b> = false</dt><dt class="is-family-code">bool<b> SkipDebugLoc</b> = false</dt><dt class="is-family-code">bool<b> AddNewLine</b> = true</dt><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*<b> TII</b> = nullptr</dt></dl><h3 id="A103C82808BD7E03"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A103C82808BD7E03">¶</a><code class="hdoc-function-code language-cpp">bool readsRegister(<a href="rD04632A218C37229.html">llvm::Register</a> Reg,
                   const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*
                       TRI = nullptr) const</code></pre></h3><h4>Description</h4><p>Return true if the MachineInstr reads the specified register. If TargetRegisterInfo is passed, then it also checks if there is a read of a super-register. This does not count partial redefines of virtual registers as reads: %reg1024:6 = OP.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1188">llvm/include/llvm/CodeGen/MachineInstr.h:1188</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="1D6C4C804763A404"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1D6C4C804763A404">¶</a><code class="hdoc-function-code language-cpp">bool readsVirtualRegister(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg) const</code></pre></h3><h4>Description</h4><p>Return true if the MachineInstr reads the specified virtual register. Take into account that a partial define is a read-modify-write operation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1196">llvm/include/llvm/CodeGen/MachineInstr.h:1196</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt></dl><h3 id="2FE5834F33B0019A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2FE5834F33B0019A">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;bool, bool&gt; readsWritesVirtualRegister(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;unsigned int&gt;* Ops =
        nullptr) const</code></pre></h3><h4>Description</h4><p>Return a pair of bools (reads, writes) indicating if this instruction reads or writes Reg. This also considers partial defines. If Ops is not null, all operand indices for Reg are added.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1203">llvm/include/llvm/CodeGen/MachineInstr.h:1203</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;unsigned int&gt;*<b> Ops</b> = nullptr</dt></dl><h3 id="CCF7DEC1DB9E370F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CCF7DEC1DB9E370F">¶</a><code class="hdoc-function-code language-cpp">bool registerDefIsDead(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI =
        nullptr) const</code></pre></h3><h4>Description</h4><p>Returns true if the register is dead in this machine instruction. If TargetRegisterInfo is passed, then it also checks if there is a dead def of a super-register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1233">llvm/include/llvm/CodeGen/MachineInstr.h:1233</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="5DDBFF5BB98DCCFE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5DDBFF5BB98DCCFE">¶</a><code class="hdoc-function-code language-cpp"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* removeFromBundle()</code></pre></h3><h4>Description</h4><p>Unlink this instruction from its basic block and return it without deleting it. If the instruction is part of a bundle, the other instructions in the bundle remain bundled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1018">llvm/include/llvm/CodeGen/MachineInstr.h:1018</a></p><h3 id="E04748200D8B393B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E04748200D8B393B">¶</a><code class="hdoc-function-code language-cpp"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* removeFromParent()</code></pre></h3><h4>Description</h4><p>Unlink &apos;this&apos; from the containing basic block, and return it without deleting it. This function can not be used on bundled instructions, use removeFromBundle() to remove individual instructions from a bundle.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1011">llvm/include/llvm/CodeGen/MachineInstr.h:1011</a></p><h3 id="D4D5391DB3E0A274"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D4D5391DB3E0A274">¶</a><code class="hdoc-function-code language-cpp">void setAsmPrinterFlag(uint8_t Flag)</code></pre></h3><h4>Description</h4><p>Set a flag for the AsmPrinter.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L297">llvm/include/llvm/CodeGen/MachineInstr.h:297</a></p><h4>Parameters</h4><dl><dt class="is-family-code">uint8_t<b> Flag</b></dt></dl><h3 id="FE061B1913857A5F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FE061B1913857A5F">¶</a><code class="hdoc-function-code language-cpp">void setDebugLoc(<a href="r7D971FB9604CC807.html">llvm::DebugLoc</a> dl)</code></pre></h3><h4>Description</h4><p>Replace current source information with new such. Avoid using this, the constructor argument is preferable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1563">llvm/include/llvm/CodeGen/MachineInstr.h:1563</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r7D971FB9604CC807.html">llvm::DebugLoc</a><b> dl</b></dt></dl><h3 id="7103DE494BFF0E17"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7103DE494BFF0E17">¶</a><code class="hdoc-function-code language-cpp">void setDesc(const <a href="r0E6C58CB0903B7E5.html">llvm::MCInstrDesc</a>&amp; tid)</code></pre></h3><h4>Description</h4><p>Replace the instruction descriptor (thus opcode) of the current instruction with a new one.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1559">llvm/include/llvm/CodeGen/MachineInstr.h:1559</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0E6C58CB0903B7E5.html">llvm::MCInstrDesc</a>&amp;<b> tid</b></dt></dl><h3 id="3616683D0AD84D6F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3616683D0AD84D6F">¶</a><code class="hdoc-function-code language-cpp">void setFlag(llvm::MachineInstr::MIFlag Flag)</code></pre></h3><h4>Description</h4><p>Set a MI flag.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L317">llvm/include/llvm/CodeGen/MachineInstr.h:317</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::MIFlag<b> Flag</b></dt></dl><h3 id="9DD4018F8426ACB9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9DD4018F8426ACB9">¶</a><code class="hdoc-function-code language-cpp">void setFlags(unsigned int flags)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L321">llvm/include/llvm/CodeGen/MachineInstr.h:321</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> flags</b></dt></dl><h3 id="172195215CAB130D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#172195215CAB130D">¶</a><code class="hdoc-function-code language-cpp">void setHeapAllocMarker(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
                        <a href="r27429CCC2466601C.html">llvm::MDNode</a>* MD)</code></pre></h3><h4>Description</h4><p>Set a marker on instructions that denotes where we should create and emit heap alloc site labels. This waits until after instruction selection and optimizations to create the label, so it should still work if the instruction is removed or duplicated.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1630">llvm/include/llvm/CodeGen/MachineInstr.h:1630</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code"><a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> MD</b></dt></dl><h3 id="F0845807A1E20FFE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F0845807A1E20FFE">¶</a><code class="hdoc-function-code language-cpp">void setMemRefs(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MachineMemOperand*&gt; MemRefs)</code></pre></h3><h4>Description</h4><p>Assign this MachineInstr&apos;s memory reference descriptor list. Unlike other methods, this *will* allocate them into a new array associated with the provided `MachineFunction`.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1582">llvm/include/llvm/CodeGen/MachineInstr.h:1582</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MachineMemOperand*&gt;<b> MemRefs</b></dt></dl><h3 id="DFD673AA65545681"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DFD673AA65545681">¶</a><code class="hdoc-function-code language-cpp">void setPhysRegsDeadExcept(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; UsedRegs,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp; TRI)</code></pre></h3><h4>Description</h4><p>Mark every physreg used by this instruction as dead except those in the UsedRegs list. On instructions with register mask operands, also add implicit-def operands for all registers in UsedRegs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1434">llvm/include/llvm/CodeGen/MachineInstr.h:1434</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> UsedRegs</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp;<b> TRI</b></dt></dl><h3 id="CFBD05EE31DFF12D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CFBD05EE31DFF12D">¶</a><code class="hdoc-function-code language-cpp">void setPostInstrSymbol(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
                        <a href="r6E4FB5D603B18594.html">llvm::MCSymbol</a>* Symbol)</code></pre></h3><h4>Description</h4><p>Set a symbol that will be emitted just after the instruction itself. Setting this to a null pointer will remove any such symbol. FIXME: This is not fully implemented yet.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1620">llvm/include/llvm/CodeGen/MachineInstr.h:1620</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code"><a href="r6E4FB5D603B18594.html">llvm::MCSymbol</a>*<b> Symbol</b></dt></dl><h3 id="B3760641E1423517"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B3760641E1423517">¶</a><code class="hdoc-function-code language-cpp">void setPreInstrSymbol(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
                       <a href="r6E4FB5D603B18594.html">llvm::MCSymbol</a>* Symbol)</code></pre></h3><h4>Description</h4><p>Set a symbol that will be emitted just prior to the instruction itself. Setting this to a null pointer will remove any such symbol. FIXME: This is not fully implemented yet.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1613">llvm/include/llvm/CodeGen/MachineInstr.h:1613</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code"><a href="r6E4FB5D603B18594.html">llvm::MCSymbol</a>*<b> Symbol</b></dt></dl><h3 id="25F3BCE7A0732F88"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#25F3BCE7A0732F88">¶</a><code class="hdoc-function-code language-cpp">void setRegisterDefReadUndef(<a href="rD04632A218C37229.html">llvm::Register</a> Reg,
                             bool IsUndef = true)</code></pre></h3><h4>Description</h4><p>Mark all subregister defs of register @p Reg with the undef flag. This function is used when we determined to have a subregister def in an otherwise undefined super register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1422">llvm/include/llvm/CodeGen/MachineInstr.h:1422</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">bool<b> IsUndef</b> = true</dt></dl><h3 id="052482B3A0984F7C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#052482B3A0984F7C">¶</a><code class="hdoc-function-code language-cpp">void substituteRegister(
    <a href="rD04632A218C37229.html">llvm::Register</a> FromReg,
    <a href="rD04632A218C37229.html">llvm::Register</a> ToReg,
    unsigned int SubIdx,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp; RegInfo)</code></pre></h3><h4>Description</h4><p>Replace all occurrences of FromReg with ToReg:SubIdx, properly composing subreg indices where necessary.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1394">llvm/include/llvm/CodeGen/MachineInstr.h:1394</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> FromReg</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> ToReg</b></dt><dt class="is-family-code">unsigned int<b> SubIdx</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp;<b> RegInfo</b></dt></dl><h3 id="9DA6B1C2C8D65F02"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9DA6B1C2C8D65F02">¶</a><code class="hdoc-function-code language-cpp">void tieOperands(unsigned int DefIdx,
                 unsigned int UseIdx)</code></pre></h3><h4>Description</h4><p>Add a tie between the register operands at DefIdx and UseIdx. The tie will cause the register allocator to ensure that the two operands are assigned the same physical register. Tied operands are managed automatically for explicit operands in the MCInstrDesc. This method is for exceptional cases like inline asm.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1355">llvm/include/llvm/CodeGen/MachineInstr.h:1355</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> DefIdx</b></dt><dt class="is-family-code">unsigned int<b> UseIdx</b></dt></dl><h3 id="FA91161BE4E87716"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FA91161BE4E87716">¶</a><code class="hdoc-function-code language-cpp">void unbundleFromPred()</code></pre></h3><h4>Description</h4><p>Break bundle above this instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L394">llvm/include/llvm/CodeGen/MachineInstr.h:394</a></p><h3 id="FDC27DBB13BE2EF6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FDC27DBB13BE2EF6">¶</a><code class="hdoc-function-code language-cpp">void unbundleFromSucc()</code></pre></h3><h4>Description</h4><p>Break bundle below this instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L397">llvm/include/llvm/CodeGen/MachineInstr.h:397</a></p><h3 id="48897D34B1896EC6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#48897D34B1896EC6">¶</a><code class="hdoc-function-code language-cpp">void untieRegOperand(unsigned int OpIdx)</code></pre></h3><h4>Description</h4><p>Break any tie involving OpIdx.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L1643">llvm/include/llvm/CodeGen/MachineInstr.h:1643</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> OpIdx</b></dt></dl><h3 id="7F47823977AA8267"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7F47823977AA8267">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineInstr::const_mop_iterator&gt;
uses() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L529">llvm/include/llvm/CodeGen/MachineInstr.h:529</a></p><h3 id="6BFF20ED8626A3F8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6BFF20ED8626A3F8">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;llvm::MachineInstr::mop_iterator&gt;
uses()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L525">llvm/include/llvm/CodeGen/MachineInstr.h:525</a></p><h3 id="E9CF30702F878BF2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E9CF30702F878BF2">¶</a><code class="hdoc-function-code language-cpp">bool usesCustomInsertionHook(
    llvm::MachineInstr::QueryType Type =
        IgnoreBundle) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction requires custom insertion support when the DAG scheduler is inserting it into a machine basic block.  If this is true for the instruction, it basically means that it is a pseudo instruction used at SelectionDAG time that is expanded out into magic code by the target when MachineInstrs are formed. If this is true, the TargetLoweringInfo::InsertAtEndOfBasicBlock method is used to insert this into the MachineBasicBlock.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L938">llvm/include/llvm/CodeGen/MachineInstr.h:938</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::MachineInstr::QueryType<b> Type</b> = IgnoreBundle</dt></dl><h3 id="715B5B8F78D628A8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#715B5B8F78D628A8">¶</a><code class="hdoc-function-code language-cpp">~MachineInstr()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineInstr.h#L269">llvm/include/llvm/CodeGen/MachineInstr.h:269</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>