

================================================================
== Vitis HLS Report for 'negative_half_sum_square_ap_fixed_ap_fixed_16_4_4_0_0_config3_s'
================================================================
* Date:           Tue Jan 28 17:11:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.374 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_209_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_209_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6 'read' 'input_209_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_208_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_208_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7 'read' 'input_208_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_207_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_207_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8 'read' 'input_207_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_206_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_206_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 9 'read' 'input_206_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_205_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_205_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 10 'read' 'input_205_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_204_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_204_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 11 'read' 'input_204_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_203_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_203_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 12 'read' 'input_203_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_202_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_202_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 13 'read' 'input_202_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_201_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_201_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 14 'read' 'input_201_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_200_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_200_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 15 'read' 'input_200_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_199_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_199_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 16 'read' 'input_199_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_198_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_198_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 17 'read' 'input_198_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_197_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_197_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 18 'read' 'input_197_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_196_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_196_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 19 'read' 'input_196_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_195_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_195_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 20 'read' 'input_195_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_194_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_194_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 21 'read' 'input_194_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_193_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_193_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 22 'read' 'input_193_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_192_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_192_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 23 'read' 'input_192_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_191_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_191_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 24 'read' 'input_191_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_190_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_190_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 25 'read' 'input_190_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_189_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_189_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 26 'read' 'input_189_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_188_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_188_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 27 'read' 'input_188_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_187_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_187_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 28 'read' 'input_187_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_186_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_186_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 29 'read' 'input_186_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_185_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_185_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 30 'read' 'input_185_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_184_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_184_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 31 'read' 'input_184_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_183_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_183_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 32 'read' 'input_183_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_182_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_182_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 33 'read' 'input_182_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_181_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_181_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 34 'read' 'input_181_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_180_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_180_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 35 'read' 'input_180_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_179_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_179_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 36 'read' 'input_179_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_178_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_178_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 37 'read' 'input_178_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_177_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_177_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 38 'read' 'input_177_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_176_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_176_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 39 'read' 'input_176_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_175_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_175_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 40 'read' 'input_175_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_174_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_174_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 41 'read' 'input_174_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_173_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_173_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 42 'read' 'input_173_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%input_172_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_172_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 43 'read' 'input_172_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_171_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_171_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 44 'read' 'input_171_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_170_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_170_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 45 'read' 'input_170_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_169_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_169_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 46 'read' 'input_169_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_168_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_168_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 47 'read' 'input_168_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_167_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_167_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 48 'read' 'input_167_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_166_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_166_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 49 'read' 'input_166_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_165_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_165_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 50 'read' 'input_165_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_164_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_164_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 51 'read' 'input_164_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_163_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_163_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 52 'read' 'input_163_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_162_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_162_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 53 'read' 'input_162_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_161_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_161_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 54 'read' 'input_161_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_160_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_160_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 55 'read' 'input_160_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%input_159_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_159_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 56 'read' 'input_159_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_158_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_158_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 57 'read' 'input_158_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%input_157_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_157_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 58 'read' 'input_157_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%input_156_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_156_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 59 'read' 'input_156_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%input_155_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_155_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 60 'read' 'input_155_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%input_154_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_154_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 61 'read' 'input_154_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_153_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_153_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 62 'read' 'input_153_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%input_152_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_152_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 63 'read' 'input_152_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_151_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_151_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 64 'read' 'input_151_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%input_150_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_150_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 65 'read' 'input_150_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_149_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_149_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 66 'read' 'input_149_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%input_148_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_148_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 67 'read' 'input_148_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_147_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_147_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 68 'read' 'input_147_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_146_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_146_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 69 'read' 'input_146_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%input_145_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_145_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 70 'read' 'input_145_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_144_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_144_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 71 'read' 'input_144_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_143_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_143_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 72 'read' 'input_143_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%input_142_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_142_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 73 'read' 'input_142_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_141_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_141_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 74 'read' 'input_141_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%input_140_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_140_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 75 'read' 'input_140_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%input_139_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_139_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 76 'read' 'input_139_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%input_138_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_138_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 77 'read' 'input_138_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_137_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_137_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 78 'read' 'input_137_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%input_136_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_136_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 79 'read' 'input_136_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%input_135_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_135_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 80 'read' 'input_135_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%input_134_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_134_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 81 'read' 'input_134_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%input_133_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_133_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 82 'read' 'input_133_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input_132_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_132_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 83 'read' 'input_132_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%input_131_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_131_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 84 'read' 'input_131_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%input_130_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_130_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 85 'read' 'input_130_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input_129_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_129_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 86 'read' 'input_129_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%input_128_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_128_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 87 'read' 'input_128_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%input_127_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_127_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 88 'read' 'input_127_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%input_126_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_126_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 89 'read' 'input_126_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%input_125_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_125_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 90 'read' 'input_125_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%input_124_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_124_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 91 'read' 'input_124_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%input_123_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_123_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 92 'read' 'input_123_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%input_122_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_122_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 93 'read' 'input_122_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%input_121_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_121_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 94 'read' 'input_121_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%input_120_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_120_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 95 'read' 'input_120_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%input_119_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_119_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 96 'read' 'input_119_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%input_118_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_118_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 97 'read' 'input_118_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%input_117_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_117_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 98 'read' 'input_117_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%input_116_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_116_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 99 'read' 'input_116_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%input_115_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_115_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 100 'read' 'input_115_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%input_114_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_114_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 101 'read' 'input_114_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%input_113_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_113_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 102 'read' 'input_113_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%input_112_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_112_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 103 'read' 'input_112_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%input_111_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_111_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 104 'read' 'input_111_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%input_110_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_110_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 105 'read' 'input_110_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%input_109_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_109_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 106 'read' 'input_109_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%input_108_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_108_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 107 'read' 'input_108_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%input_107_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_107_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 108 'read' 'input_107_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%input_106_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_106_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 109 'read' 'input_106_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%input_105_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_105_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 110 'read' 'input_105_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%input_104_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_104_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 111 'read' 'input_104_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%input_103_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_103_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 112 'read' 'input_103_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%input_102_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_102_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 113 'read' 'input_102_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%input_101_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_101_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 114 'read' 'input_101_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%input_100_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_100_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 115 'read' 'input_100_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%input_99_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_99_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 116 'read' 'input_99_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%input_98_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_98_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 117 'read' 'input_98_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%input_97_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_97_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 118 'read' 'input_97_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%input_96_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_96_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 119 'read' 'input_96_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%input_95_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_95_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 120 'read' 'input_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%input_94_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_94_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 121 'read' 'input_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%input_93_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_93_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 122 'read' 'input_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%input_92_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_92_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 123 'read' 'input_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%input_91_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_91_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 124 'read' 'input_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%input_90_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_90_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 125 'read' 'input_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%input_89_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_89_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 126 'read' 'input_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%input_88_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_88_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 127 'read' 'input_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%input_87_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_87_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 128 'read' 'input_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%input_86_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_86_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 129 'read' 'input_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%input_85_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_85_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 130 'read' 'input_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%input_84_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_84_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 131 'read' 'input_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%input_83_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_83_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 132 'read' 'input_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%input_82_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_82_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 133 'read' 'input_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%input_81_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_81_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 134 'read' 'input_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%input_80_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_80_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 135 'read' 'input_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%input_79_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_79_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 136 'read' 'input_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%input_78_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_78_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 137 'read' 'input_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%input_77_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_77_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 138 'read' 'input_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%input_76_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_76_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 139 'read' 'input_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%input_75_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_75_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 140 'read' 'input_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%input_74_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_74_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 141 'read' 'input_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%input_73_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_73_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 142 'read' 'input_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%input_72_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_72_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 143 'read' 'input_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%input_71_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_71_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 144 'read' 'input_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%input_70_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_70_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 145 'read' 'input_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%input_69_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_69_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 146 'read' 'input_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%input_68_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_68_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 147 'read' 'input_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%input_67_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_67_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 148 'read' 'input_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%input_66_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_66_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 149 'read' 'input_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%input_65_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_65_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 150 'read' 'input_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%input_64_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_64_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 151 'read' 'input_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%input_63_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_63_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 152 'read' 'input_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%input_62_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_62_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 153 'read' 'input_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%input_61_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_61_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 154 'read' 'input_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%input_60_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_60_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 155 'read' 'input_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%input_59_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_59_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 156 'read' 'input_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%input_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_58_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 157 'read' 'input_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%input_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_57_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 158 'read' 'input_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%input_56_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_56_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 159 'read' 'input_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%input_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_55_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 160 'read' 'input_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%input_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_54_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 161 'read' 'input_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%input_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_53_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 162 'read' 'input_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%input_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_52_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 163 'read' 'input_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%input_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_51_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 164 'read' 'input_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%input_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_50_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 165 'read' 'input_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%input_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_49_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 166 'read' 'input_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%input_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_48_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 167 'read' 'input_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%input_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_47_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 168 'read' 'input_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%input_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_46_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 169 'read' 'input_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%input_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_45_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 170 'read' 'input_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%input_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_44_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 171 'read' 'input_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%input_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_43_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 172 'read' 'input_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%input_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_42_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 173 'read' 'input_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%input_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_41_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 174 'read' 'input_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%input_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_40_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 175 'read' 'input_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%input_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_39_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 176 'read' 'input_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%input_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_38_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 177 'read' 'input_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%input_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_37_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 178 'read' 'input_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%input_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_36_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 179 'read' 'input_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%input_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_35_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 180 'read' 'input_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%input_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_34_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 181 'read' 'input_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%input_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_33_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 182 'read' 'input_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%input_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_32_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 183 'read' 'input_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%input_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_31_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 184 'read' 'input_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%input_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_30_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 185 'read' 'input_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%input_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_29_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 186 'read' 'input_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%input_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_28_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 187 'read' 'input_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%input_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_27_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 188 'read' 'input_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%input_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_26_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 189 'read' 'input_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%input_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_25_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 190 'read' 'input_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%input_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_24_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 191 'read' 'input_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%input_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_23_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 192 'read' 'input_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%input_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_22_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 193 'read' 'input_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%input_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_21_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 194 'read' 'input_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%input_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_20_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 195 'read' 'input_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%input_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_19_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 196 'read' 'input_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%input_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_18_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 197 'read' 'input_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%input_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_17_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 198 'read' 'input_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%input_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_16_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 199 'read' 'input_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%input_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_15_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 200 'read' 'input_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%input_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_14_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 201 'read' 'input_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%input_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_13_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 202 'read' 'input_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%input_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_12_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 203 'read' 'input_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%input_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_11_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 204 'read' 'input_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%input_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_10_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 205 'read' 'input_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%input_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_9_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 206 'read' 'input_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%input_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_8_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 207 'read' 'input_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%input_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_7_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 208 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%input_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_6_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 209 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%input_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_5_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 210 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%input_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_4_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 211 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%input_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_3_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 212 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%input_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_2_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 213 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%input_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_1_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 214 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%input_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_0_val" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 215 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i16 %input_0_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 216 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.94ns)   --->   "%mul_ln64 = mul i32 %sext_ln64, i32 %sext_ln64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 217 'mul' 'mul_ln64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 218 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 219 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 220 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %mul_ln64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 221 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.73ns)   --->   "%icmp_ln64 = icmp_ne  i11 %trunc_ln64, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 222 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 223 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%or_ln64 = or i1 %tmp, i1 %icmp_ln64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 224 'or' 'or_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%and_ln64 = and i1 %or_ln64, i1 %tmp_4" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 225 'and' 'and_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%zext_ln64 = zext i1 %and_ln64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 226 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_1 = add i16 %sum, i16 %zext_ln64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 227 'add' 'sum_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_1, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 228 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%xor_ln64 = xor i1 %tmp_10, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 229 'xor' 'xor_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%and_ln64_1 = and i1 %tmp_7, i1 %xor_ln64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 230 'and' 'and_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 231 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.70ns)   --->   "%icmp_ln64_1 = icmp_eq  i4 %tmp_1, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 232 'icmp' 'icmp_ln64_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.70ns)   --->   "%icmp_ln64_2 = icmp_eq  i4 %tmp_1, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 233 'icmp' 'icmp_ln64_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%select_ln64 = select i1 %and_ln64_1, i1 %icmp_ln64_1, i1 %icmp_ln64_2" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 234 'select' 'select_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%xor_ln64_1 = xor i1 %select_ln64, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 235 'xor' 'xor_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%or_ln64_1 = or i1 %tmp_10, i1 %xor_ln64_1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 236 'or' 'or_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i16 %input_1_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 237 'sext' 'sext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.94ns)   --->   "%mul_ln64_1 = mul i32 %sext_ln64_1, i32 %sext_ln64_1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 238 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%trunc_ln64_1 = trunc i16 %sum_1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 239 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%select_ln64_1 = select i1 %or_ln64_1, i15 32767, i15 %trunc_ln64_1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 240 'select' 'select_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_1, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 241 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = trunc i32 %mul_ln64_1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 242 'trunc' 'trunc_ln64_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.73ns)   --->   "%icmp_ln64_3 = icmp_ne  i11 %trunc_ln64_2, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 243 'icmp' 'icmp_ln64_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln64_12 = sext i16 %input_7_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 244 'sext' 'sext_ln64_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (1.94ns)   --->   "%mul_ln64_7 = mul i32 %sext_ln64_12, i32 %sext_ln64_12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 245 'mul' 'mul_ln64_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node sum_595)   --->   "%sum_594 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_7, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 246 'partselect' 'sum_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sum_595)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_7, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 247 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node sum_595)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_7, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 248 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln64_8 = trunc i32 %mul_ln64_7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 249 'trunc' 'trunc_ln64_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.73ns)   --->   "%icmp_ln64_27 = icmp_ne  i11 %trunc_ln64_8, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 250 'icmp' 'icmp_ln64_27' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_6)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_7, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 251 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node sum_595)   --->   "%or_ln64_20 = or i1 %tmp_102, i1 %icmp_ln64_27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 252 'or' 'or_ln64_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node sum_595)   --->   "%and_ln64_44 = and i1 %or_ln64_20, i1 %tmp_105" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 253 'and' 'and_ln64_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node sum_595)   --->   "%zext_ln64_7 = zext i1 %and_ln64_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 254 'zext' 'zext_ln64_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_595 = add i16 %sum_594, i16 %zext_ln64_7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 255 'add' 'sum_595' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_595, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 256 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_6)   --->   "%xor_ln64_26 = xor i1 %tmp_111, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 257 'xor' 'xor_ln64_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_6)   --->   "%and_ln64_45 = and i1 %tmp_108, i1 %xor_ln64_26" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 258 'and' 'and_ln64_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_7, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 259 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.70ns)   --->   "%icmp_ln64_28 = icmp_eq  i4 %tmp_18, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 260 'icmp' 'icmp_ln64_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.70ns)   --->   "%icmp_ln64_29 = icmp_eq  i4 %tmp_18, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 261 'icmp' 'icmp_ln64_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_6)   --->   "%select_ln64_26 = select i1 %and_ln64_45, i1 %icmp_ln64_28, i1 %icmp_ln64_29" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 262 'select' 'select_ln64_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_6)   --->   "%xor_ln64_27 = xor i1 %select_ln64_26, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 263 'xor' 'xor_ln64_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_6)   --->   "%or_ln64_21 = or i1 %tmp_111, i1 %xor_ln64_27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 264 'or' 'or_ln64_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln64_13 = sext i16 %input_8_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 265 'sext' 'sext_ln64_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (1.94ns)   --->   "%mul_ln64_8 = mul i32 %sext_ln64_13, i32 %sext_ln64_13" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 266 'mul' 'mul_ln64_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_6)   --->   "%trunc_ln64_9 = trunc i16 %sum_595" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 267 'trunc' 'trunc_ln64_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_6)   --->   "%select_ln64_27 = select i1 %or_ln64_21, i15 32767, i15 %trunc_ln64_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 268 'select' 'select_ln64_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_27, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 269 'bitconcatenate' 'shl_ln64_6' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln64_10 = trunc i32 %mul_ln64_8" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 270 'trunc' 'trunc_ln64_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.73ns)   --->   "%icmp_ln64_30 = icmp_ne  i11 %trunc_ln64_10, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 271 'icmp' 'icmp_ln64_30' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln64_24 = sext i16 %input_14_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 272 'sext' 'sext_ln64_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (1.94ns)   --->   "%mul_ln64_14 = mul i32 %sext_ln64_24, i32 %sext_ln64_24" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 273 'mul' 'mul_ln64_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node sum_596)   --->   "%sum_20 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_14, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 274 'partselect' 'sum_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node sum_596)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_14, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 275 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node sum_596)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_14, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 276 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln64_16 = trunc i32 %mul_ln64_14" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 277 'trunc' 'trunc_ln64_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.73ns)   --->   "%icmp_ln64_54 = icmp_ne  i11 %trunc_ln64_16, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 278 'icmp' 'icmp_ln64_54' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_11)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_14, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 279 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node sum_596)   --->   "%or_ln64_40 = or i1 %tmp_203, i1 %icmp_ln64_54" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 280 'or' 'or_ln64_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node sum_596)   --->   "%and_ln64_88 = and i1 %or_ln64_40, i1 %tmp_204" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 281 'and' 'and_ln64_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node sum_596)   --->   "%zext_ln64_14 = zext i1 %and_ln64_88" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 282 'zext' 'zext_ln64_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_596 = add i16 %sum_20, i16 %zext_ln64_14" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 283 'add' 'sum_596' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_596, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 284 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_11)   --->   "%xor_ln64_52 = xor i1 %tmp_206, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 285 'xor' 'xor_ln64_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_11)   --->   "%and_ln64_89 = and i1 %tmp_205, i1 %xor_ln64_52" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 286 'and' 'and_ln64_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_14, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 287 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.70ns)   --->   "%icmp_ln64_55 = icmp_eq  i4 %tmp_41, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 288 'icmp' 'icmp_ln64_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.70ns)   --->   "%icmp_ln64_56 = icmp_eq  i4 %tmp_41, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 289 'icmp' 'icmp_ln64_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_11)   --->   "%select_ln64_52 = select i1 %and_ln64_89, i1 %icmp_ln64_55, i1 %icmp_ln64_56" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 290 'select' 'select_ln64_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_11)   --->   "%xor_ln64_53 = xor i1 %select_ln64_52, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 291 'xor' 'xor_ln64_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_11)   --->   "%or_ln64_41 = or i1 %tmp_206, i1 %xor_ln64_53" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 292 'or' 'or_ln64_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln64_25 = sext i16 %input_15_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 293 'sext' 'sext_ln64_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (1.94ns)   --->   "%mul_ln64_15 = mul i32 %sext_ln64_25, i32 %sext_ln64_25" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 294 'mul' 'mul_ln64_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_11)   --->   "%trunc_ln64_17 = trunc i16 %sum_596" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 295 'trunc' 'trunc_ln64_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_11)   --->   "%select_ln64_53 = select i1 %or_ln64_41, i15 32767, i15 %trunc_ln64_17" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 296 'select' 'select_ln64_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_11 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_53, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 297 'bitconcatenate' 'shl_ln64_11' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln64_18 = trunc i32 %mul_ln64_15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 298 'trunc' 'trunc_ln64_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.73ns)   --->   "%icmp_ln64_57 = icmp_ne  i11 %trunc_ln64_18, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 299 'icmp' 'icmp_ln64_57' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln64_36 = sext i16 %input_21_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 300 'sext' 'sext_ln64_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (1.94ns)   --->   "%mul_ln64_21 = mul i32 %sext_ln64_36, i32 %sext_ln64_36" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 301 'mul' 'mul_ln64_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node sum_597)   --->   "%sum_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_21, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 302 'partselect' 'sum_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node sum_597)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_21, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 303 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node sum_597)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_21, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 304 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln64_24 = trunc i32 %mul_ln64_21" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 305 'trunc' 'trunc_ln64_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.73ns)   --->   "%icmp_ln64_81 = icmp_ne  i11 %trunc_ln64_24, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 306 'icmp' 'icmp_ln64_81' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_17)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_21, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 307 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sum_597)   --->   "%or_ln64_60 = or i1 %tmp_298, i1 %icmp_ln64_81" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 308 'or' 'or_ln64_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node sum_597)   --->   "%and_ln64_132 = and i1 %or_ln64_60, i1 %tmp_300" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 309 'and' 'and_ln64_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node sum_597)   --->   "%zext_ln64_21 = zext i1 %and_ln64_132" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 310 'zext' 'zext_ln64_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_597 = add i16 %sum_27, i16 %zext_ln64_21" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 311 'add' 'sum_597' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_597, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 312 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_17)   --->   "%xor_ln64_78 = xor i1 %tmp_306, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 313 'xor' 'xor_ln64_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_17)   --->   "%and_ln64_133 = and i1 %tmp_303, i1 %xor_ln64_78" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 314 'and' 'and_ln64_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_21, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 315 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.70ns)   --->   "%icmp_ln64_82 = icmp_eq  i4 %tmp_64, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 316 'icmp' 'icmp_ln64_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.70ns)   --->   "%icmp_ln64_83 = icmp_eq  i4 %tmp_64, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 317 'icmp' 'icmp_ln64_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_17)   --->   "%select_ln64_78 = select i1 %and_ln64_133, i1 %icmp_ln64_82, i1 %icmp_ln64_83" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 318 'select' 'select_ln64_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_17)   --->   "%xor_ln64_79 = xor i1 %select_ln64_78, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 319 'xor' 'xor_ln64_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_17)   --->   "%or_ln64_61 = or i1 %tmp_306, i1 %xor_ln64_79" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 320 'or' 'or_ln64_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln64_37 = sext i16 %input_22_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 321 'sext' 'sext_ln64_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (1.94ns)   --->   "%mul_ln64_22 = mul i32 %sext_ln64_37, i32 %sext_ln64_37" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 322 'mul' 'mul_ln64_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_17)   --->   "%trunc_ln64_25 = trunc i16 %sum_597" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 323 'trunc' 'trunc_ln64_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_17)   --->   "%select_ln64_79 = select i1 %or_ln64_61, i15 32767, i15 %trunc_ln64_25" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 324 'select' 'select_ln64_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_17 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_79, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 325 'bitconcatenate' 'shl_ln64_17' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln64_26 = trunc i32 %mul_ln64_22" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 326 'trunc' 'trunc_ln64_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.73ns)   --->   "%icmp_ln64_84 = icmp_ne  i11 %trunc_ln64_26, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 327 'icmp' 'icmp_ln64_84' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln64_48 = sext i16 %input_28_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 328 'sext' 'sext_ln64_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.94ns)   --->   "%mul_ln64_28 = mul i32 %sext_ln64_48, i32 %sext_ln64_48" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 329 'mul' 'mul_ln64_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node sum_598)   --->   "%sum_34 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_28, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 330 'partselect' 'sum_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node sum_598)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_28, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 331 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node sum_598)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_28, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 332 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln64_32 = trunc i32 %mul_ln64_28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 333 'trunc' 'trunc_ln64_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.73ns)   --->   "%icmp_ln64_108 = icmp_ne  i11 %trunc_ln64_32, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 334 'icmp' 'icmp_ln64_108' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_23)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_28, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 335 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node sum_598)   --->   "%or_ln64_80 = or i1 %tmp_398, i1 %icmp_ln64_108" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 336 'or' 'or_ln64_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node sum_598)   --->   "%and_ln64_176 = and i1 %or_ln64_80, i1 %tmp_401" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 337 'and' 'and_ln64_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node sum_598)   --->   "%zext_ln64_28 = zext i1 %and_ln64_176" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 338 'zext' 'zext_ln64_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_598 = add i16 %sum_34, i16 %zext_ln64_28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 339 'add' 'sum_598' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_598, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 340 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_23)   --->   "%xor_ln64_104 = xor i1 %tmp_407, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 341 'xor' 'xor_ln64_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_23)   --->   "%and_ln64_177 = and i1 %tmp_404, i1 %xor_ln64_104" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 342 'and' 'and_ln64_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_28, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 343 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.70ns)   --->   "%icmp_ln64_109 = icmp_eq  i4 %tmp_87, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 344 'icmp' 'icmp_ln64_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.70ns)   --->   "%icmp_ln64_110 = icmp_eq  i4 %tmp_87, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 345 'icmp' 'icmp_ln64_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_23)   --->   "%select_ln64_104 = select i1 %and_ln64_177, i1 %icmp_ln64_109, i1 %icmp_ln64_110" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 346 'select' 'select_ln64_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_23)   --->   "%xor_ln64_105 = xor i1 %select_ln64_104, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 347 'xor' 'xor_ln64_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_23)   --->   "%or_ln64_81 = or i1 %tmp_407, i1 %xor_ln64_105" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 348 'or' 'or_ln64_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln64_49 = sext i16 %input_29_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 349 'sext' 'sext_ln64_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (1.94ns)   --->   "%mul_ln64_29 = mul i32 %sext_ln64_49, i32 %sext_ln64_49" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 350 'mul' 'mul_ln64_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_23)   --->   "%trunc_ln64_33 = trunc i16 %sum_598" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 351 'trunc' 'trunc_ln64_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_23)   --->   "%select_ln64_105 = select i1 %or_ln64_81, i15 32767, i15 %trunc_ln64_33" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 352 'select' 'select_ln64_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_23 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_105, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 353 'bitconcatenate' 'shl_ln64_23' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln64_34 = trunc i32 %mul_ln64_29" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 354 'trunc' 'trunc_ln64_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.73ns)   --->   "%icmp_ln64_111 = icmp_ne  i11 %trunc_ln64_34, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 355 'icmp' 'icmp_ln64_111' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln64_60 = sext i16 %input_35_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 356 'sext' 'sext_ln64_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (1.94ns)   --->   "%mul_ln64_35 = mul i32 %sext_ln64_60, i32 %sext_ln64_60" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 357 'mul' 'mul_ln64_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node sum_599)   --->   "%sum_41 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_35, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 358 'partselect' 'sum_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node sum_599)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_35, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 359 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node sum_599)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_35, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 360 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln64_40 = trunc i32 %mul_ln64_35" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 361 'trunc' 'trunc_ln64_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.73ns)   --->   "%icmp_ln64_135 = icmp_ne  i11 %trunc_ln64_40, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 362 'icmp' 'icmp_ln64_135' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_29)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_35, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 363 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node sum_599)   --->   "%or_ln64_100 = or i1 %tmp_499, i1 %icmp_ln64_135" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 364 'or' 'or_ln64_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node sum_599)   --->   "%and_ln64_220 = and i1 %or_ln64_100, i1 %tmp_502" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 365 'and' 'and_ln64_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node sum_599)   --->   "%zext_ln64_35 = zext i1 %and_ln64_220" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 366 'zext' 'zext_ln64_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_599 = add i16 %sum_41, i16 %zext_ln64_35" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 367 'add' 'sum_599' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_599, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 368 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_29)   --->   "%xor_ln64_130 = xor i1 %tmp_504, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 369 'xor' 'xor_ln64_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_29)   --->   "%and_ln64_221 = and i1 %tmp_503, i1 %xor_ln64_130" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 370 'and' 'and_ln64_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_35, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 371 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln64_136 = icmp_eq  i4 %tmp_110, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 372 'icmp' 'icmp_ln64_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln64_137 = icmp_eq  i4 %tmp_110, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 373 'icmp' 'icmp_ln64_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_29)   --->   "%select_ln64_130 = select i1 %and_ln64_221, i1 %icmp_ln64_136, i1 %icmp_ln64_137" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 374 'select' 'select_ln64_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_29)   --->   "%xor_ln64_131 = xor i1 %select_ln64_130, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 375 'xor' 'xor_ln64_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_29)   --->   "%or_ln64_101 = or i1 %tmp_504, i1 %xor_ln64_131" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 376 'or' 'or_ln64_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln64_61 = sext i16 %input_36_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 377 'sext' 'sext_ln64_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (1.94ns)   --->   "%mul_ln64_36 = mul i32 %sext_ln64_61, i32 %sext_ln64_61" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 378 'mul' 'mul_ln64_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_29)   --->   "%trunc_ln64_41 = trunc i16 %sum_599" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 379 'trunc' 'trunc_ln64_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_29)   --->   "%select_ln64_131 = select i1 %or_ln64_101, i15 32767, i15 %trunc_ln64_41" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 380 'select' 'select_ln64_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_29 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_131, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 381 'bitconcatenate' 'shl_ln64_29' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln64_42 = trunc i32 %mul_ln64_36" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 382 'trunc' 'trunc_ln64_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.73ns)   --->   "%icmp_ln64_138 = icmp_ne  i11 %trunc_ln64_42, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 383 'icmp' 'icmp_ln64_138' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln64_72 = sext i16 %input_42_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 384 'sext' 'sext_ln64_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.94ns)   --->   "%mul_ln64_42 = mul i32 %sext_ln64_72, i32 %sext_ln64_72" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 385 'mul' 'mul_ln64_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node sum_600)   --->   "%sum_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_42, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 386 'partselect' 'sum_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node sum_600)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_42, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 387 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node sum_600)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_42, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 388 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln64_48 = trunc i32 %mul_ln64_42" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 389 'trunc' 'trunc_ln64_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.73ns)   --->   "%icmp_ln64_162 = icmp_ne  i11 %trunc_ln64_48, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 390 'icmp' 'icmp_ln64_162' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_35)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_42, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 391 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node sum_600)   --->   "%or_ln64_120 = or i1 %tmp_596, i1 %icmp_ln64_162" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 392 'or' 'or_ln64_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node sum_600)   --->   "%and_ln64_264 = and i1 %or_ln64_120, i1 %tmp_597" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 393 'and' 'and_ln64_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node sum_600)   --->   "%zext_ln64_42 = zext i1 %and_ln64_264" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 394 'zext' 'zext_ln64_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_600 = add i16 %sum_48, i16 %zext_ln64_42" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 395 'add' 'sum_600' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_600, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 396 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_35)   --->   "%xor_ln64_156 = xor i1 %tmp_602, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 397 'xor' 'xor_ln64_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_35)   --->   "%and_ln64_265 = and i1 %tmp_599, i1 %xor_ln64_156" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 398 'and' 'and_ln64_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_42, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 399 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.70ns)   --->   "%icmp_ln64_163 = icmp_eq  i4 %tmp_133, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 400 'icmp' 'icmp_ln64_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.70ns)   --->   "%icmp_ln64_164 = icmp_eq  i4 %tmp_133, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 401 'icmp' 'icmp_ln64_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_35)   --->   "%select_ln64_156 = select i1 %and_ln64_265, i1 %icmp_ln64_163, i1 %icmp_ln64_164" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 402 'select' 'select_ln64_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_35)   --->   "%xor_ln64_157 = xor i1 %select_ln64_156, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 403 'xor' 'xor_ln64_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_35)   --->   "%or_ln64_121 = or i1 %tmp_602, i1 %xor_ln64_157" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 404 'or' 'or_ln64_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln64_73 = sext i16 %input_43_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 405 'sext' 'sext_ln64_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (1.94ns)   --->   "%mul_ln64_43 = mul i32 %sext_ln64_73, i32 %sext_ln64_73" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 406 'mul' 'mul_ln64_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_35)   --->   "%trunc_ln64_49 = trunc i16 %sum_600" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 407 'trunc' 'trunc_ln64_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_35)   --->   "%select_ln64_157 = select i1 %or_ln64_121, i15 32767, i15 %trunc_ln64_49" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 408 'select' 'select_ln64_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_35 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_157, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 409 'bitconcatenate' 'shl_ln64_35' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln64_50 = trunc i32 %mul_ln64_43" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 410 'trunc' 'trunc_ln64_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.73ns)   --->   "%icmp_ln64_165 = icmp_ne  i11 %trunc_ln64_50, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 411 'icmp' 'icmp_ln64_165' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln64_84 = sext i16 %input_49_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 412 'sext' 'sext_ln64_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (1.94ns)   --->   "%mul_ln64_49 = mul i32 %sext_ln64_84, i32 %sext_ln64_84" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 413 'mul' 'mul_ln64_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node sum_601)   --->   "%sum_55 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_49, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 414 'partselect' 'sum_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node sum_601)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_49, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 415 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node sum_601)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_49, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 416 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln64_56 = trunc i32 %mul_ln64_49" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 417 'trunc' 'trunc_ln64_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.73ns)   --->   "%icmp_ln64_189 = icmp_ne  i11 %trunc_ln64_56, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 418 'icmp' 'icmp_ln64_189' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_41)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_49, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 419 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node sum_601)   --->   "%or_ln64_140 = or i1 %tmp_691, i1 %icmp_ln64_189" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 420 'or' 'or_ln64_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node sum_601)   --->   "%and_ln64_308 = and i1 %or_ln64_140, i1 %tmp_692" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 421 'and' 'and_ln64_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node sum_601)   --->   "%zext_ln64_49 = zext i1 %and_ln64_308" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 422 'zext' 'zext_ln64_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_601 = add i16 %sum_55, i16 %zext_ln64_49" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 423 'add' 'sum_601' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_694 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_601, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 424 'bitselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_41)   --->   "%xor_ln64_182 = xor i1 %tmp_694, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 425 'xor' 'xor_ln64_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_41)   --->   "%and_ln64_309 = and i1 %tmp_693, i1 %xor_ln64_182" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 426 'and' 'and_ln64_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_49, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 427 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.70ns)   --->   "%icmp_ln64_190 = icmp_eq  i4 %tmp_156, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 428 'icmp' 'icmp_ln64_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.70ns)   --->   "%icmp_ln64_191 = icmp_eq  i4 %tmp_156, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 429 'icmp' 'icmp_ln64_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_41)   --->   "%select_ln64_182 = select i1 %and_ln64_309, i1 %icmp_ln64_190, i1 %icmp_ln64_191" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 430 'select' 'select_ln64_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_41)   --->   "%xor_ln64_183 = xor i1 %select_ln64_182, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 431 'xor' 'xor_ln64_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_41)   --->   "%or_ln64_141 = or i1 %tmp_694, i1 %xor_ln64_183" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 432 'or' 'or_ln64_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln64_85 = sext i16 %input_50_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 433 'sext' 'sext_ln64_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (1.94ns)   --->   "%mul_ln64_50 = mul i32 %sext_ln64_85, i32 %sext_ln64_85" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 434 'mul' 'mul_ln64_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_41)   --->   "%trunc_ln64_57 = trunc i16 %sum_601" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 435 'trunc' 'trunc_ln64_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_41)   --->   "%select_ln64_183 = select i1 %or_ln64_141, i15 32767, i15 %trunc_ln64_57" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 436 'select' 'select_ln64_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_41 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_183, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 437 'bitconcatenate' 'shl_ln64_41' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln64_58 = trunc i32 %mul_ln64_50" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 438 'trunc' 'trunc_ln64_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.73ns)   --->   "%icmp_ln64_192 = icmp_ne  i11 %trunc_ln64_58, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 439 'icmp' 'icmp_ln64_192' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln64_96 = sext i16 %input_56_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 440 'sext' 'sext_ln64_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (1.94ns)   --->   "%mul_ln64_56 = mul i32 %sext_ln64_96, i32 %sext_ln64_96" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 441 'mul' 'mul_ln64_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node sum_602)   --->   "%sum_62 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_56, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 442 'partselect' 'sum_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node sum_602)   --->   "%tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_56, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 443 'bitselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node sum_602)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_56, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 444 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln64_64 = trunc i32 %mul_ln64_56" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 445 'trunc' 'trunc_ln64_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.73ns)   --->   "%icmp_ln64_216 = icmp_ne  i11 %trunc_ln64_64, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 446 'icmp' 'icmp_ln64_216' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_47)   --->   "%tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_56, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 447 'bitselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node sum_602)   --->   "%or_ln64_160 = or i1 %tmp_734, i1 %icmp_ln64_216" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 448 'or' 'or_ln64_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node sum_602)   --->   "%and_ln64_352 = and i1 %or_ln64_160, i1 %tmp_735" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 449 'and' 'and_ln64_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node sum_602)   --->   "%zext_ln64_56 = zext i1 %and_ln64_352" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 450 'zext' 'zext_ln64_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_602 = add i16 %sum_62, i16 %zext_ln64_56" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 451 'add' 'sum_602' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_602, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 452 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_47)   --->   "%xor_ln64_208 = xor i1 %tmp_737, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 453 'xor' 'xor_ln64_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_47)   --->   "%and_ln64_353 = and i1 %tmp_736, i1 %xor_ln64_208" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 454 'and' 'and_ln64_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_56, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 455 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.70ns)   --->   "%icmp_ln64_217 = icmp_eq  i4 %tmp_179, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 456 'icmp' 'icmp_ln64_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.70ns)   --->   "%icmp_ln64_218 = icmp_eq  i4 %tmp_179, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 457 'icmp' 'icmp_ln64_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_47)   --->   "%select_ln64_208 = select i1 %and_ln64_353, i1 %icmp_ln64_217, i1 %icmp_ln64_218" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 458 'select' 'select_ln64_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_47)   --->   "%xor_ln64_209 = xor i1 %select_ln64_208, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 459 'xor' 'xor_ln64_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_47)   --->   "%or_ln64_161 = or i1 %tmp_737, i1 %xor_ln64_209" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 460 'or' 'or_ln64_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln64_97 = sext i16 %input_57_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 461 'sext' 'sext_ln64_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (1.94ns)   --->   "%mul_ln64_57 = mul i32 %sext_ln64_97, i32 %sext_ln64_97" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 462 'mul' 'mul_ln64_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_47)   --->   "%trunc_ln64_65 = trunc i16 %sum_602" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 463 'trunc' 'trunc_ln64_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_47)   --->   "%select_ln64_209 = select i1 %or_ln64_161, i15 32767, i15 %trunc_ln64_65" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 464 'select' 'select_ln64_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_47 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_209, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 465 'bitconcatenate' 'shl_ln64_47' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln64_66 = trunc i32 %mul_ln64_57" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 466 'trunc' 'trunc_ln64_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.73ns)   --->   "%icmp_ln64_219 = icmp_ne  i11 %trunc_ln64_66, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 467 'icmp' 'icmp_ln64_219' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln64_108 = sext i16 %input_63_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 468 'sext' 'sext_ln64_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (1.94ns)   --->   "%mul_ln64_63 = mul i32 %sext_ln64_108, i32 %sext_ln64_108" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 469 'mul' 'mul_ln64_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node sum_603)   --->   "%sum_69 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_63, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 470 'partselect' 'sum_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node sum_603)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_63, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 471 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node sum_603)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_63, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 472 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln64_72 = trunc i32 %mul_ln64_63" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 473 'trunc' 'trunc_ln64_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.73ns)   --->   "%icmp_ln64_243 = icmp_ne  i11 %trunc_ln64_72, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 474 'icmp' 'icmp_ln64_243' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_53)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_63, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 475 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node sum_603)   --->   "%or_ln64_180 = or i1 %tmp_777, i1 %icmp_ln64_243" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 476 'or' 'or_ln64_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node sum_603)   --->   "%and_ln64_396 = and i1 %or_ln64_180, i1 %tmp_778" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 477 'and' 'and_ln64_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node sum_603)   --->   "%zext_ln64_63 = zext i1 %and_ln64_396" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 478 'zext' 'zext_ln64_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_603 = add i16 %sum_69, i16 %zext_ln64_63" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 479 'add' 'sum_603' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_603, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 480 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_53)   --->   "%xor_ln64_234 = xor i1 %tmp_780, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 481 'xor' 'xor_ln64_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_53)   --->   "%and_ln64_397 = and i1 %tmp_779, i1 %xor_ln64_234" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 482 'and' 'and_ln64_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_63, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 483 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.70ns)   --->   "%icmp_ln64_244 = icmp_eq  i4 %tmp_202, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 484 'icmp' 'icmp_ln64_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.70ns)   --->   "%icmp_ln64_245 = icmp_eq  i4 %tmp_202, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 485 'icmp' 'icmp_ln64_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_53)   --->   "%select_ln64_234 = select i1 %and_ln64_397, i1 %icmp_ln64_244, i1 %icmp_ln64_245" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 486 'select' 'select_ln64_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_53)   --->   "%xor_ln64_235 = xor i1 %select_ln64_234, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 487 'xor' 'xor_ln64_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_53)   --->   "%or_ln64_181 = or i1 %tmp_780, i1 %xor_ln64_235" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 488 'or' 'or_ln64_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln64_109 = sext i16 %input_64_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 489 'sext' 'sext_ln64_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (1.94ns)   --->   "%mul_ln64_64 = mul i32 %sext_ln64_109, i32 %sext_ln64_109" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 490 'mul' 'mul_ln64_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_53)   --->   "%trunc_ln64_73 = trunc i16 %sum_603" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 491 'trunc' 'trunc_ln64_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_53)   --->   "%select_ln64_235 = select i1 %or_ln64_181, i15 32767, i15 %trunc_ln64_73" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 492 'select' 'select_ln64_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_53 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_235, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 493 'bitconcatenate' 'shl_ln64_53' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln64_74 = trunc i32 %mul_ln64_64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 494 'trunc' 'trunc_ln64_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.73ns)   --->   "%icmp_ln64_246 = icmp_ne  i11 %trunc_ln64_74, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 495 'icmp' 'icmp_ln64_246' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln64_120 = sext i16 %input_70_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 496 'sext' 'sext_ln64_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (1.94ns)   --->   "%mul_ln64_70 = mul i32 %sext_ln64_120, i32 %sext_ln64_120" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 497 'mul' 'mul_ln64_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node sum_604)   --->   "%sum_76 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_70, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 498 'partselect' 'sum_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node sum_604)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_70, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 499 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node sum_604)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_70, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 500 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln64_80 = trunc i32 %mul_ln64_70" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 501 'trunc' 'trunc_ln64_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.73ns)   --->   "%icmp_ln64_270 = icmp_ne  i11 %trunc_ln64_80, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 502 'icmp' 'icmp_ln64_270' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_59)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_70, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 503 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node sum_604)   --->   "%or_ln64_200 = or i1 %tmp_820, i1 %icmp_ln64_270" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 504 'or' 'or_ln64_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node sum_604)   --->   "%and_ln64_440 = and i1 %or_ln64_200, i1 %tmp_821" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 505 'and' 'and_ln64_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node sum_604)   --->   "%zext_ln64_70 = zext i1 %and_ln64_440" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 506 'zext' 'zext_ln64_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_604 = add i16 %sum_76, i16 %zext_ln64_70" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 507 'add' 'sum_604' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_604, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 508 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_59)   --->   "%xor_ln64_260 = xor i1 %tmp_823, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 509 'xor' 'xor_ln64_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_59)   --->   "%and_ln64_441 = and i1 %tmp_822, i1 %xor_ln64_260" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 510 'and' 'and_ln64_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_70, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 511 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.70ns)   --->   "%icmp_ln64_271 = icmp_eq  i4 %tmp_225, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 512 'icmp' 'icmp_ln64_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.70ns)   --->   "%icmp_ln64_272 = icmp_eq  i4 %tmp_225, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 513 'icmp' 'icmp_ln64_272' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_59)   --->   "%select_ln64_260 = select i1 %and_ln64_441, i1 %icmp_ln64_271, i1 %icmp_ln64_272" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 514 'select' 'select_ln64_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_59)   --->   "%xor_ln64_261 = xor i1 %select_ln64_260, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 515 'xor' 'xor_ln64_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_59)   --->   "%or_ln64_201 = or i1 %tmp_823, i1 %xor_ln64_261" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 516 'or' 'or_ln64_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln64_121 = sext i16 %input_71_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 517 'sext' 'sext_ln64_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (1.94ns)   --->   "%mul_ln64_71 = mul i32 %sext_ln64_121, i32 %sext_ln64_121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 518 'mul' 'mul_ln64_71' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_59)   --->   "%trunc_ln64_81 = trunc i16 %sum_604" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 519 'trunc' 'trunc_ln64_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_59)   --->   "%select_ln64_261 = select i1 %or_ln64_201, i15 32767, i15 %trunc_ln64_81" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 520 'select' 'select_ln64_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_59 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_261, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 521 'bitconcatenate' 'shl_ln64_59' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln64_82 = trunc i32 %mul_ln64_71" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 522 'trunc' 'trunc_ln64_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.73ns)   --->   "%icmp_ln64_273 = icmp_ne  i11 %trunc_ln64_82, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 523 'icmp' 'icmp_ln64_273' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln64_132 = sext i16 %input_77_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 524 'sext' 'sext_ln64_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (1.94ns)   --->   "%mul_ln64_77 = mul i32 %sext_ln64_132, i32 %sext_ln64_132" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 525 'mul' 'mul_ln64_77' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node sum_605)   --->   "%sum_83 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_77, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 526 'partselect' 'sum_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node sum_605)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_77, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 527 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node sum_605)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_77, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 528 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln64_88 = trunc i32 %mul_ln64_77" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 529 'trunc' 'trunc_ln64_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.73ns)   --->   "%icmp_ln64_297 = icmp_ne  i11 %trunc_ln64_88, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 530 'icmp' 'icmp_ln64_297' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_65)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_77, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 531 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node sum_605)   --->   "%or_ln64_220 = or i1 %tmp_863, i1 %icmp_ln64_297" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 532 'or' 'or_ln64_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node sum_605)   --->   "%and_ln64_484 = and i1 %or_ln64_220, i1 %tmp_864" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 533 'and' 'and_ln64_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node sum_605)   --->   "%zext_ln64_77 = zext i1 %and_ln64_484" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 534 'zext' 'zext_ln64_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_605 = add i16 %sum_83, i16 %zext_ln64_77" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 535 'add' 'sum_605' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_605, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 536 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_65)   --->   "%xor_ln64_286 = xor i1 %tmp_866, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 537 'xor' 'xor_ln64_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_65)   --->   "%and_ln64_485 = and i1 %tmp_865, i1 %xor_ln64_286" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 538 'and' 'and_ln64_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_77, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 539 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.70ns)   --->   "%icmp_ln64_298 = icmp_eq  i4 %tmp_248, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 540 'icmp' 'icmp_ln64_298' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.70ns)   --->   "%icmp_ln64_299 = icmp_eq  i4 %tmp_248, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 541 'icmp' 'icmp_ln64_299' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_65)   --->   "%select_ln64_286 = select i1 %and_ln64_485, i1 %icmp_ln64_298, i1 %icmp_ln64_299" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 542 'select' 'select_ln64_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_65)   --->   "%xor_ln64_287 = xor i1 %select_ln64_286, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 543 'xor' 'xor_ln64_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_65)   --->   "%or_ln64_221 = or i1 %tmp_866, i1 %xor_ln64_287" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 544 'or' 'or_ln64_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln64_133 = sext i16 %input_78_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 545 'sext' 'sext_ln64_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (1.94ns)   --->   "%mul_ln64_78 = mul i32 %sext_ln64_133, i32 %sext_ln64_133" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 546 'mul' 'mul_ln64_78' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_65)   --->   "%trunc_ln64_89 = trunc i16 %sum_605" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 547 'trunc' 'trunc_ln64_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_65)   --->   "%select_ln64_287 = select i1 %or_ln64_221, i15 32767, i15 %trunc_ln64_89" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 548 'select' 'select_ln64_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_65 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_287, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 549 'bitconcatenate' 'shl_ln64_65' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln64_90 = trunc i32 %mul_ln64_78" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 550 'trunc' 'trunc_ln64_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.73ns)   --->   "%icmp_ln64_300 = icmp_ne  i11 %trunc_ln64_90, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 551 'icmp' 'icmp_ln64_300' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln64_144 = sext i16 %input_84_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 552 'sext' 'sext_ln64_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (1.94ns)   --->   "%mul_ln64_84 = mul i32 %sext_ln64_144, i32 %sext_ln64_144" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 553 'mul' 'mul_ln64_84' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node sum_606)   --->   "%sum_90 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_84, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 554 'partselect' 'sum_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node sum_606)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_84, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 555 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node sum_606)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_84, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 556 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln64_96 = trunc i32 %mul_ln64_84" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 557 'trunc' 'trunc_ln64_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.73ns)   --->   "%icmp_ln64_324 = icmp_ne  i11 %trunc_ln64_96, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 558 'icmp' 'icmp_ln64_324' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_71)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_84, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 559 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node sum_606)   --->   "%or_ln64_240 = or i1 %tmp_906, i1 %icmp_ln64_324" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 560 'or' 'or_ln64_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node sum_606)   --->   "%and_ln64_528 = and i1 %or_ln64_240, i1 %tmp_907" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 561 'and' 'and_ln64_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node sum_606)   --->   "%zext_ln64_84 = zext i1 %and_ln64_528" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 562 'zext' 'zext_ln64_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_606 = add i16 %sum_90, i16 %zext_ln64_84" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 563 'add' 'sum_606' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_606, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 564 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_71)   --->   "%xor_ln64_312 = xor i1 %tmp_909, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 565 'xor' 'xor_ln64_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_71)   --->   "%and_ln64_529 = and i1 %tmp_908, i1 %xor_ln64_312" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 566 'and' 'and_ln64_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_84, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 567 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.70ns)   --->   "%icmp_ln64_325 = icmp_eq  i4 %tmp_271, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 568 'icmp' 'icmp_ln64_325' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.70ns)   --->   "%icmp_ln64_326 = icmp_eq  i4 %tmp_271, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 569 'icmp' 'icmp_ln64_326' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_71)   --->   "%select_ln64_312 = select i1 %and_ln64_529, i1 %icmp_ln64_325, i1 %icmp_ln64_326" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 570 'select' 'select_ln64_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_71)   --->   "%xor_ln64_313 = xor i1 %select_ln64_312, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 571 'xor' 'xor_ln64_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_71)   --->   "%or_ln64_241 = or i1 %tmp_909, i1 %xor_ln64_313" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 572 'or' 'or_ln64_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln64_145 = sext i16 %input_85_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 573 'sext' 'sext_ln64_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (1.94ns)   --->   "%mul_ln64_85 = mul i32 %sext_ln64_145, i32 %sext_ln64_145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 574 'mul' 'mul_ln64_85' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_71)   --->   "%trunc_ln64_97 = trunc i16 %sum_606" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 575 'trunc' 'trunc_ln64_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_71)   --->   "%select_ln64_313 = select i1 %or_ln64_241, i15 32767, i15 %trunc_ln64_97" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 576 'select' 'select_ln64_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_71 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_313, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 577 'bitconcatenate' 'shl_ln64_71' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln64_98 = trunc i32 %mul_ln64_85" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 578 'trunc' 'trunc_ln64_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.73ns)   --->   "%icmp_ln64_327 = icmp_ne  i11 %trunc_ln64_98, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 579 'icmp' 'icmp_ln64_327' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln64_156 = sext i16 %input_91_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 580 'sext' 'sext_ln64_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (1.94ns)   --->   "%mul_ln64_91 = mul i32 %sext_ln64_156, i32 %sext_ln64_156" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 581 'mul' 'mul_ln64_91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node sum_607)   --->   "%sum_97 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_91, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 582 'partselect' 'sum_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node sum_607)   --->   "%tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_91, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 583 'bitselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node sum_607)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_91, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 584 'bitselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln64_104 = trunc i32 %mul_ln64_91" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 585 'trunc' 'trunc_ln64_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.73ns)   --->   "%icmp_ln64_351 = icmp_ne  i11 %trunc_ln64_104, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 586 'icmp' 'icmp_ln64_351' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_77)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_91, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 587 'bitselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node sum_607)   --->   "%or_ln64_260 = or i1 %tmp_949, i1 %icmp_ln64_351" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 588 'or' 'or_ln64_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node sum_607)   --->   "%and_ln64_572 = and i1 %or_ln64_260, i1 %tmp_950" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 589 'and' 'and_ln64_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node sum_607)   --->   "%zext_ln64_91 = zext i1 %and_ln64_572" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 590 'zext' 'zext_ln64_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_607 = add i16 %sum_97, i16 %zext_ln64_91" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 591 'add' 'sum_607' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_607, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 592 'bitselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_77)   --->   "%xor_ln64_338 = xor i1 %tmp_952, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 593 'xor' 'xor_ln64_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_77)   --->   "%and_ln64_573 = and i1 %tmp_951, i1 %xor_ln64_338" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 594 'and' 'and_ln64_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_91, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 595 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.70ns)   --->   "%icmp_ln64_352 = icmp_eq  i4 %tmp_294, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 596 'icmp' 'icmp_ln64_352' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.70ns)   --->   "%icmp_ln64_353 = icmp_eq  i4 %tmp_294, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 597 'icmp' 'icmp_ln64_353' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_77)   --->   "%select_ln64_338 = select i1 %and_ln64_573, i1 %icmp_ln64_352, i1 %icmp_ln64_353" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 598 'select' 'select_ln64_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_77)   --->   "%xor_ln64_339 = xor i1 %select_ln64_338, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 599 'xor' 'xor_ln64_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_77)   --->   "%or_ln64_261 = or i1 %tmp_952, i1 %xor_ln64_339" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 600 'or' 'or_ln64_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln64_157 = sext i16 %input_92_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 601 'sext' 'sext_ln64_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (1.94ns)   --->   "%mul_ln64_92 = mul i32 %sext_ln64_157, i32 %sext_ln64_157" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 602 'mul' 'mul_ln64_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_77)   --->   "%trunc_ln64_105 = trunc i16 %sum_607" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 603 'trunc' 'trunc_ln64_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_77)   --->   "%select_ln64_339 = select i1 %or_ln64_261, i15 32767, i15 %trunc_ln64_105" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 604 'select' 'select_ln64_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_77 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_339, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 605 'bitconcatenate' 'shl_ln64_77' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln64_106 = trunc i32 %mul_ln64_92" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 606 'trunc' 'trunc_ln64_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.73ns)   --->   "%icmp_ln64_354 = icmp_ne  i11 %trunc_ln64_106, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 607 'icmp' 'icmp_ln64_354' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln64_168 = sext i16 %input_98_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 608 'sext' 'sext_ln64_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (1.94ns)   --->   "%mul_ln64_98 = mul i32 %sext_ln64_168, i32 %sext_ln64_168" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 609 'mul' 'mul_ln64_98' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node sum_608)   --->   "%sum_104 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_98, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 610 'partselect' 'sum_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node sum_608)   --->   "%tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_98, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 611 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node sum_608)   --->   "%tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_98, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 612 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln64_112 = trunc i32 %mul_ln64_98" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 613 'trunc' 'trunc_ln64_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.73ns)   --->   "%icmp_ln64_378 = icmp_ne  i11 %trunc_ln64_112, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 614 'icmp' 'icmp_ln64_378' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_83)   --->   "%tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_98, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 615 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node sum_608)   --->   "%or_ln64_280 = or i1 %tmp_992, i1 %icmp_ln64_378" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 616 'or' 'or_ln64_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node sum_608)   --->   "%and_ln64_616 = and i1 %or_ln64_280, i1 %tmp_993" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 617 'and' 'and_ln64_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node sum_608)   --->   "%zext_ln64_98 = zext i1 %and_ln64_616" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 618 'zext' 'zext_ln64_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_608 = add i16 %sum_104, i16 %zext_ln64_98" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 619 'add' 'sum_608' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_608, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 620 'bitselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_83)   --->   "%xor_ln64_364 = xor i1 %tmp_995, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 621 'xor' 'xor_ln64_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_83)   --->   "%and_ln64_617 = and i1 %tmp_994, i1 %xor_ln64_364" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 622 'and' 'and_ln64_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_98, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 623 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.70ns)   --->   "%icmp_ln64_379 = icmp_eq  i4 %tmp_317, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 624 'icmp' 'icmp_ln64_379' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.70ns)   --->   "%icmp_ln64_380 = icmp_eq  i4 %tmp_317, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 625 'icmp' 'icmp_ln64_380' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_83)   --->   "%select_ln64_364 = select i1 %and_ln64_617, i1 %icmp_ln64_379, i1 %icmp_ln64_380" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 626 'select' 'select_ln64_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_83)   --->   "%xor_ln64_365 = xor i1 %select_ln64_364, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 627 'xor' 'xor_ln64_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_83)   --->   "%or_ln64_281 = or i1 %tmp_995, i1 %xor_ln64_365" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 628 'or' 'or_ln64_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln64_169 = sext i16 %input_99_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 629 'sext' 'sext_ln64_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (1.94ns)   --->   "%mul_ln64_99 = mul i32 %sext_ln64_169, i32 %sext_ln64_169" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 630 'mul' 'mul_ln64_99' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_83)   --->   "%trunc_ln64_113 = trunc i16 %sum_608" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 631 'trunc' 'trunc_ln64_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_83)   --->   "%select_ln64_365 = select i1 %or_ln64_281, i15 32767, i15 %trunc_ln64_113" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 632 'select' 'select_ln64_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_83 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_365, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 633 'bitconcatenate' 'shl_ln64_83' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln64_114 = trunc i32 %mul_ln64_99" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 634 'trunc' 'trunc_ln64_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.73ns)   --->   "%icmp_ln64_381 = icmp_ne  i11 %trunc_ln64_114, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 635 'icmp' 'icmp_ln64_381' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln64_180 = sext i16 %input_105_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 636 'sext' 'sext_ln64_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (1.94ns)   --->   "%mul_ln64_105 = mul i32 %sext_ln64_180, i32 %sext_ln64_180" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 637 'mul' 'mul_ln64_105' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node sum_609)   --->   "%sum_111 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_105, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 638 'partselect' 'sum_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node sum_609)   --->   "%tmp_1035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_105, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 639 'bitselect' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node sum_609)   --->   "%tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_105, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 640 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln64_120 = trunc i32 %mul_ln64_105" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 641 'trunc' 'trunc_ln64_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.73ns)   --->   "%icmp_ln64_405 = icmp_ne  i11 %trunc_ln64_120, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 642 'icmp' 'icmp_ln64_405' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_89)   --->   "%tmp_1037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_105, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 643 'bitselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node sum_609)   --->   "%or_ln64_300 = or i1 %tmp_1035, i1 %icmp_ln64_405" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 644 'or' 'or_ln64_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node sum_609)   --->   "%and_ln64_660 = and i1 %or_ln64_300, i1 %tmp_1036" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 645 'and' 'and_ln64_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node sum_609)   --->   "%zext_ln64_105 = zext i1 %and_ln64_660" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 646 'zext' 'zext_ln64_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_609 = add i16 %sum_111, i16 %zext_ln64_105" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 647 'add' 'sum_609' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_1038 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_609, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 648 'bitselect' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_89)   --->   "%xor_ln64_390 = xor i1 %tmp_1038, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 649 'xor' 'xor_ln64_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_89)   --->   "%and_ln64_661 = and i1 %tmp_1037, i1 %xor_ln64_390" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 650 'and' 'and_ln64_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_105, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 651 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.70ns)   --->   "%icmp_ln64_406 = icmp_eq  i4 %tmp_340, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 652 'icmp' 'icmp_ln64_406' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.70ns)   --->   "%icmp_ln64_407 = icmp_eq  i4 %tmp_340, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 653 'icmp' 'icmp_ln64_407' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_89)   --->   "%select_ln64_390 = select i1 %and_ln64_661, i1 %icmp_ln64_406, i1 %icmp_ln64_407" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 654 'select' 'select_ln64_390' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_89)   --->   "%xor_ln64_391 = xor i1 %select_ln64_390, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 655 'xor' 'xor_ln64_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_89)   --->   "%or_ln64_301 = or i1 %tmp_1038, i1 %xor_ln64_391" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 656 'or' 'or_ln64_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln64_181 = sext i16 %input_106_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 657 'sext' 'sext_ln64_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (1.94ns)   --->   "%mul_ln64_106 = mul i32 %sext_ln64_181, i32 %sext_ln64_181" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 658 'mul' 'mul_ln64_106' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_89)   --->   "%trunc_ln64_121 = trunc i16 %sum_609" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 659 'trunc' 'trunc_ln64_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_89)   --->   "%select_ln64_391 = select i1 %or_ln64_301, i15 32767, i15 %trunc_ln64_121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 660 'select' 'select_ln64_391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_89 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_391, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 661 'bitconcatenate' 'shl_ln64_89' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln64_122 = trunc i32 %mul_ln64_106" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 662 'trunc' 'trunc_ln64_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.73ns)   --->   "%icmp_ln64_408 = icmp_ne  i11 %trunc_ln64_122, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 663 'icmp' 'icmp_ln64_408' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln64_192 = sext i16 %input_112_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 664 'sext' 'sext_ln64_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (1.94ns)   --->   "%mul_ln64_112 = mul i32 %sext_ln64_192, i32 %sext_ln64_192" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 665 'mul' 'mul_ln64_112' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node sum_610)   --->   "%sum_118 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_112, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 666 'partselect' 'sum_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node sum_610)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_112, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 667 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node sum_610)   --->   "%tmp_1079 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_112, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 668 'bitselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln64_128 = trunc i32 %mul_ln64_112" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 669 'trunc' 'trunc_ln64_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.73ns)   --->   "%icmp_ln64_432 = icmp_ne  i11 %trunc_ln64_128, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 670 'icmp' 'icmp_ln64_432' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_95)   --->   "%tmp_1080 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_112, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 671 'bitselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node sum_610)   --->   "%or_ln64_320 = or i1 %tmp_1078, i1 %icmp_ln64_432" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 672 'or' 'or_ln64_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node sum_610)   --->   "%and_ln64_704 = and i1 %or_ln64_320, i1 %tmp_1079" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 673 'and' 'and_ln64_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node sum_610)   --->   "%zext_ln64_112 = zext i1 %and_ln64_704" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 674 'zext' 'zext_ln64_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_610 = add i16 %sum_118, i16 %zext_ln64_112" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 675 'add' 'sum_610' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_1081 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_610, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 676 'bitselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_95)   --->   "%xor_ln64_416 = xor i1 %tmp_1081, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 677 'xor' 'xor_ln64_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_95)   --->   "%and_ln64_705 = and i1 %tmp_1080, i1 %xor_ln64_416" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 678 'and' 'and_ln64_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_112, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 679 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.70ns)   --->   "%icmp_ln64_433 = icmp_eq  i4 %tmp_363, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 680 'icmp' 'icmp_ln64_433' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.70ns)   --->   "%icmp_ln64_434 = icmp_eq  i4 %tmp_363, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 681 'icmp' 'icmp_ln64_434' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_95)   --->   "%select_ln64_416 = select i1 %and_ln64_705, i1 %icmp_ln64_433, i1 %icmp_ln64_434" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 682 'select' 'select_ln64_416' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_95)   --->   "%xor_ln64_417 = xor i1 %select_ln64_416, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 683 'xor' 'xor_ln64_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_95)   --->   "%or_ln64_321 = or i1 %tmp_1081, i1 %xor_ln64_417" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 684 'or' 'or_ln64_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln64_193 = sext i16 %input_113_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 685 'sext' 'sext_ln64_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (1.94ns)   --->   "%mul_ln64_113 = mul i32 %sext_ln64_193, i32 %sext_ln64_193" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 686 'mul' 'mul_ln64_113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_95)   --->   "%trunc_ln64_129 = trunc i16 %sum_610" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 687 'trunc' 'trunc_ln64_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_95)   --->   "%select_ln64_417 = select i1 %or_ln64_321, i15 32767, i15 %trunc_ln64_129" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 688 'select' 'select_ln64_417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_95 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_417, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 689 'bitconcatenate' 'shl_ln64_95' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln64_130 = trunc i32 %mul_ln64_113" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 690 'trunc' 'trunc_ln64_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.73ns)   --->   "%icmp_ln64_435 = icmp_ne  i11 %trunc_ln64_130, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 691 'icmp' 'icmp_ln64_435' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln64_204 = sext i16 %input_119_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 692 'sext' 'sext_ln64_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (1.94ns)   --->   "%mul_ln64_119 = mul i32 %sext_ln64_204, i32 %sext_ln64_204" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 693 'mul' 'mul_ln64_119' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node sum_611)   --->   "%sum_125 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_119, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 694 'partselect' 'sum_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node sum_611)   --->   "%tmp_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_119, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 695 'bitselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node sum_611)   --->   "%tmp_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_119, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 696 'bitselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln64_136 = trunc i32 %mul_ln64_119" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 697 'trunc' 'trunc_ln64_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.73ns)   --->   "%icmp_ln64_459 = icmp_ne  i11 %trunc_ln64_136, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 698 'icmp' 'icmp_ln64_459' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_101)   --->   "%tmp_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_119, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 699 'bitselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node sum_611)   --->   "%or_ln64_340 = or i1 %tmp_1121, i1 %icmp_ln64_459" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 700 'or' 'or_ln64_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node sum_611)   --->   "%and_ln64_748 = and i1 %or_ln64_340, i1 %tmp_1122" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 701 'and' 'and_ln64_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node sum_611)   --->   "%zext_ln64_119 = zext i1 %and_ln64_748" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 702 'zext' 'zext_ln64_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_611 = add i16 %sum_125, i16 %zext_ln64_119" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 703 'add' 'sum_611' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_611, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 704 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_101)   --->   "%xor_ln64_442 = xor i1 %tmp_1124, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 705 'xor' 'xor_ln64_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_101)   --->   "%and_ln64_749 = and i1 %tmp_1123, i1 %xor_ln64_442" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 706 'and' 'and_ln64_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_119, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 707 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.70ns)   --->   "%icmp_ln64_460 = icmp_eq  i4 %tmp_386, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 708 'icmp' 'icmp_ln64_460' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (0.70ns)   --->   "%icmp_ln64_461 = icmp_eq  i4 %tmp_386, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 709 'icmp' 'icmp_ln64_461' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_101)   --->   "%select_ln64_442 = select i1 %and_ln64_749, i1 %icmp_ln64_460, i1 %icmp_ln64_461" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 710 'select' 'select_ln64_442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_101)   --->   "%xor_ln64_443 = xor i1 %select_ln64_442, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 711 'xor' 'xor_ln64_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_101)   --->   "%or_ln64_341 = or i1 %tmp_1124, i1 %xor_ln64_443" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 712 'or' 'or_ln64_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln64_205 = sext i16 %input_120_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 713 'sext' 'sext_ln64_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (1.94ns)   --->   "%mul_ln64_120 = mul i32 %sext_ln64_205, i32 %sext_ln64_205" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 714 'mul' 'mul_ln64_120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_101)   --->   "%trunc_ln64_137 = trunc i16 %sum_611" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 715 'trunc' 'trunc_ln64_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_101)   --->   "%select_ln64_443 = select i1 %or_ln64_341, i15 32767, i15 %trunc_ln64_137" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 716 'select' 'select_ln64_443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_101 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_443, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 717 'bitconcatenate' 'shl_ln64_101' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln64_138 = trunc i32 %mul_ln64_120" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 718 'trunc' 'trunc_ln64_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.73ns)   --->   "%icmp_ln64_462 = icmp_ne  i11 %trunc_ln64_138, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 719 'icmp' 'icmp_ln64_462' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln64_216 = sext i16 %input_126_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 720 'sext' 'sext_ln64_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (1.94ns)   --->   "%mul_ln64_126 = mul i32 %sext_ln64_216, i32 %sext_ln64_216" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 721 'mul' 'mul_ln64_126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node sum_612)   --->   "%sum_132 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_126, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 722 'partselect' 'sum_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node sum_612)   --->   "%tmp_1164 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_126, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 723 'bitselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node sum_612)   --->   "%tmp_1165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_126, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 724 'bitselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln64_144 = trunc i32 %mul_ln64_126" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 725 'trunc' 'trunc_ln64_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.73ns)   --->   "%icmp_ln64_486 = icmp_ne  i11 %trunc_ln64_144, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 726 'icmp' 'icmp_ln64_486' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_107)   --->   "%tmp_1166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_126, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 727 'bitselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node sum_612)   --->   "%or_ln64_360 = or i1 %tmp_1164, i1 %icmp_ln64_486" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 728 'or' 'or_ln64_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node sum_612)   --->   "%and_ln64_792 = and i1 %or_ln64_360, i1 %tmp_1165" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 729 'and' 'and_ln64_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node sum_612)   --->   "%zext_ln64_126 = zext i1 %and_ln64_792" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 730 'zext' 'zext_ln64_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_612 = add i16 %sum_132, i16 %zext_ln64_126" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 731 'add' 'sum_612' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_612, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 732 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_107)   --->   "%xor_ln64_468 = xor i1 %tmp_1167, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 733 'xor' 'xor_ln64_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_107)   --->   "%and_ln64_793 = and i1 %tmp_1166, i1 %xor_ln64_468" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 734 'and' 'and_ln64_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_126, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 735 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.70ns)   --->   "%icmp_ln64_487 = icmp_eq  i4 %tmp_409, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 736 'icmp' 'icmp_ln64_487' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.70ns)   --->   "%icmp_ln64_488 = icmp_eq  i4 %tmp_409, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 737 'icmp' 'icmp_ln64_488' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_107)   --->   "%select_ln64_468 = select i1 %and_ln64_793, i1 %icmp_ln64_487, i1 %icmp_ln64_488" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 738 'select' 'select_ln64_468' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_107)   --->   "%xor_ln64_469 = xor i1 %select_ln64_468, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 739 'xor' 'xor_ln64_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_107)   --->   "%or_ln64_361 = or i1 %tmp_1167, i1 %xor_ln64_469" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 740 'or' 'or_ln64_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln64_217 = sext i16 %input_127_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 741 'sext' 'sext_ln64_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (1.94ns)   --->   "%mul_ln64_127 = mul i32 %sext_ln64_217, i32 %sext_ln64_217" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 742 'mul' 'mul_ln64_127' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_107)   --->   "%trunc_ln64_145 = trunc i16 %sum_612" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 743 'trunc' 'trunc_ln64_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_107)   --->   "%select_ln64_469 = select i1 %or_ln64_361, i15 32767, i15 %trunc_ln64_145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 744 'select' 'select_ln64_469' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_107 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_469, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 745 'bitconcatenate' 'shl_ln64_107' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln64_146 = trunc i32 %mul_ln64_127" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 746 'trunc' 'trunc_ln64_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.73ns)   --->   "%icmp_ln64_489 = icmp_ne  i11 %trunc_ln64_146, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 747 'icmp' 'icmp_ln64_489' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln64_228 = sext i16 %input_133_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 748 'sext' 'sext_ln64_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (1.94ns)   --->   "%mul_ln64_133 = mul i32 %sext_ln64_228, i32 %sext_ln64_228" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 749 'mul' 'mul_ln64_133' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node sum_613)   --->   "%sum_139 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_133, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 750 'partselect' 'sum_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node sum_613)   --->   "%tmp_1207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_133, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 751 'bitselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node sum_613)   --->   "%tmp_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_133, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 752 'bitselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln64_152 = trunc i32 %mul_ln64_133" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 753 'trunc' 'trunc_ln64_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.73ns)   --->   "%icmp_ln64_513 = icmp_ne  i11 %trunc_ln64_152, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 754 'icmp' 'icmp_ln64_513' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_113)   --->   "%tmp_1209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_133, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 755 'bitselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node sum_613)   --->   "%or_ln64_380 = or i1 %tmp_1207, i1 %icmp_ln64_513" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 756 'or' 'or_ln64_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node sum_613)   --->   "%and_ln64_836 = and i1 %or_ln64_380, i1 %tmp_1208" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 757 'and' 'and_ln64_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node sum_613)   --->   "%zext_ln64_133 = zext i1 %and_ln64_836" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 758 'zext' 'zext_ln64_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_613 = add i16 %sum_139, i16 %zext_ln64_133" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 759 'add' 'sum_613' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_613, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 760 'bitselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_113)   --->   "%xor_ln64_494 = xor i1 %tmp_1210, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 761 'xor' 'xor_ln64_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_113)   --->   "%and_ln64_837 = and i1 %tmp_1209, i1 %xor_ln64_494" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 762 'and' 'and_ln64_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_133, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 763 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.70ns)   --->   "%icmp_ln64_514 = icmp_eq  i4 %tmp_432, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 764 'icmp' 'icmp_ln64_514' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (0.70ns)   --->   "%icmp_ln64_515 = icmp_eq  i4 %tmp_432, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 765 'icmp' 'icmp_ln64_515' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_113)   --->   "%select_ln64_494 = select i1 %and_ln64_837, i1 %icmp_ln64_514, i1 %icmp_ln64_515" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 766 'select' 'select_ln64_494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_113)   --->   "%xor_ln64_495 = xor i1 %select_ln64_494, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 767 'xor' 'xor_ln64_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_113)   --->   "%or_ln64_381 = or i1 %tmp_1210, i1 %xor_ln64_495" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 768 'or' 'or_ln64_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln64_229 = sext i16 %input_134_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 769 'sext' 'sext_ln64_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (1.94ns)   --->   "%mul_ln64_134 = mul i32 %sext_ln64_229, i32 %sext_ln64_229" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 770 'mul' 'mul_ln64_134' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_113)   --->   "%trunc_ln64_153 = trunc i16 %sum_613" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 771 'trunc' 'trunc_ln64_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_113)   --->   "%select_ln64_495 = select i1 %or_ln64_381, i15 32767, i15 %trunc_ln64_153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 772 'select' 'select_ln64_495' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_113 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_495, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 773 'bitconcatenate' 'shl_ln64_113' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln64_154 = trunc i32 %mul_ln64_134" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 774 'trunc' 'trunc_ln64_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.73ns)   --->   "%icmp_ln64_516 = icmp_ne  i11 %trunc_ln64_154, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 775 'icmp' 'icmp_ln64_516' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln64_240 = sext i16 %input_140_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 776 'sext' 'sext_ln64_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (1.94ns)   --->   "%mul_ln64_140 = mul i32 %sext_ln64_240, i32 %sext_ln64_240" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 777 'mul' 'mul_ln64_140' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node sum_614)   --->   "%sum_146 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_140, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 778 'partselect' 'sum_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node sum_614)   --->   "%tmp_1250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_140, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 779 'bitselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node sum_614)   --->   "%tmp_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_140, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 780 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln64_160 = trunc i32 %mul_ln64_140" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 781 'trunc' 'trunc_ln64_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.73ns)   --->   "%icmp_ln64_540 = icmp_ne  i11 %trunc_ln64_160, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 782 'icmp' 'icmp_ln64_540' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_119)   --->   "%tmp_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_140, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 783 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node sum_614)   --->   "%or_ln64_400 = or i1 %tmp_1250, i1 %icmp_ln64_540" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 784 'or' 'or_ln64_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node sum_614)   --->   "%and_ln64_880 = and i1 %or_ln64_400, i1 %tmp_1251" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 785 'and' 'and_ln64_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node sum_614)   --->   "%zext_ln64_140 = zext i1 %and_ln64_880" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 786 'zext' 'zext_ln64_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_614 = add i16 %sum_146, i16 %zext_ln64_140" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 787 'add' 'sum_614' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_614, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 788 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_119)   --->   "%xor_ln64_520 = xor i1 %tmp_1253, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 789 'xor' 'xor_ln64_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_119)   --->   "%and_ln64_881 = and i1 %tmp_1252, i1 %xor_ln64_520" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 790 'and' 'and_ln64_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_140, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 791 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.70ns)   --->   "%icmp_ln64_541 = icmp_eq  i4 %tmp_455, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 792 'icmp' 'icmp_ln64_541' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (0.70ns)   --->   "%icmp_ln64_542 = icmp_eq  i4 %tmp_455, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 793 'icmp' 'icmp_ln64_542' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_119)   --->   "%select_ln64_520 = select i1 %and_ln64_881, i1 %icmp_ln64_541, i1 %icmp_ln64_542" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 794 'select' 'select_ln64_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_119)   --->   "%xor_ln64_521 = xor i1 %select_ln64_520, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 795 'xor' 'xor_ln64_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_119)   --->   "%or_ln64_401 = or i1 %tmp_1253, i1 %xor_ln64_521" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 796 'or' 'or_ln64_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln64_241 = sext i16 %input_141_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 797 'sext' 'sext_ln64_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (1.94ns)   --->   "%mul_ln64_141 = mul i32 %sext_ln64_241, i32 %sext_ln64_241" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 798 'mul' 'mul_ln64_141' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_119)   --->   "%trunc_ln64_161 = trunc i16 %sum_614" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 799 'trunc' 'trunc_ln64_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_119)   --->   "%select_ln64_521 = select i1 %or_ln64_401, i15 32767, i15 %trunc_ln64_161" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 800 'select' 'select_ln64_521' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 801 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_119 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_521, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 801 'bitconcatenate' 'shl_ln64_119' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln64_162 = trunc i32 %mul_ln64_141" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 802 'trunc' 'trunc_ln64_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.73ns)   --->   "%icmp_ln64_543 = icmp_ne  i11 %trunc_ln64_162, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 803 'icmp' 'icmp_ln64_543' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln64_252 = sext i16 %input_147_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 804 'sext' 'sext_ln64_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (1.94ns)   --->   "%mul_ln64_147 = mul i32 %sext_ln64_252, i32 %sext_ln64_252" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 805 'mul' 'mul_ln64_147' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node sum_615)   --->   "%sum_153 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_147, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 806 'partselect' 'sum_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node sum_615)   --->   "%tmp_1293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_147, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 807 'bitselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node sum_615)   --->   "%tmp_1294 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_147, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 808 'bitselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln64_168 = trunc i32 %mul_ln64_147" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 809 'trunc' 'trunc_ln64_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.73ns)   --->   "%icmp_ln64_567 = icmp_ne  i11 %trunc_ln64_168, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 810 'icmp' 'icmp_ln64_567' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_125)   --->   "%tmp_1295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_147, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 811 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node sum_615)   --->   "%or_ln64_420 = or i1 %tmp_1293, i1 %icmp_ln64_567" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 812 'or' 'or_ln64_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node sum_615)   --->   "%and_ln64_924 = and i1 %or_ln64_420, i1 %tmp_1294" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 813 'and' 'and_ln64_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node sum_615)   --->   "%zext_ln64_147 = zext i1 %and_ln64_924" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 814 'zext' 'zext_ln64_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_615 = add i16 %sum_153, i16 %zext_ln64_147" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 815 'add' 'sum_615' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_1296 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_615, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 816 'bitselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_125)   --->   "%xor_ln64_546 = xor i1 %tmp_1296, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 817 'xor' 'xor_ln64_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_125)   --->   "%and_ln64_925 = and i1 %tmp_1295, i1 %xor_ln64_546" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 818 'and' 'and_ln64_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_147, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 819 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.70ns)   --->   "%icmp_ln64_568 = icmp_eq  i4 %tmp_478, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 820 'icmp' 'icmp_ln64_568' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.70ns)   --->   "%icmp_ln64_569 = icmp_eq  i4 %tmp_478, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 821 'icmp' 'icmp_ln64_569' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_125)   --->   "%select_ln64_546 = select i1 %and_ln64_925, i1 %icmp_ln64_568, i1 %icmp_ln64_569" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 822 'select' 'select_ln64_546' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_125)   --->   "%xor_ln64_547 = xor i1 %select_ln64_546, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 823 'xor' 'xor_ln64_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_125)   --->   "%or_ln64_421 = or i1 %tmp_1296, i1 %xor_ln64_547" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 824 'or' 'or_ln64_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln64_253 = sext i16 %input_148_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 825 'sext' 'sext_ln64_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (1.94ns)   --->   "%mul_ln64_148 = mul i32 %sext_ln64_253, i32 %sext_ln64_253" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 826 'mul' 'mul_ln64_148' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_125)   --->   "%trunc_ln64_169 = trunc i16 %sum_615" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 827 'trunc' 'trunc_ln64_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_125)   --->   "%select_ln64_547 = select i1 %or_ln64_421, i15 32767, i15 %trunc_ln64_169" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 828 'select' 'select_ln64_547' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_125 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_547, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 829 'bitconcatenate' 'shl_ln64_125' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln64_170 = trunc i32 %mul_ln64_148" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 830 'trunc' 'trunc_ln64_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.73ns)   --->   "%icmp_ln64_570 = icmp_ne  i11 %trunc_ln64_170, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 831 'icmp' 'icmp_ln64_570' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln64_264 = sext i16 %input_154_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 832 'sext' 'sext_ln64_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (1.94ns)   --->   "%mul_ln64_154 = mul i32 %sext_ln64_264, i32 %sext_ln64_264" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 833 'mul' 'mul_ln64_154' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node sum_616)   --->   "%sum_160 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_154, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 834 'partselect' 'sum_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node sum_616)   --->   "%tmp_1336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_154, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 835 'bitselect' 'tmp_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node sum_616)   --->   "%tmp_1337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_154, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 836 'bitselect' 'tmp_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln64_176 = trunc i32 %mul_ln64_154" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 837 'trunc' 'trunc_ln64_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.73ns)   --->   "%icmp_ln64_594 = icmp_ne  i11 %trunc_ln64_176, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 838 'icmp' 'icmp_ln64_594' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_131)   --->   "%tmp_1338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_154, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 839 'bitselect' 'tmp_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node sum_616)   --->   "%or_ln64_440 = or i1 %tmp_1336, i1 %icmp_ln64_594" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 840 'or' 'or_ln64_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node sum_616)   --->   "%and_ln64_968 = and i1 %or_ln64_440, i1 %tmp_1337" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 841 'and' 'and_ln64_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node sum_616)   --->   "%zext_ln64_154 = zext i1 %and_ln64_968" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 842 'zext' 'zext_ln64_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_616 = add i16 %sum_160, i16 %zext_ln64_154" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 843 'add' 'sum_616' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_1339 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_616, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 844 'bitselect' 'tmp_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_131)   --->   "%xor_ln64_572 = xor i1 %tmp_1339, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 845 'xor' 'xor_ln64_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_131)   --->   "%and_ln64_969 = and i1 %tmp_1338, i1 %xor_ln64_572" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 846 'and' 'and_ln64_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_501 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_154, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 847 'partselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.70ns)   --->   "%icmp_ln64_595 = icmp_eq  i4 %tmp_501, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 848 'icmp' 'icmp_ln64_595' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.70ns)   --->   "%icmp_ln64_596 = icmp_eq  i4 %tmp_501, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 849 'icmp' 'icmp_ln64_596' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_131)   --->   "%select_ln64_572 = select i1 %and_ln64_969, i1 %icmp_ln64_595, i1 %icmp_ln64_596" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 850 'select' 'select_ln64_572' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_131)   --->   "%xor_ln64_573 = xor i1 %select_ln64_572, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 851 'xor' 'xor_ln64_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_131)   --->   "%or_ln64_441 = or i1 %tmp_1339, i1 %xor_ln64_573" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 852 'or' 'or_ln64_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln64_265 = sext i16 %input_155_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 853 'sext' 'sext_ln64_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (1.94ns)   --->   "%mul_ln64_155 = mul i32 %sext_ln64_265, i32 %sext_ln64_265" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 854 'mul' 'mul_ln64_155' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_131)   --->   "%trunc_ln64_177 = trunc i16 %sum_616" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 855 'trunc' 'trunc_ln64_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_131)   --->   "%select_ln64_573 = select i1 %or_ln64_441, i15 32767, i15 %trunc_ln64_177" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 856 'select' 'select_ln64_573' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_131 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_573, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 857 'bitconcatenate' 'shl_ln64_131' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln64_178 = trunc i32 %mul_ln64_155" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 858 'trunc' 'trunc_ln64_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.73ns)   --->   "%icmp_ln64_597 = icmp_ne  i11 %trunc_ln64_178, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 859 'icmp' 'icmp_ln64_597' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln64_276 = sext i16 %input_161_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 860 'sext' 'sext_ln64_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (1.94ns)   --->   "%mul_ln64_161 = mul i32 %sext_ln64_276, i32 %sext_ln64_276" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 861 'mul' 'mul_ln64_161' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node sum_617)   --->   "%sum_167 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_161, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 862 'partselect' 'sum_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node sum_617)   --->   "%tmp_1379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_161, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 863 'bitselect' 'tmp_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node sum_617)   --->   "%tmp_1380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_161, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 864 'bitselect' 'tmp_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln64_184 = trunc i32 %mul_ln64_161" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 865 'trunc' 'trunc_ln64_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.73ns)   --->   "%icmp_ln64_621 = icmp_ne  i11 %trunc_ln64_184, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 866 'icmp' 'icmp_ln64_621' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_137)   --->   "%tmp_1381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_161, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 867 'bitselect' 'tmp_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node sum_617)   --->   "%or_ln64_460 = or i1 %tmp_1379, i1 %icmp_ln64_621" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 868 'or' 'or_ln64_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node sum_617)   --->   "%and_ln64_1012 = and i1 %or_ln64_460, i1 %tmp_1380" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 869 'and' 'and_ln64_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node sum_617)   --->   "%zext_ln64_161 = zext i1 %and_ln64_1012" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 870 'zext' 'zext_ln64_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_617 = add i16 %sum_167, i16 %zext_ln64_161" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 871 'add' 'sum_617' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_1382 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_617, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 872 'bitselect' 'tmp_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_137)   --->   "%xor_ln64_598 = xor i1 %tmp_1382, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 873 'xor' 'xor_ln64_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_137)   --->   "%and_ln64_1013 = and i1 %tmp_1381, i1 %xor_ln64_598" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 874 'and' 'and_ln64_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_524 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_161, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 875 'partselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.70ns)   --->   "%icmp_ln64_622 = icmp_eq  i4 %tmp_524, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 876 'icmp' 'icmp_ln64_622' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 877 [1/1] (0.70ns)   --->   "%icmp_ln64_623 = icmp_eq  i4 %tmp_524, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 877 'icmp' 'icmp_ln64_623' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_137)   --->   "%select_ln64_598 = select i1 %and_ln64_1013, i1 %icmp_ln64_622, i1 %icmp_ln64_623" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 878 'select' 'select_ln64_598' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_137)   --->   "%xor_ln64_599 = xor i1 %select_ln64_598, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 879 'xor' 'xor_ln64_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_137)   --->   "%or_ln64_461 = or i1 %tmp_1382, i1 %xor_ln64_599" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 880 'or' 'or_ln64_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln64_277 = sext i16 %input_162_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 881 'sext' 'sext_ln64_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (1.94ns)   --->   "%mul_ln64_162 = mul i32 %sext_ln64_277, i32 %sext_ln64_277" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 882 'mul' 'mul_ln64_162' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_137)   --->   "%trunc_ln64_185 = trunc i16 %sum_617" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 883 'trunc' 'trunc_ln64_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_137)   --->   "%select_ln64_599 = select i1 %or_ln64_461, i15 32767, i15 %trunc_ln64_185" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 884 'select' 'select_ln64_599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 885 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_137 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_599, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 885 'bitconcatenate' 'shl_ln64_137' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln64_186 = trunc i32 %mul_ln64_162" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 886 'trunc' 'trunc_ln64_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.73ns)   --->   "%icmp_ln64_624 = icmp_ne  i11 %trunc_ln64_186, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 887 'icmp' 'icmp_ln64_624' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln64_288 = sext i16 %input_168_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 888 'sext' 'sext_ln64_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (1.94ns)   --->   "%mul_ln64_168 = mul i32 %sext_ln64_288, i32 %sext_ln64_288" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 889 'mul' 'mul_ln64_168' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node sum_618)   --->   "%sum_174 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_168, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 890 'partselect' 'sum_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node sum_618)   --->   "%tmp_1422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_168, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 891 'bitselect' 'tmp_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node sum_618)   --->   "%tmp_1423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_168, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 892 'bitselect' 'tmp_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln64_192 = trunc i32 %mul_ln64_168" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 893 'trunc' 'trunc_ln64_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.73ns)   --->   "%icmp_ln64_648 = icmp_ne  i11 %trunc_ln64_192, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 894 'icmp' 'icmp_ln64_648' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_143)   --->   "%tmp_1424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_168, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 895 'bitselect' 'tmp_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node sum_618)   --->   "%or_ln64_480 = or i1 %tmp_1422, i1 %icmp_ln64_648" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 896 'or' 'or_ln64_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node sum_618)   --->   "%and_ln64_1056 = and i1 %or_ln64_480, i1 %tmp_1423" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 897 'and' 'and_ln64_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node sum_618)   --->   "%zext_ln64_168 = zext i1 %and_ln64_1056" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 898 'zext' 'zext_ln64_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_618 = add i16 %sum_174, i16 %zext_ln64_168" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 899 'add' 'sum_618' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_1425 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_618, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 900 'bitselect' 'tmp_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_143)   --->   "%xor_ln64_624 = xor i1 %tmp_1425, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 901 'xor' 'xor_ln64_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_143)   --->   "%and_ln64_1057 = and i1 %tmp_1424, i1 %xor_ln64_624" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 902 'and' 'and_ln64_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_168, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 903 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.70ns)   --->   "%icmp_ln64_649 = icmp_eq  i4 %tmp_547, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 904 'icmp' 'icmp_ln64_649' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 905 [1/1] (0.70ns)   --->   "%icmp_ln64_650 = icmp_eq  i4 %tmp_547, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 905 'icmp' 'icmp_ln64_650' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_143)   --->   "%select_ln64_624 = select i1 %and_ln64_1057, i1 %icmp_ln64_649, i1 %icmp_ln64_650" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 906 'select' 'select_ln64_624' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_143)   --->   "%xor_ln64_625 = xor i1 %select_ln64_624, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 907 'xor' 'xor_ln64_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_143)   --->   "%or_ln64_481 = or i1 %tmp_1425, i1 %xor_ln64_625" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 908 'or' 'or_ln64_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln64_289 = sext i16 %input_169_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 909 'sext' 'sext_ln64_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (1.94ns)   --->   "%mul_ln64_169 = mul i32 %sext_ln64_289, i32 %sext_ln64_289" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 910 'mul' 'mul_ln64_169' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_143)   --->   "%trunc_ln64_193 = trunc i16 %sum_618" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 911 'trunc' 'trunc_ln64_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_143)   --->   "%select_ln64_625 = select i1 %or_ln64_481, i15 32767, i15 %trunc_ln64_193" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 912 'select' 'select_ln64_625' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 913 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_143 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_625, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 913 'bitconcatenate' 'shl_ln64_143' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln64_194 = trunc i32 %mul_ln64_169" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 914 'trunc' 'trunc_ln64_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.73ns)   --->   "%icmp_ln64_651 = icmp_ne  i11 %trunc_ln64_194, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 915 'icmp' 'icmp_ln64_651' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln64_300 = sext i16 %input_175_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 916 'sext' 'sext_ln64_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (1.94ns)   --->   "%mul_ln64_175 = mul i32 %sext_ln64_300, i32 %sext_ln64_300" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 917 'mul' 'mul_ln64_175' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node sum_619)   --->   "%sum_181 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_175, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 918 'partselect' 'sum_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node sum_619)   --->   "%tmp_1465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_175, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 919 'bitselect' 'tmp_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node sum_619)   --->   "%tmp_1466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_175, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 920 'bitselect' 'tmp_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln64_200 = trunc i32 %mul_ln64_175" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 921 'trunc' 'trunc_ln64_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.73ns)   --->   "%icmp_ln64_675 = icmp_ne  i11 %trunc_ln64_200, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 922 'icmp' 'icmp_ln64_675' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_149)   --->   "%tmp_1467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_175, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 923 'bitselect' 'tmp_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node sum_619)   --->   "%or_ln64_500 = or i1 %tmp_1465, i1 %icmp_ln64_675" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 924 'or' 'or_ln64_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node sum_619)   --->   "%and_ln64_1100 = and i1 %or_ln64_500, i1 %tmp_1466" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 925 'and' 'and_ln64_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node sum_619)   --->   "%zext_ln64_175 = zext i1 %and_ln64_1100" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 926 'zext' 'zext_ln64_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_619 = add i16 %sum_181, i16 %zext_ln64_175" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 927 'add' 'sum_619' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_1468 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_619, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 928 'bitselect' 'tmp_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_149)   --->   "%xor_ln64_650 = xor i1 %tmp_1468, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 929 'xor' 'xor_ln64_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_149)   --->   "%and_ln64_1101 = and i1 %tmp_1467, i1 %xor_ln64_650" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 930 'and' 'and_ln64_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_570 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_175, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 931 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.70ns)   --->   "%icmp_ln64_676 = icmp_eq  i4 %tmp_570, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 932 'icmp' 'icmp_ln64_676' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 933 [1/1] (0.70ns)   --->   "%icmp_ln64_677 = icmp_eq  i4 %tmp_570, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 933 'icmp' 'icmp_ln64_677' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_149)   --->   "%select_ln64_650 = select i1 %and_ln64_1101, i1 %icmp_ln64_676, i1 %icmp_ln64_677" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 934 'select' 'select_ln64_650' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_149)   --->   "%xor_ln64_651 = xor i1 %select_ln64_650, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 935 'xor' 'xor_ln64_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_149)   --->   "%or_ln64_501 = or i1 %tmp_1468, i1 %xor_ln64_651" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 936 'or' 'or_ln64_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln64_301 = sext i16 %input_176_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 937 'sext' 'sext_ln64_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (1.94ns)   --->   "%mul_ln64_176 = mul i32 %sext_ln64_301, i32 %sext_ln64_301" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 938 'mul' 'mul_ln64_176' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_149)   --->   "%trunc_ln64_201 = trunc i16 %sum_619" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 939 'trunc' 'trunc_ln64_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_149)   --->   "%select_ln64_651 = select i1 %or_ln64_501, i15 32767, i15 %trunc_ln64_201" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 940 'select' 'select_ln64_651' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 941 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_149 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_651, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 941 'bitconcatenate' 'shl_ln64_149' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln64_202 = trunc i32 %mul_ln64_176" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 942 'trunc' 'trunc_ln64_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.73ns)   --->   "%icmp_ln64_678 = icmp_ne  i11 %trunc_ln64_202, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 943 'icmp' 'icmp_ln64_678' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln64_312 = sext i16 %input_182_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 944 'sext' 'sext_ln64_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (1.94ns)   --->   "%mul_ln64_182 = mul i32 %sext_ln64_312, i32 %sext_ln64_312" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 945 'mul' 'mul_ln64_182' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node sum_620)   --->   "%sum_188 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_182, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 946 'partselect' 'sum_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node sum_620)   --->   "%tmp_1508 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_182, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 947 'bitselect' 'tmp_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node sum_620)   --->   "%tmp_1509 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_182, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 948 'bitselect' 'tmp_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln64_208 = trunc i32 %mul_ln64_182" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 949 'trunc' 'trunc_ln64_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.73ns)   --->   "%icmp_ln64_702 = icmp_ne  i11 %trunc_ln64_208, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 950 'icmp' 'icmp_ln64_702' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_155)   --->   "%tmp_1510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_182, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 951 'bitselect' 'tmp_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node sum_620)   --->   "%or_ln64_520 = or i1 %tmp_1508, i1 %icmp_ln64_702" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 952 'or' 'or_ln64_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node sum_620)   --->   "%and_ln64_1144 = and i1 %or_ln64_520, i1 %tmp_1509" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 953 'and' 'and_ln64_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node sum_620)   --->   "%zext_ln64_182 = zext i1 %and_ln64_1144" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 954 'zext' 'zext_ln64_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_620 = add i16 %sum_188, i16 %zext_ln64_182" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 955 'add' 'sum_620' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_1511 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_620, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 956 'bitselect' 'tmp_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_155)   --->   "%xor_ln64_676 = xor i1 %tmp_1511, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 957 'xor' 'xor_ln64_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_155)   --->   "%and_ln64_1145 = and i1 %tmp_1510, i1 %xor_ln64_676" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 958 'and' 'and_ln64_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_593 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_182, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 959 'partselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.70ns)   --->   "%icmp_ln64_703 = icmp_eq  i4 %tmp_593, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 960 'icmp' 'icmp_ln64_703' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [1/1] (0.70ns)   --->   "%icmp_ln64_704 = icmp_eq  i4 %tmp_593, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 961 'icmp' 'icmp_ln64_704' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_155)   --->   "%select_ln64_676 = select i1 %and_ln64_1145, i1 %icmp_ln64_703, i1 %icmp_ln64_704" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 962 'select' 'select_ln64_676' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_155)   --->   "%xor_ln64_677 = xor i1 %select_ln64_676, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 963 'xor' 'xor_ln64_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_155)   --->   "%or_ln64_521 = or i1 %tmp_1511, i1 %xor_ln64_677" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 964 'or' 'or_ln64_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln64_313 = sext i16 %input_183_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 965 'sext' 'sext_ln64_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (1.94ns)   --->   "%mul_ln64_183 = mul i32 %sext_ln64_313, i32 %sext_ln64_313" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 966 'mul' 'mul_ln64_183' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_155)   --->   "%trunc_ln64_209 = trunc i16 %sum_620" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 967 'trunc' 'trunc_ln64_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_155)   --->   "%select_ln64_677 = select i1 %or_ln64_521, i15 32767, i15 %trunc_ln64_209" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 968 'select' 'select_ln64_677' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 969 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_155 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_677, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 969 'bitconcatenate' 'shl_ln64_155' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln64_210 = trunc i32 %mul_ln64_183" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 970 'trunc' 'trunc_ln64_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.73ns)   --->   "%icmp_ln64_705 = icmp_ne  i11 %trunc_ln64_210, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 971 'icmp' 'icmp_ln64_705' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln64_324 = sext i16 %input_189_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 972 'sext' 'sext_ln64_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (1.94ns)   --->   "%mul_ln64_189 = mul i32 %sext_ln64_324, i32 %sext_ln64_324" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 973 'mul' 'mul_ln64_189' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node sum_621)   --->   "%sum_195 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_189, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 974 'partselect' 'sum_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node sum_621)   --->   "%tmp_1551 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_189, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 975 'bitselect' 'tmp_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node sum_621)   --->   "%tmp_1552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_189, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 976 'bitselect' 'tmp_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln64_216 = trunc i32 %mul_ln64_189" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 977 'trunc' 'trunc_ln64_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.73ns)   --->   "%icmp_ln64_729 = icmp_ne  i11 %trunc_ln64_216, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 978 'icmp' 'icmp_ln64_729' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_161)   --->   "%tmp_1553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_189, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 979 'bitselect' 'tmp_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node sum_621)   --->   "%or_ln64_540 = or i1 %tmp_1551, i1 %icmp_ln64_729" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 980 'or' 'or_ln64_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node sum_621)   --->   "%and_ln64_1188 = and i1 %or_ln64_540, i1 %tmp_1552" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 981 'and' 'and_ln64_1188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node sum_621)   --->   "%zext_ln64_189 = zext i1 %and_ln64_1188" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 982 'zext' 'zext_ln64_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_621 = add i16 %sum_195, i16 %zext_ln64_189" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 983 'add' 'sum_621' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_1554 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_621, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 984 'bitselect' 'tmp_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_161)   --->   "%xor_ln64_702 = xor i1 %tmp_1554, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 985 'xor' 'xor_ln64_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_161)   --->   "%and_ln64_1189 = and i1 %tmp_1553, i1 %xor_ln64_702" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 986 'and' 'and_ln64_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_616 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_189, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 987 'partselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.70ns)   --->   "%icmp_ln64_730 = icmp_eq  i4 %tmp_616, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 988 'icmp' 'icmp_ln64_730' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 989 [1/1] (0.70ns)   --->   "%icmp_ln64_731 = icmp_eq  i4 %tmp_616, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 989 'icmp' 'icmp_ln64_731' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_161)   --->   "%select_ln64_702 = select i1 %and_ln64_1189, i1 %icmp_ln64_730, i1 %icmp_ln64_731" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 990 'select' 'select_ln64_702' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_161)   --->   "%xor_ln64_703 = xor i1 %select_ln64_702, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 991 'xor' 'xor_ln64_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_161)   --->   "%or_ln64_541 = or i1 %tmp_1554, i1 %xor_ln64_703" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 992 'or' 'or_ln64_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln64_325 = sext i16 %input_190_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 993 'sext' 'sext_ln64_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (1.94ns)   --->   "%mul_ln64_190 = mul i32 %sext_ln64_325, i32 %sext_ln64_325" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 994 'mul' 'mul_ln64_190' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_161)   --->   "%trunc_ln64_217 = trunc i16 %sum_621" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 995 'trunc' 'trunc_ln64_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_161)   --->   "%select_ln64_703 = select i1 %or_ln64_541, i15 32767, i15 %trunc_ln64_217" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 996 'select' 'select_ln64_703' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_161 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_703, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 997 'bitconcatenate' 'shl_ln64_161' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln64_218 = trunc i32 %mul_ln64_190" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 998 'trunc' 'trunc_ln64_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.73ns)   --->   "%icmp_ln64_732 = icmp_ne  i11 %trunc_ln64_218, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 999 'icmp' 'icmp_ln64_732' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln64_336 = sext i16 %input_196_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1000 'sext' 'sext_ln64_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (1.94ns)   --->   "%mul_ln64_196 = mul i32 %sext_ln64_336, i32 %sext_ln64_336" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1001 'mul' 'mul_ln64_196' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node sum_622)   --->   "%sum_202 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_196, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1002 'partselect' 'sum_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node sum_622)   --->   "%tmp_1594 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_196, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1003 'bitselect' 'tmp_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node sum_622)   --->   "%tmp_1595 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_196, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1004 'bitselect' 'tmp_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln64_224 = trunc i32 %mul_ln64_196" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1005 'trunc' 'trunc_ln64_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.73ns)   --->   "%icmp_ln64_756 = icmp_ne  i11 %trunc_ln64_224, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1006 'icmp' 'icmp_ln64_756' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_167)   --->   "%tmp_1596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_196, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1007 'bitselect' 'tmp_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node sum_622)   --->   "%or_ln64_560 = or i1 %tmp_1594, i1 %icmp_ln64_756" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1008 'or' 'or_ln64_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node sum_622)   --->   "%and_ln64_1232 = and i1 %or_ln64_560, i1 %tmp_1595" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1009 'and' 'and_ln64_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node sum_622)   --->   "%zext_ln64_196 = zext i1 %and_ln64_1232" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1010 'zext' 'zext_ln64_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_622 = add i16 %sum_202, i16 %zext_ln64_196" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1011 'add' 'sum_622' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_1597 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_622, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1012 'bitselect' 'tmp_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_167)   --->   "%xor_ln64_728 = xor i1 %tmp_1597, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1013 'xor' 'xor_ln64_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_167)   --->   "%and_ln64_1233 = and i1 %tmp_1596, i1 %xor_ln64_728" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1014 'and' 'and_ln64_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_639 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_196, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1015 'partselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.70ns)   --->   "%icmp_ln64_757 = icmp_eq  i4 %tmp_639, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1016 'icmp' 'icmp_ln64_757' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1017 [1/1] (0.70ns)   --->   "%icmp_ln64_758 = icmp_eq  i4 %tmp_639, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1017 'icmp' 'icmp_ln64_758' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_167)   --->   "%select_ln64_728 = select i1 %and_ln64_1233, i1 %icmp_ln64_757, i1 %icmp_ln64_758" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1018 'select' 'select_ln64_728' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_167)   --->   "%xor_ln64_729 = xor i1 %select_ln64_728, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1019 'xor' 'xor_ln64_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_167)   --->   "%or_ln64_561 = or i1 %tmp_1597, i1 %xor_ln64_729" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1020 'or' 'or_ln64_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln64_337 = sext i16 %input_197_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1021 'sext' 'sext_ln64_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (1.94ns)   --->   "%mul_ln64_197 = mul i32 %sext_ln64_337, i32 %sext_ln64_337" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1022 'mul' 'mul_ln64_197' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_167)   --->   "%trunc_ln64_225 = trunc i16 %sum_622" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1023 'trunc' 'trunc_ln64_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_167)   --->   "%select_ln64_729 = select i1 %or_ln64_561, i15 32767, i15 %trunc_ln64_225" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1024 'select' 'select_ln64_729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_167 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_729, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1025 'bitconcatenate' 'shl_ln64_167' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln64_226 = trunc i32 %mul_ln64_197" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1026 'trunc' 'trunc_ln64_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.73ns)   --->   "%icmp_ln64_759 = icmp_ne  i11 %trunc_ln64_226, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1027 'icmp' 'icmp_ln64_759' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln64_348 = sext i16 %input_203_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1028 'sext' 'sext_ln64_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (1.94ns)   --->   "%mul_ln64_203 = mul i32 %sext_ln64_348, i32 %sext_ln64_348" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1029 'mul' 'mul_ln64_203' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node sum_623)   --->   "%sum_209 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln64_203, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1030 'partselect' 'sum_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node sum_623)   --->   "%tmp_1637 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_203, i32 12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1031 'bitselect' 'tmp_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node sum_623)   --->   "%tmp_1638 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_203, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1032 'bitselect' 'tmp_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln64_232 = trunc i32 %mul_ln64_203" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1033 'trunc' 'trunc_ln64_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.73ns)   --->   "%icmp_ln64_783 = icmp_ne  i11 %trunc_ln64_232, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1034 'icmp' 'icmp_ln64_783' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_173)   --->   "%tmp_1639 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln64_203, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1035 'bitselect' 'tmp_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node sum_623)   --->   "%or_ln64_580 = or i1 %tmp_1637, i1 %icmp_ln64_783" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1036 'or' 'or_ln64_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node sum_623)   --->   "%and_ln64_1276 = and i1 %or_ln64_580, i1 %tmp_1638" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1037 'and' 'and_ln64_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node sum_623)   --->   "%zext_ln64_203 = zext i1 %and_ln64_1276" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1038 'zext' 'zext_ln64_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_623 = add i16 %sum_209, i16 %zext_ln64_203" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1039 'add' 'sum_623' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_1640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_623, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1040 'bitselect' 'tmp_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_173)   --->   "%xor_ln64_754 = xor i1 %tmp_1640, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1041 'xor' 'xor_ln64_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_173)   --->   "%and_ln64_1277 = and i1 %tmp_1639, i1 %xor_ln64_754" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1042 'and' 'and_ln64_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_662 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln64_203, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1043 'partselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.70ns)   --->   "%icmp_ln64_784 = icmp_eq  i4 %tmp_662, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1044 'icmp' 'icmp_ln64_784' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.70ns)   --->   "%icmp_ln64_785 = icmp_eq  i4 %tmp_662, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1045 'icmp' 'icmp_ln64_785' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_173)   --->   "%select_ln64_754 = select i1 %and_ln64_1277, i1 %icmp_ln64_784, i1 %icmp_ln64_785" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1046 'select' 'select_ln64_754' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_173)   --->   "%xor_ln64_755 = xor i1 %select_ln64_754, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1047 'xor' 'xor_ln64_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_173)   --->   "%or_ln64_581 = or i1 %tmp_1640, i1 %xor_ln64_755" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1048 'or' 'or_ln64_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln64_349 = sext i16 %input_204_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1049 'sext' 'sext_ln64_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (1.94ns)   --->   "%mul_ln64_204 = mul i32 %sext_ln64_349, i32 %sext_ln64_349" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1050 'mul' 'mul_ln64_204' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_173)   --->   "%trunc_ln64_233 = trunc i16 %sum_623" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1051 'trunc' 'trunc_ln64_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node shl_ln64_173)   --->   "%select_ln64_755 = select i1 %or_ln64_581, i15 32767, i15 %trunc_ln64_233" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1052 'select' 'select_ln64_755' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (0.29ns) (out node of the LUT)   --->   "%shl_ln64_173 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i15.i12, i15 %select_ln64_755, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1053 'bitconcatenate' 'shl_ln64_173' <Predicate = true> <Delay = 0.29>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln64_234 = trunc i32 %mul_ln64_204" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1054 'trunc' 'trunc_ln64_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.73ns)   --->   "%icmp_ln64_786 = icmp_ne  i11 %trunc_ln64_234, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1055 'icmp' 'icmp_ln64_786' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node add_ln64)   --->   "%zext_ln64_210 = zext i27 %shl_ln" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1056 'zext' 'zext_ln64_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64 = add i32 %zext_ln64_210, i32 %mul_ln64_1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1057 'add' 'add_ln64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1058 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%sum_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1059 'partselect' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1060 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1061 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_3)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1062 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%or_ln64_2 = or i1 %tmp_16, i1 %icmp_ln64_3" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1063 'or' 'or_ln64_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%and_ln64_2 = and i1 %or_ln64_2, i1 %tmp_19" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1064 'and' 'and_ln64_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%zext_ln64_1 = zext i1 %and_ln64_2" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1065 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_3 = add i16 %sum_2, i16 %zext_ln64_1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1066 'add' 'sum_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1067 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_3)   --->   "%xor_ln64_2 = xor i1 %tmp_21, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1068 'xor' 'xor_ln64_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_3 = and i1 %tmp_20, i1 %xor_ln64_2" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1069 'and' 'and_ln64_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1070 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (0.57ns)   --->   "%icmp_ln64_4 = icmp_eq  i3 %tmp_2, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1071 'icmp' 'icmp_ln64_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1072 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (0.70ns)   --->   "%icmp_ln64_5 = icmp_eq  i4 %tmp_3, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1073 'icmp' 'icmp_ln64_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.70ns)   --->   "%icmp_ln64_6 = icmp_eq  i4 %tmp_3, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1074 'icmp' 'icmp_ln64_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_6)   --->   "%select_ln64_2 = select i1 %and_ln64_3, i1 %icmp_ln64_5, i1 %icmp_ln64_6" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1075 'select' 'select_ln64_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_7)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1076 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_7)   --->   "%xor_ln64_780 = xor i1 %tmp_22, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1077 'xor' 'xor_ln64_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_7)   --->   "%and_ln64_4 = and i1 %icmp_ln64_4, i1 %xor_ln64_780" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1078 'and' 'and_ln64_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_7)   --->   "%select_ln64_3 = select i1 %and_ln64_3, i1 %and_ln64_4, i1 %icmp_ln64_5" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1079 'select' 'select_ln64_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_4)   --->   "%and_ln64_5 = and i1 %and_ln64_3, i1 %icmp_ln64_5" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1080 'and' 'and_ln64_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_6)   --->   "%xor_ln64_3 = xor i1 %select_ln64_2, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1081 'xor' 'xor_ln64_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_6)   --->   "%or_ln64_3 = or i1 %tmp_21, i1 %xor_ln64_3" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1082 'or' 'or_ln64_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_6)   --->   "%xor_ln64_4 = xor i1 %tmp_13, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1083 'xor' 'xor_ln64_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_6 = and i1 %or_ln64_3, i1 %xor_ln64_4" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1084 'and' 'and_ln64_6' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_7 = and i1 %tmp_21, i1 %select_ln64_3" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1085 'and' 'and_ln64_7' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_4)   --->   "%or_ln64_600 = or i1 %and_ln64_5, i1 %and_ln64_7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1086 'or' 'or_ln64_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_4)   --->   "%xor_ln64_5 = xor i1 %or_ln64_600, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1087 'xor' 'xor_ln64_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_4)   --->   "%and_ln64_8 = and i1 %tmp_13, i1 %xor_ln64_5" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1088 'and' 'and_ln64_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_4 = or i1 %and_ln64_6, i1 %and_ln64_8" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1089 'or' 'or_ln64_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln64_2 = sext i16 %input_2_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1090 'sext' 'sext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [1/1] (1.94ns)   --->   "%mul_ln64_2 = mul i32 %sext_ln64_2, i32 %sext_ln64_2" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1091 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_2)   --->   "%select_ln64_4 = select i1 %and_ln64_6, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1092 'select' 'select_ln64_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_2)   --->   "%select_ln64_5 = select i1 %or_ln64_4, i16 %select_ln64_4, i16 %sum_3" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1093 'select' 'select_ln64_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_2)   --->   "%shl_ln64_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_5, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1094 'bitconcatenate' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_2)   --->   "%sext_ln64_3 = sext i28 %shl_ln64_1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1095 'sext' 'sext_ln64_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_2 = add i32 %sext_ln64_3, i32 %mul_ln64_2" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1096 'add' 'add_ln64_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_2, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1097 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%sum_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_2, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1098 'partselect' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_2, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1099 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_2, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1100 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln64_3 = trunc i32 %mul_ln64_2" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1101 'trunc' 'trunc_ln64_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.73ns)   --->   "%icmp_ln64_7 = icmp_ne  i11 %trunc_ln64_3, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1102 'icmp' 'icmp_ln64_7' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_10)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_2, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1103 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%or_ln64_5 = or i1 %tmp_27, i1 %icmp_ln64_7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1104 'or' 'or_ln64_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%and_ln64_9 = and i1 %or_ln64_5, i1 %tmp_30" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1105 'and' 'and_ln64_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%zext_ln64_2 = zext i1 %and_ln64_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1106 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_5 = add i16 %sum_4, i16 %zext_ln64_2" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1107 'add' 'sum_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_5, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1108 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_10)   --->   "%xor_ln64_6 = xor i1 %tmp_36, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1109 'xor' 'xor_ln64_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1110 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_10 = and i1 %tmp_33, i1 %xor_ln64_6" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1110 'and' 'and_ln64_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_2, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1111 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.57ns)   --->   "%icmp_ln64_8 = icmp_eq  i3 %tmp_5, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1112 'icmp' 'icmp_ln64_8' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_2, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1113 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.70ns)   --->   "%icmp_ln64_9 = icmp_eq  i4 %tmp_6, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1114 'icmp' 'icmp_ln64_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.70ns)   --->   "%icmp_ln64_10 = icmp_eq  i4 %tmp_6, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1115 'icmp' 'icmp_ln64_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_13)   --->   "%select_ln64_6 = select i1 %and_ln64_10, i1 %icmp_ln64_9, i1 %icmp_ln64_10" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1116 'select' 'select_ln64_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_14)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_2, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1117 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_14)   --->   "%xor_ln64_781 = xor i1 %tmp_39, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1118 'xor' 'xor_ln64_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_14)   --->   "%and_ln64_11 = and i1 %icmp_ln64_8, i1 %xor_ln64_781" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1119 'and' 'and_ln64_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_14)   --->   "%select_ln64_7 = select i1 %and_ln64_10, i1 %and_ln64_11, i1 %icmp_ln64_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1120 'select' 'select_ln64_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_7)   --->   "%and_ln64_12 = and i1 %and_ln64_10, i1 %icmp_ln64_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1121 'and' 'and_ln64_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_13)   --->   "%xor_ln64_7 = xor i1 %select_ln64_6, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1122 'xor' 'xor_ln64_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_13)   --->   "%or_ln64_6 = or i1 %tmp_36, i1 %xor_ln64_7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1123 'or' 'or_ln64_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_13)   --->   "%xor_ln64_8 = xor i1 %tmp_24, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1124 'xor' 'xor_ln64_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_13 = and i1 %or_ln64_6, i1 %xor_ln64_8" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1125 'and' 'and_ln64_13' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_14 = and i1 %tmp_36, i1 %select_ln64_7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1126 'and' 'and_ln64_14' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_7)   --->   "%or_ln64_601 = or i1 %and_ln64_12, i1 %and_ln64_14" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1127 'or' 'or_ln64_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_7)   --->   "%xor_ln64_9 = xor i1 %or_ln64_601, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1128 'xor' 'xor_ln64_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_7)   --->   "%and_ln64_15 = and i1 %tmp_24, i1 %xor_ln64_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1129 'and' 'and_ln64_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1130 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_7 = or i1 %and_ln64_13, i1 %and_ln64_15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1130 'or' 'or_ln64_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln64_4 = sext i16 %input_3_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1131 'sext' 'sext_ln64_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (1.94ns)   --->   "%mul_ln64_3 = mul i32 %sext_ln64_4, i32 %sext_ln64_4" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1132 'mul' 'mul_ln64_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln64_4 = trunc i32 %mul_ln64_3" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1133 'trunc' 'trunc_ln64_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.73ns)   --->   "%icmp_ln64_11 = icmp_ne  i11 %trunc_ln64_4, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1134 'icmp' 'icmp_ln64_11' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_13)   --->   "%zext_ln64_211 = zext i27 %shl_ln64_6" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1135 'zext' 'zext_ln64_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_13 = add i32 %zext_ln64_211, i32 %mul_ln64_8" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1136 'add' 'add_ln64_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_13, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1137 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%sum_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_13, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1138 'partselect' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_13, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1139 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_13, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1140 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_47)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_13, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1141 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%or_ln64_22 = or i1 %tmp_113, i1 %icmp_ln64_30" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1142 'or' 'or_ln64_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%and_ln64_46 = and i1 %or_ln64_22, i1 %tmp_114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1143 'and' 'and_ln64_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%zext_ln64_8 = zext i1 %and_ln64_46" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1144 'zext' 'zext_ln64_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_420 = add i16 %sum_14, i16 %zext_ln64_8" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1145 'add' 'sum_420' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_420, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1146 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_47)   --->   "%xor_ln64_28 = xor i1 %tmp_119, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1147 'xor' 'xor_ln64_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_47 = and i1 %tmp_116, i1 %xor_ln64_28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1148 'and' 'and_ln64_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_13, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1149 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.57ns)   --->   "%icmp_ln64_31 = icmp_eq  i3 %tmp_23, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1150 'icmp' 'icmp_ln64_31' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_13, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1151 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.70ns)   --->   "%icmp_ln64_32 = icmp_eq  i4 %tmp_25, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1152 'icmp' 'icmp_ln64_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.70ns)   --->   "%icmp_ln64_33 = icmp_eq  i4 %tmp_25, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1153 'icmp' 'icmp_ln64_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_50)   --->   "%select_ln64_28 = select i1 %and_ln64_47, i1 %icmp_ln64_32, i1 %icmp_ln64_33" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1154 'select' 'select_ln64_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_51)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_13, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1155 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_51)   --->   "%xor_ln64_786 = xor i1 %tmp_122, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1156 'xor' 'xor_ln64_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_51)   --->   "%and_ln64_48 = and i1 %icmp_ln64_31, i1 %xor_ln64_786" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1157 'and' 'and_ln64_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_51)   --->   "%select_ln64_29 = select i1 %and_ln64_47, i1 %and_ln64_48, i1 %icmp_ln64_32" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1158 'select' 'select_ln64_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_24)   --->   "%and_ln64_49 = and i1 %and_ln64_47, i1 %icmp_ln64_32" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1159 'and' 'and_ln64_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_50)   --->   "%xor_ln64_29 = xor i1 %select_ln64_28, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1160 'xor' 'xor_ln64_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_50)   --->   "%or_ln64_23 = or i1 %tmp_119, i1 %xor_ln64_29" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1161 'or' 'or_ln64_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_50)   --->   "%xor_ln64_30 = xor i1 %tmp_112, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1162 'xor' 'xor_ln64_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_50 = and i1 %or_ln64_23, i1 %xor_ln64_30" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1163 'and' 'and_ln64_50' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1164 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_51 = and i1 %tmp_119, i1 %select_ln64_29" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1164 'and' 'and_ln64_51' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_24)   --->   "%or_ln64_606 = or i1 %and_ln64_49, i1 %and_ln64_51" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1165 'or' 'or_ln64_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_24)   --->   "%xor_ln64_31 = xor i1 %or_ln64_606, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1166 'xor' 'xor_ln64_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_24)   --->   "%and_ln64_52 = and i1 %tmp_112, i1 %xor_ln64_31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1167 'and' 'and_ln64_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1168 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_24 = or i1 %and_ln64_50, i1 %and_ln64_52" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1168 'or' 'or_ln64_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln64_14 = sext i16 %input_9_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1169 'sext' 'sext_ln64_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (1.94ns)   --->   "%mul_ln64_9 = mul i32 %sext_ln64_14, i32 %sext_ln64_14" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1170 'mul' 'mul_ln64_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_15)   --->   "%select_ln64_30 = select i1 %and_ln64_50, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1171 'select' 'select_ln64_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_15)   --->   "%select_ln64_31 = select i1 %or_ln64_24, i16 %select_ln64_30, i16 %sum_420" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1172 'select' 'select_ln64_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_15)   --->   "%shl_ln64_7 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_31, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1173 'bitconcatenate' 'shl_ln64_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_15)   --->   "%sext_ln64_15 = sext i28 %shl_ln64_7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1174 'sext' 'sext_ln64_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_15 = add i32 %sext_ln64_15, i32 %mul_ln64_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1175 'add' 'add_ln64_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_15, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1176 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%sum_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_15, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1177 'partselect' 'sum_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_15, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1178 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_15, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1179 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln64_11 = trunc i32 %mul_ln64_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1180 'trunc' 'trunc_ln64_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.73ns)   --->   "%icmp_ln64_34 = icmp_ne  i11 %trunc_ln64_11, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1181 'icmp' 'icmp_ln64_34' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_54)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_15, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1182 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%or_ln64_25 = or i1 %tmp_128, i1 %icmp_ln64_34" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1183 'or' 'or_ln64_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%and_ln64_53 = and i1 %or_ln64_25, i1 %tmp_131" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1184 'and' 'and_ln64_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%zext_ln64_9 = zext i1 %and_ln64_53" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1185 'zext' 'zext_ln64_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_421 = add i16 %sum_15, i16 %zext_ln64_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1186 'add' 'sum_421' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_421, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1187 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_54)   --->   "%xor_ln64_32 = xor i1 %tmp_135, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1188 'xor' 'xor_ln64_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1189 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_54 = and i1 %tmp_134, i1 %xor_ln64_32" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1189 'and' 'and_ln64_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_15, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1190 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.57ns)   --->   "%icmp_ln64_35 = icmp_eq  i3 %tmp_26, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1191 'icmp' 'icmp_ln64_35' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_15, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1192 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.70ns)   --->   "%icmp_ln64_36 = icmp_eq  i4 %tmp_28, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1193 'icmp' 'icmp_ln64_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1194 [1/1] (0.70ns)   --->   "%icmp_ln64_37 = icmp_eq  i4 %tmp_28, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1194 'icmp' 'icmp_ln64_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_57)   --->   "%select_ln64_32 = select i1 %and_ln64_54, i1 %icmp_ln64_36, i1 %icmp_ln64_37" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1195 'select' 'select_ln64_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_58)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_15, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1196 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_58)   --->   "%xor_ln64_787 = xor i1 %tmp_136, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1197 'xor' 'xor_ln64_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_58)   --->   "%and_ln64_55 = and i1 %icmp_ln64_35, i1 %xor_ln64_787" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1198 'and' 'and_ln64_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_58)   --->   "%select_ln64_33 = select i1 %and_ln64_54, i1 %and_ln64_55, i1 %icmp_ln64_36" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1199 'select' 'select_ln64_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_27)   --->   "%and_ln64_56 = and i1 %and_ln64_54, i1 %icmp_ln64_36" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1200 'and' 'and_ln64_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_57)   --->   "%xor_ln64_33 = xor i1 %select_ln64_32, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1201 'xor' 'xor_ln64_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_57)   --->   "%or_ln64_26 = or i1 %tmp_135, i1 %xor_ln64_33" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1202 'or' 'or_ln64_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_57)   --->   "%xor_ln64_34 = xor i1 %tmp_125, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1203 'xor' 'xor_ln64_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1204 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_57 = and i1 %or_ln64_26, i1 %xor_ln64_34" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1204 'and' 'and_ln64_57' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1205 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_58 = and i1 %tmp_135, i1 %select_ln64_33" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1205 'and' 'and_ln64_58' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_27)   --->   "%or_ln64_607 = or i1 %and_ln64_56, i1 %and_ln64_58" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1206 'or' 'or_ln64_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_27)   --->   "%xor_ln64_35 = xor i1 %or_ln64_607, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1207 'xor' 'xor_ln64_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_27)   --->   "%and_ln64_59 = and i1 %tmp_125, i1 %xor_ln64_35" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1208 'and' 'and_ln64_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1209 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_27 = or i1 %and_ln64_57, i1 %and_ln64_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1209 'or' 'or_ln64_27' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln64_16 = sext i16 %input_10_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1210 'sext' 'sext_ln64_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (1.94ns)   --->   "%mul_ln64_10 = mul i32 %sext_ln64_16, i32 %sext_ln64_16" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1211 'mul' 'mul_ln64_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln64_12 = trunc i32 %mul_ln64_10" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1212 'trunc' 'trunc_ln64_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.73ns)   --->   "%icmp_ln64_38 = icmp_ne  i11 %trunc_ln64_12, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1213 'icmp' 'icmp_ln64_38' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_26)   --->   "%zext_ln64_212 = zext i27 %shl_ln64_11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1214 'zext' 'zext_ln64_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_26 = add i32 %zext_ln64_212, i32 %mul_ln64_15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1215 'add' 'add_ln64_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_26, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1216 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%sum_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_26, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1217 'partselect' 'sum_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_26, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1218 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_26, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1219 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_91)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_26, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1220 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%or_ln64_42 = or i1 %tmp_211, i1 %icmp_ln64_57" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1221 'or' 'or_ln64_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%and_ln64_90 = and i1 %or_ln64_42, i1 %tmp_214" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1222 'and' 'and_ln64_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%zext_ln64_15 = zext i1 %and_ln64_90" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1223 'zext' 'zext_ln64_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_426 = add i16 %sum_21, i16 %zext_ln64_15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1224 'add' 'sum_426' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_426, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1225 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_91)   --->   "%xor_ln64_54 = xor i1 %tmp_220, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1226 'xor' 'xor_ln64_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_91 = and i1 %tmp_217, i1 %xor_ln64_54" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1227 'and' 'and_ln64_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_26, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1228 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.57ns)   --->   "%icmp_ln64_58 = icmp_eq  i3 %tmp_46, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1229 'icmp' 'icmp_ln64_58' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_26, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1230 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.70ns)   --->   "%icmp_ln64_59 = icmp_eq  i4 %tmp_48, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1231 'icmp' 'icmp_ln64_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1232 [1/1] (0.70ns)   --->   "%icmp_ln64_60 = icmp_eq  i4 %tmp_48, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1232 'icmp' 'icmp_ln64_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_94)   --->   "%select_ln64_54 = select i1 %and_ln64_91, i1 %icmp_ln64_59, i1 %icmp_ln64_60" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1233 'select' 'select_ln64_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_95)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_26, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1234 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_95)   --->   "%xor_ln64_792 = xor i1 %tmp_223, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1235 'xor' 'xor_ln64_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_95)   --->   "%and_ln64_92 = and i1 %icmp_ln64_58, i1 %xor_ln64_792" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1236 'and' 'and_ln64_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_95)   --->   "%select_ln64_55 = select i1 %and_ln64_91, i1 %and_ln64_92, i1 %icmp_ln64_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1237 'select' 'select_ln64_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_44)   --->   "%and_ln64_93 = and i1 %and_ln64_91, i1 %icmp_ln64_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1238 'and' 'and_ln64_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_94)   --->   "%xor_ln64_55 = xor i1 %select_ln64_54, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1239 'xor' 'xor_ln64_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_94)   --->   "%or_ln64_43 = or i1 %tmp_220, i1 %xor_ln64_55" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1240 'or' 'or_ln64_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_94)   --->   "%xor_ln64_56 = xor i1 %tmp_208, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1241 'xor' 'xor_ln64_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1242 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_94 = and i1 %or_ln64_43, i1 %xor_ln64_56" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1242 'and' 'and_ln64_94' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1243 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_95 = and i1 %tmp_220, i1 %select_ln64_55" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1243 'and' 'and_ln64_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_44)   --->   "%or_ln64_612 = or i1 %and_ln64_93, i1 %and_ln64_95" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1244 'or' 'or_ln64_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_44)   --->   "%xor_ln64_57 = xor i1 %or_ln64_612, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1245 'xor' 'xor_ln64_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_44)   --->   "%and_ln64_96 = and i1 %tmp_208, i1 %xor_ln64_57" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1246 'and' 'and_ln64_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1247 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_44 = or i1 %and_ln64_94, i1 %and_ln64_96" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1247 'or' 'or_ln64_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln64_26 = sext i16 %input_16_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1248 'sext' 'sext_ln64_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (1.94ns)   --->   "%mul_ln64_16 = mul i32 %sext_ln64_26, i32 %sext_ln64_26" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1249 'mul' 'mul_ln64_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_28)   --->   "%select_ln64_56 = select i1 %and_ln64_94, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1250 'select' 'select_ln64_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_28)   --->   "%select_ln64_57 = select i1 %or_ln64_44, i16 %select_ln64_56, i16 %sum_426" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1251 'select' 'select_ln64_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_28)   --->   "%shl_ln64_12 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_57, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1252 'bitconcatenate' 'shl_ln64_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_28)   --->   "%sext_ln64_27 = sext i28 %shl_ln64_12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1253 'sext' 'sext_ln64_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_28 = add i32 %sext_ln64_27, i32 %mul_ln64_16" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1254 'add' 'add_ln64_28' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1255 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%sum_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_28, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1256 'partselect' 'sum_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_28, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1257 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_28, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1258 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln64_19 = trunc i32 %mul_ln64_16" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1259 'trunc' 'trunc_ln64_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.73ns)   --->   "%icmp_ln64_61 = icmp_ne  i11 %trunc_ln64_19, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1260 'icmp' 'icmp_ln64_61' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_98)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_28, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1261 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%or_ln64_45 = or i1 %tmp_227, i1 %icmp_ln64_61" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1262 'or' 'or_ln64_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%and_ln64_97 = and i1 %or_ln64_45, i1 %tmp_228" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1263 'and' 'and_ln64_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%zext_ln64_16 = zext i1 %and_ln64_97" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1264 'zext' 'zext_ln64_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_427 = add i16 %sum_22, i16 %zext_ln64_16" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1265 'add' 'sum_427' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_427, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1266 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_98)   --->   "%xor_ln64_58 = xor i1 %tmp_231, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1267 'xor' 'xor_ln64_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1268 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_98 = and i1 %tmp_229, i1 %xor_ln64_58" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1268 'and' 'and_ln64_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_28, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1269 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.57ns)   --->   "%icmp_ln64_62 = icmp_eq  i3 %tmp_49, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1270 'icmp' 'icmp_ln64_62' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_28, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1271 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.70ns)   --->   "%icmp_ln64_63 = icmp_eq  i4 %tmp_51, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1272 'icmp' 'icmp_ln64_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (0.70ns)   --->   "%icmp_ln64_64 = icmp_eq  i4 %tmp_51, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1273 'icmp' 'icmp_ln64_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_101)   --->   "%select_ln64_58 = select i1 %and_ln64_98, i1 %icmp_ln64_63, i1 %icmp_ln64_64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1274 'select' 'select_ln64_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_102)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_28, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1275 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_102)   --->   "%xor_ln64_793 = xor i1 %tmp_234, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1276 'xor' 'xor_ln64_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_102)   --->   "%and_ln64_99 = and i1 %icmp_ln64_62, i1 %xor_ln64_793" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1277 'and' 'and_ln64_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_102)   --->   "%select_ln64_59 = select i1 %and_ln64_98, i1 %and_ln64_99, i1 %icmp_ln64_63" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1278 'select' 'select_ln64_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_47)   --->   "%and_ln64_100 = and i1 %and_ln64_98, i1 %icmp_ln64_63" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1279 'and' 'and_ln64_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_101)   --->   "%xor_ln64_59 = xor i1 %select_ln64_58, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1280 'xor' 'xor_ln64_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_101)   --->   "%or_ln64_46 = or i1 %tmp_231, i1 %xor_ln64_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1281 'or' 'or_ln64_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_101)   --->   "%xor_ln64_60 = xor i1 %tmp_226, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1282 'xor' 'xor_ln64_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_101 = and i1 %or_ln64_46, i1 %xor_ln64_60" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1283 'and' 'and_ln64_101' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_102 = and i1 %tmp_231, i1 %select_ln64_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1284 'and' 'and_ln64_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_47)   --->   "%or_ln64_613 = or i1 %and_ln64_100, i1 %and_ln64_102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1285 'or' 'or_ln64_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_47)   --->   "%xor_ln64_61 = xor i1 %or_ln64_613, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1286 'xor' 'xor_ln64_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_47)   --->   "%and_ln64_103 = and i1 %tmp_226, i1 %xor_ln64_61" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1287 'and' 'and_ln64_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1288 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_47 = or i1 %and_ln64_101, i1 %and_ln64_103" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1288 'or' 'or_ln64_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln64_28 = sext i16 %input_17_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1289 'sext' 'sext_ln64_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (1.94ns)   --->   "%mul_ln64_17 = mul i32 %sext_ln64_28, i32 %sext_ln64_28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1290 'mul' 'mul_ln64_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%trunc_ln64_20 = trunc i32 %mul_ln64_17" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1291 'trunc' 'trunc_ln64_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.73ns)   --->   "%icmp_ln64_65 = icmp_ne  i11 %trunc_ln64_20, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1292 'icmp' 'icmp_ln64_65' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_39)   --->   "%zext_ln64_213 = zext i27 %shl_ln64_17" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1293 'zext' 'zext_ln64_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_39 = add i32 %zext_ln64_213, i32 %mul_ln64_22" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1294 'add' 'add_ln64_39' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_39, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1295 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%sum_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_39, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1296 'partselect' 'sum_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_39, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1297 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_39, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1298 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_135)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_39, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1299 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%or_ln64_62 = or i1 %tmp_312, i1 %icmp_ln64_84" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1300 'or' 'or_ln64_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%and_ln64_134 = and i1 %or_ln64_62, i1 %tmp_315" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1301 'and' 'and_ln64_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%zext_ln64_22 = zext i1 %and_ln64_134" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1302 'zext' 'zext_ln64_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_432 = add i16 %sum_28, i16 %zext_ln64_22" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1303 'add' 'sum_432' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_432, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1304 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_135)   --->   "%xor_ln64_80 = xor i1 %tmp_319, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1305 'xor' 'xor_ln64_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_135 = and i1 %tmp_318, i1 %xor_ln64_80" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1306 'and' 'and_ln64_135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_39, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1307 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.57ns)   --->   "%icmp_ln64_85 = icmp_eq  i3 %tmp_69, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1308 'icmp' 'icmp_ln64_85' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_39, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1309 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (0.70ns)   --->   "%icmp_ln64_86 = icmp_eq  i4 %tmp_71, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1310 'icmp' 'icmp_ln64_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1311 [1/1] (0.70ns)   --->   "%icmp_ln64_87 = icmp_eq  i4 %tmp_71, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1311 'icmp' 'icmp_ln64_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_138)   --->   "%select_ln64_80 = select i1 %and_ln64_135, i1 %icmp_ln64_86, i1 %icmp_ln64_87" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1312 'select' 'select_ln64_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_139)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_39, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1313 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_139)   --->   "%xor_ln64_798 = xor i1 %tmp_320, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1314 'xor' 'xor_ln64_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_139)   --->   "%and_ln64_136 = and i1 %icmp_ln64_85, i1 %xor_ln64_798" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1315 'and' 'and_ln64_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_139)   --->   "%select_ln64_81 = select i1 %and_ln64_135, i1 %and_ln64_136, i1 %icmp_ln64_86" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1316 'select' 'select_ln64_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_64)   --->   "%and_ln64_137 = and i1 %and_ln64_135, i1 %icmp_ln64_86" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1317 'and' 'and_ln64_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_138)   --->   "%xor_ln64_81 = xor i1 %select_ln64_80, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1318 'xor' 'xor_ln64_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_138)   --->   "%or_ln64_63 = or i1 %tmp_319, i1 %xor_ln64_81" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1319 'or' 'or_ln64_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_138)   --->   "%xor_ln64_82 = xor i1 %tmp_309, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1320 'xor' 'xor_ln64_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_138 = and i1 %or_ln64_63, i1 %xor_ln64_82" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1321 'and' 'and_ln64_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_139 = and i1 %tmp_319, i1 %select_ln64_81" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1322 'and' 'and_ln64_139' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_64)   --->   "%or_ln64_618 = or i1 %and_ln64_137, i1 %and_ln64_139" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1323 'or' 'or_ln64_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_64)   --->   "%xor_ln64_83 = xor i1 %or_ln64_618, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1324 'xor' 'xor_ln64_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_64)   --->   "%and_ln64_140 = and i1 %tmp_309, i1 %xor_ln64_83" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1325 'and' 'and_ln64_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_64 = or i1 %and_ln64_138, i1 %and_ln64_140" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1326 'or' 'or_ln64_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln64_38 = sext i16 %input_23_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1327 'sext' 'sext_ln64_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (1.94ns)   --->   "%mul_ln64_23 = mul i32 %sext_ln64_38, i32 %sext_ln64_38" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1328 'mul' 'mul_ln64_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_41)   --->   "%select_ln64_82 = select i1 %and_ln64_138, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1329 'select' 'select_ln64_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_41)   --->   "%select_ln64_83 = select i1 %or_ln64_64, i16 %select_ln64_82, i16 %sum_432" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1330 'select' 'select_ln64_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_41)   --->   "%shl_ln64_18 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_83, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1331 'bitconcatenate' 'shl_ln64_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_41)   --->   "%sext_ln64_39 = sext i28 %shl_ln64_18" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1332 'sext' 'sext_ln64_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1333 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_41 = add i32 %sext_ln64_39, i32 %mul_ln64_23" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1333 'add' 'add_ln64_41' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_41, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1334 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%sum_29 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_41, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1335 'partselect' 'sum_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_41, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1336 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_41, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1337 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1338 [1/1] (0.00ns)   --->   "%trunc_ln64_27 = trunc i32 %mul_ln64_23" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1338 'trunc' 'trunc_ln64_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1339 [1/1] (0.73ns)   --->   "%icmp_ln64_88 = icmp_ne  i11 %trunc_ln64_27, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1339 'icmp' 'icmp_ln64_88' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_142)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_41, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1340 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%or_ln64_65 = or i1 %tmp_323, i1 %icmp_ln64_88" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1341 'or' 'or_ln64_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%and_ln64_141 = and i1 %or_ln64_65, i1 %tmp_326" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1342 'and' 'and_ln64_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%zext_ln64_23 = zext i1 %and_ln64_141" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1343 'zext' 'zext_ln64_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1344 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_433 = add i16 %sum_29, i16 %zext_ln64_23" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1344 'add' 'sum_433' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_433, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1345 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_142)   --->   "%xor_ln64_84 = xor i1 %tmp_332, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1346 'xor' 'xor_ln64_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1347 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_142 = and i1 %tmp_329, i1 %xor_ln64_84" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1347 'and' 'and_ln64_142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_41, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1348 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1349 [1/1] (0.57ns)   --->   "%icmp_ln64_89 = icmp_eq  i3 %tmp_72, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1349 'icmp' 'icmp_ln64_89' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_41, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1350 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (0.70ns)   --->   "%icmp_ln64_90 = icmp_eq  i4 %tmp_74, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1351 'icmp' 'icmp_ln64_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1352 [1/1] (0.70ns)   --->   "%icmp_ln64_91 = icmp_eq  i4 %tmp_74, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1352 'icmp' 'icmp_ln64_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_145)   --->   "%select_ln64_84 = select i1 %and_ln64_142, i1 %icmp_ln64_90, i1 %icmp_ln64_91" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1353 'select' 'select_ln64_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_146)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_41, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1354 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_146)   --->   "%xor_ln64_799 = xor i1 %tmp_335, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1355 'xor' 'xor_ln64_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_146)   --->   "%and_ln64_143 = and i1 %icmp_ln64_89, i1 %xor_ln64_799" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1356 'and' 'and_ln64_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_146)   --->   "%select_ln64_85 = select i1 %and_ln64_142, i1 %and_ln64_143, i1 %icmp_ln64_90" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1357 'select' 'select_ln64_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_67)   --->   "%and_ln64_144 = and i1 %and_ln64_142, i1 %icmp_ln64_90" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1358 'and' 'and_ln64_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_145)   --->   "%xor_ln64_85 = xor i1 %select_ln64_84, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1359 'xor' 'xor_ln64_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_145)   --->   "%or_ln64_66 = or i1 %tmp_332, i1 %xor_ln64_85" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1360 'or' 'or_ln64_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_145)   --->   "%xor_ln64_86 = xor i1 %tmp_321, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1361 'xor' 'xor_ln64_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1362 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_145 = and i1 %or_ln64_66, i1 %xor_ln64_86" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1362 'and' 'and_ln64_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1363 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_146 = and i1 %tmp_332, i1 %select_ln64_85" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1363 'and' 'and_ln64_146' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_67)   --->   "%or_ln64_619 = or i1 %and_ln64_144, i1 %and_ln64_146" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1364 'or' 'or_ln64_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_67)   --->   "%xor_ln64_87 = xor i1 %or_ln64_619, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1365 'xor' 'xor_ln64_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_67)   --->   "%and_ln64_147 = and i1 %tmp_321, i1 %xor_ln64_87" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1366 'and' 'and_ln64_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1367 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_67 = or i1 %and_ln64_145, i1 %and_ln64_147" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1367 'or' 'or_ln64_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln64_40 = sext i16 %input_24_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1368 'sext' 'sext_ln64_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (1.94ns)   --->   "%mul_ln64_24 = mul i32 %sext_ln64_40, i32 %sext_ln64_40" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1369 'mul' 'mul_ln64_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln64_28 = trunc i32 %mul_ln64_24" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1370 'trunc' 'trunc_ln64_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.73ns)   --->   "%icmp_ln64_92 = icmp_ne  i11 %trunc_ln64_28, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1371 'icmp' 'icmp_ln64_92' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_52)   --->   "%zext_ln64_214 = zext i27 %shl_ln64_23" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1372 'zext' 'zext_ln64_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_52 = add i32 %zext_ln64_214, i32 %mul_ln64_29" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1373 'add' 'add_ln64_52' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_52, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1374 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%sum_35 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_52, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1375 'partselect' 'sum_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_52, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1376 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_52, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1377 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_179)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_52, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1378 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%or_ln64_82 = or i1 %tmp_411, i1 %icmp_ln64_111" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1379 'or' 'or_ln64_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%and_ln64_178 = and i1 %or_ln64_82, i1 %tmp_412" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1380 'and' 'and_ln64_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%zext_ln64_29 = zext i1 %and_ln64_178" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1381 'zext' 'zext_ln64_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_438 = add i16 %sum_35, i16 %zext_ln64_29" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1382 'add' 'sum_438' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_438, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1383 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_179)   --->   "%xor_ln64_106 = xor i1 %tmp_415, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1384 'xor' 'xor_ln64_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1385 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_179 = and i1 %tmp_413, i1 %xor_ln64_106" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1385 'and' 'and_ln64_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_52, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1386 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.57ns)   --->   "%icmp_ln64_112 = icmp_eq  i3 %tmp_92, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1387 'icmp' 'icmp_ln64_112' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_52, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1388 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (0.70ns)   --->   "%icmp_ln64_113 = icmp_eq  i4 %tmp_94, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1389 'icmp' 'icmp_ln64_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (0.70ns)   --->   "%icmp_ln64_114 = icmp_eq  i4 %tmp_94, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1390 'icmp' 'icmp_ln64_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_182)   --->   "%select_ln64_106 = select i1 %and_ln64_179, i1 %icmp_ln64_113, i1 %icmp_ln64_114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1391 'select' 'select_ln64_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_183)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_52, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1392 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_183)   --->   "%xor_ln64_804 = xor i1 %tmp_418, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1393 'xor' 'xor_ln64_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_183)   --->   "%and_ln64_180 = and i1 %icmp_ln64_112, i1 %xor_ln64_804" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1394 'and' 'and_ln64_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_183)   --->   "%select_ln64_107 = select i1 %and_ln64_179, i1 %and_ln64_180, i1 %icmp_ln64_113" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1395 'select' 'select_ln64_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_84)   --->   "%and_ln64_181 = and i1 %and_ln64_179, i1 %icmp_ln64_113" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1396 'and' 'and_ln64_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_182)   --->   "%xor_ln64_107 = xor i1 %select_ln64_106, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1397 'xor' 'xor_ln64_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_182)   --->   "%or_ln64_83 = or i1 %tmp_415, i1 %xor_ln64_107" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1398 'or' 'or_ln64_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_182)   --->   "%xor_ln64_108 = xor i1 %tmp_410, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1399 'xor' 'xor_ln64_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_182 = and i1 %or_ln64_83, i1 %xor_ln64_108" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1400 'and' 'and_ln64_182' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1401 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_183 = and i1 %tmp_415, i1 %select_ln64_107" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1401 'and' 'and_ln64_183' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_84)   --->   "%or_ln64_624 = or i1 %and_ln64_181, i1 %and_ln64_183" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1402 'or' 'or_ln64_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_84)   --->   "%xor_ln64_109 = xor i1 %or_ln64_624, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1403 'xor' 'xor_ln64_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_84)   --->   "%and_ln64_184 = and i1 %tmp_410, i1 %xor_ln64_109" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1404 'and' 'and_ln64_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_84 = or i1 %and_ln64_182, i1 %and_ln64_184" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1405 'or' 'or_ln64_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln64_50 = sext i16 %input_30_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1406 'sext' 'sext_ln64_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (1.94ns)   --->   "%mul_ln64_30 = mul i32 %sext_ln64_50, i32 %sext_ln64_50" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1407 'mul' 'mul_ln64_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_54)   --->   "%select_ln64_108 = select i1 %and_ln64_182, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1408 'select' 'select_ln64_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_54)   --->   "%select_ln64_109 = select i1 %or_ln64_84, i16 %select_ln64_108, i16 %sum_438" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1409 'select' 'select_ln64_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_54)   --->   "%shl_ln64_24 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_109, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1410 'bitconcatenate' 'shl_ln64_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_54)   --->   "%sext_ln64_51 = sext i28 %shl_ln64_24" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1411 'sext' 'sext_ln64_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_54 = add i32 %sext_ln64_51, i32 %mul_ln64_30" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1412 'add' 'add_ln64_54' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_54, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1413 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%sum_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_54, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1414 'partselect' 'sum_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_54, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1415 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_54, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1416 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln64_35 = trunc i32 %mul_ln64_30" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1417 'trunc' 'trunc_ln64_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.73ns)   --->   "%icmp_ln64_115 = icmp_ne  i11 %trunc_ln64_35, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1418 'icmp' 'icmp_ln64_115' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_186)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_54, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1419 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%or_ln64_85 = or i1 %tmp_424, i1 %icmp_ln64_115" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1420 'or' 'or_ln64_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%and_ln64_185 = and i1 %or_ln64_85, i1 %tmp_427" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1421 'and' 'and_ln64_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%zext_ln64_30 = zext i1 %and_ln64_185" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1422 'zext' 'zext_ln64_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1423 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_439 = add i16 %sum_36, i16 %zext_ln64_30" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1423 'add' 'sum_439' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1424 [1/1] (0.00ns)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_439, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1424 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_186)   --->   "%xor_ln64_110 = xor i1 %tmp_433, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1425 'xor' 'xor_ln64_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1426 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_186 = and i1 %tmp_430, i1 %xor_ln64_110" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1426 'and' 'and_ln64_186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_54, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1427 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (0.57ns)   --->   "%icmp_ln64_116 = icmp_eq  i3 %tmp_95, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1428 'icmp' 'icmp_ln64_116' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_54, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1429 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (0.70ns)   --->   "%icmp_ln64_117 = icmp_eq  i4 %tmp_97, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1430 'icmp' 'icmp_ln64_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1431 [1/1] (0.70ns)   --->   "%icmp_ln64_118 = icmp_eq  i4 %tmp_97, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1431 'icmp' 'icmp_ln64_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_189)   --->   "%select_ln64_110 = select i1 %and_ln64_186, i1 %icmp_ln64_117, i1 %icmp_ln64_118" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1432 'select' 'select_ln64_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_190)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_54, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1433 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_190)   --->   "%xor_ln64_805 = xor i1 %tmp_434, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1434 'xor' 'xor_ln64_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_190)   --->   "%and_ln64_187 = and i1 %icmp_ln64_116, i1 %xor_ln64_805" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1435 'and' 'and_ln64_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_190)   --->   "%select_ln64_111 = select i1 %and_ln64_186, i1 %and_ln64_187, i1 %icmp_ln64_117" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1436 'select' 'select_ln64_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_87)   --->   "%and_ln64_188 = and i1 %and_ln64_186, i1 %icmp_ln64_117" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1437 'and' 'and_ln64_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_189)   --->   "%xor_ln64_111 = xor i1 %select_ln64_110, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1438 'xor' 'xor_ln64_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_189)   --->   "%or_ln64_86 = or i1 %tmp_433, i1 %xor_ln64_111" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1439 'or' 'or_ln64_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_189)   --->   "%xor_ln64_112 = xor i1 %tmp_421, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1440 'xor' 'xor_ln64_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1441 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_189 = and i1 %or_ln64_86, i1 %xor_ln64_112" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1441 'and' 'and_ln64_189' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1442 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_190 = and i1 %tmp_433, i1 %select_ln64_111" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1442 'and' 'and_ln64_190' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_87)   --->   "%or_ln64_625 = or i1 %and_ln64_188, i1 %and_ln64_190" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1443 'or' 'or_ln64_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_87)   --->   "%xor_ln64_113 = xor i1 %or_ln64_625, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1444 'xor' 'xor_ln64_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_87)   --->   "%and_ln64_191 = and i1 %tmp_421, i1 %xor_ln64_113" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1445 'and' 'and_ln64_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1446 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_87 = or i1 %and_ln64_189, i1 %and_ln64_191" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1446 'or' 'or_ln64_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln64_52 = sext i16 %input_31_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1447 'sext' 'sext_ln64_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (1.94ns)   --->   "%mul_ln64_31 = mul i32 %sext_ln64_52, i32 %sext_ln64_52" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1448 'mul' 'mul_ln64_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1449 [1/1] (0.00ns)   --->   "%trunc_ln64_36 = trunc i32 %mul_ln64_31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1449 'trunc' 'trunc_ln64_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.73ns)   --->   "%icmp_ln64_119 = icmp_ne  i11 %trunc_ln64_36, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1450 'icmp' 'icmp_ln64_119' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_65)   --->   "%zext_ln64_215 = zext i27 %shl_ln64_29" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1451 'zext' 'zext_ln64_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_65 = add i32 %zext_ln64_215, i32 %mul_ln64_36" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1452 'add' 'add_ln64_65' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_65, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1453 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node sum_444)   --->   "%sum_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_65, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1454 'partselect' 'sum_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node sum_444)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_65, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1455 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node sum_444)   --->   "%tmp_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_65, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1456 'bitselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_223)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_65, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1457 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node sum_444)   --->   "%or_ln64_102 = or i1 %tmp_507, i1 %icmp_ln64_138" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1458 'or' 'or_ln64_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node sum_444)   --->   "%and_ln64_222 = and i1 %or_ln64_102, i1 %tmp_510" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1459 'and' 'and_ln64_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node sum_444)   --->   "%zext_ln64_36 = zext i1 %and_ln64_222" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1460 'zext' 'zext_ln64_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1461 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_444 = add i16 %sum_42, i16 %zext_ln64_36" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1461 'add' 'sum_444' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_444, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1462 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_223)   --->   "%xor_ln64_132 = xor i1 %tmp_516, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1463 'xor' 'xor_ln64_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_223 = and i1 %tmp_513, i1 %xor_ln64_132" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1464 'and' 'and_ln64_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_65, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1465 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1466 [1/1] (0.57ns)   --->   "%icmp_ln64_139 = icmp_eq  i3 %tmp_115, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1466 'icmp' 'icmp_ln64_139' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_65, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1467 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.70ns)   --->   "%icmp_ln64_140 = icmp_eq  i4 %tmp_117, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1468 'icmp' 'icmp_ln64_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1469 [1/1] (0.70ns)   --->   "%icmp_ln64_141 = icmp_eq  i4 %tmp_117, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1469 'icmp' 'icmp_ln64_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_226)   --->   "%select_ln64_132 = select i1 %and_ln64_223, i1 %icmp_ln64_140, i1 %icmp_ln64_141" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1470 'select' 'select_ln64_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_227)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_65, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1471 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_227)   --->   "%xor_ln64_810 = xor i1 %tmp_519, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1472 'xor' 'xor_ln64_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_227)   --->   "%and_ln64_224 = and i1 %icmp_ln64_139, i1 %xor_ln64_810" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1473 'and' 'and_ln64_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_227)   --->   "%select_ln64_133 = select i1 %and_ln64_223, i1 %and_ln64_224, i1 %icmp_ln64_140" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1474 'select' 'select_ln64_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_104)   --->   "%and_ln64_225 = and i1 %and_ln64_223, i1 %icmp_ln64_140" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1475 'and' 'and_ln64_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_226)   --->   "%xor_ln64_133 = xor i1 %select_ln64_132, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1476 'xor' 'xor_ln64_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_226)   --->   "%or_ln64_103 = or i1 %tmp_516, i1 %xor_ln64_133" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1477 'or' 'or_ln64_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_226)   --->   "%xor_ln64_134 = xor i1 %tmp_505, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1478 'xor' 'xor_ln64_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_226 = and i1 %or_ln64_103, i1 %xor_ln64_134" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1479 'and' 'and_ln64_226' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1480 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_227 = and i1 %tmp_516, i1 %select_ln64_133" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1480 'and' 'and_ln64_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_104)   --->   "%or_ln64_630 = or i1 %and_ln64_225, i1 %and_ln64_227" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1481 'or' 'or_ln64_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_104)   --->   "%xor_ln64_135 = xor i1 %or_ln64_630, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1482 'xor' 'xor_ln64_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_104)   --->   "%and_ln64_228 = and i1 %tmp_505, i1 %xor_ln64_135" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1483 'and' 'and_ln64_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1484 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_104 = or i1 %and_ln64_226, i1 %and_ln64_228" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1484 'or' 'or_ln64_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln64_62 = sext i16 %input_37_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1485 'sext' 'sext_ln64_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (1.94ns)   --->   "%mul_ln64_37 = mul i32 %sext_ln64_62, i32 %sext_ln64_62" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1486 'mul' 'mul_ln64_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_67)   --->   "%select_ln64_134 = select i1 %and_ln64_226, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1487 'select' 'select_ln64_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_67)   --->   "%select_ln64_135 = select i1 %or_ln64_104, i16 %select_ln64_134, i16 %sum_444" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1488 'select' 'select_ln64_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_67)   --->   "%shl_ln64_30 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_135, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1489 'bitconcatenate' 'shl_ln64_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_67)   --->   "%sext_ln64_63 = sext i28 %shl_ln64_30" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1490 'sext' 'sext_ln64_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1491 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_67 = add i32 %sext_ln64_63, i32 %mul_ln64_37" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1491 'add' 'add_ln64_67' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_67, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1492 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%sum_43 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_67, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1493 'partselect' 'sum_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%tmp_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_67, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1494 'bitselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_67, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1495 'bitselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln64_43 = trunc i32 %mul_ln64_37" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1496 'trunc' 'trunc_ln64_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1497 [1/1] (0.73ns)   --->   "%icmp_ln64_142 = icmp_ne  i11 %trunc_ln64_43, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1497 'icmp' 'icmp_ln64_142' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_230)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_67, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1498 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%or_ln64_105 = or i1 %tmp_525, i1 %icmp_ln64_142" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1499 'or' 'or_ln64_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%and_ln64_229 = and i1 %or_ln64_105, i1 %tmp_526" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1500 'and' 'and_ln64_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%zext_ln64_37 = zext i1 %and_ln64_229" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1501 'zext' 'zext_ln64_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1502 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_445 = add i16 %sum_43, i16 %zext_ln64_37" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1502 'add' 'sum_445' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_445, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1503 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_230)   --->   "%xor_ln64_136 = xor i1 %tmp_528, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1504 'xor' 'xor_ln64_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1505 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_230 = and i1 %tmp_527, i1 %xor_ln64_136" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1505 'and' 'and_ln64_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_67, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1506 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.57ns)   --->   "%icmp_ln64_143 = icmp_eq  i3 %tmp_118, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1507 'icmp' 'icmp_ln64_143' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_67, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1508 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.70ns)   --->   "%icmp_ln64_144 = icmp_eq  i4 %tmp_120, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1509 'icmp' 'icmp_ln64_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1510 [1/1] (0.70ns)   --->   "%icmp_ln64_145 = icmp_eq  i4 %tmp_120, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1510 'icmp' 'icmp_ln64_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_233)   --->   "%select_ln64_136 = select i1 %and_ln64_230, i1 %icmp_ln64_144, i1 %icmp_ln64_145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1511 'select' 'select_ln64_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_234)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_67, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1512 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_234)   --->   "%xor_ln64_811 = xor i1 %tmp_530, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1513 'xor' 'xor_ln64_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_234)   --->   "%and_ln64_231 = and i1 %icmp_ln64_143, i1 %xor_ln64_811" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1514 'and' 'and_ln64_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_234)   --->   "%select_ln64_137 = select i1 %and_ln64_230, i1 %and_ln64_231, i1 %icmp_ln64_144" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1515 'select' 'select_ln64_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_107)   --->   "%and_ln64_232 = and i1 %and_ln64_230, i1 %icmp_ln64_144" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1516 'and' 'and_ln64_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_233)   --->   "%xor_ln64_137 = xor i1 %select_ln64_136, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1517 'xor' 'xor_ln64_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_233)   --->   "%or_ln64_106 = or i1 %tmp_528, i1 %xor_ln64_137" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1518 'or' 'or_ln64_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_233)   --->   "%xor_ln64_138 = xor i1 %tmp_522, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1519 'xor' 'xor_ln64_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1520 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_233 = and i1 %or_ln64_106, i1 %xor_ln64_138" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1520 'and' 'and_ln64_233' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1521 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_234 = and i1 %tmp_528, i1 %select_ln64_137" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1521 'and' 'and_ln64_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_107)   --->   "%or_ln64_631 = or i1 %and_ln64_232, i1 %and_ln64_234" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1522 'or' 'or_ln64_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_107)   --->   "%xor_ln64_139 = xor i1 %or_ln64_631, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1523 'xor' 'xor_ln64_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_107)   --->   "%and_ln64_235 = and i1 %tmp_522, i1 %xor_ln64_139" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1524 'and' 'and_ln64_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1525 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_107 = or i1 %and_ln64_233, i1 %and_ln64_235" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1525 'or' 'or_ln64_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln64_64 = sext i16 %input_38_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1526 'sext' 'sext_ln64_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (1.94ns)   --->   "%mul_ln64_38 = mul i32 %sext_ln64_64, i32 %sext_ln64_64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1527 'mul' 'mul_ln64_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1528 [1/1] (0.00ns)   --->   "%trunc_ln64_44 = trunc i32 %mul_ln64_38" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1528 'trunc' 'trunc_ln64_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1529 [1/1] (0.73ns)   --->   "%icmp_ln64_146 = icmp_ne  i11 %trunc_ln64_44, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1529 'icmp' 'icmp_ln64_146' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_78)   --->   "%zext_ln64_216 = zext i27 %shl_ln64_35" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1530 'zext' 'zext_ln64_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_78 = add i32 %zext_ln64_216, i32 %mul_ln64_43" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1531 'add' 'add_ln64_78' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.00ns)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_78, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1532 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node sum_450)   --->   "%sum_49 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_78, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1533 'partselect' 'sum_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node sum_450)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_78, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1534 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node sum_450)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_78, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1535 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_267)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_78, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1536 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node sum_450)   --->   "%or_ln64_122 = or i1 %tmp_608, i1 %icmp_ln64_165" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1537 'or' 'or_ln64_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node sum_450)   --->   "%and_ln64_266 = and i1 %or_ln64_122, i1 %tmp_611" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1538 'and' 'and_ln64_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node sum_450)   --->   "%zext_ln64_43 = zext i1 %and_ln64_266" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1539 'zext' 'zext_ln64_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1540 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_450 = add i16 %sum_49, i16 %zext_ln64_43" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1540 'add' 'sum_450' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_450, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1541 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_267)   --->   "%xor_ln64_158 = xor i1 %tmp_617, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1542 'xor' 'xor_ln64_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1543 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_267 = and i1 %tmp_614, i1 %xor_ln64_158" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1543 'and' 'and_ln64_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_78, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1544 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1545 [1/1] (0.57ns)   --->   "%icmp_ln64_166 = icmp_eq  i3 %tmp_138, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1545 'icmp' 'icmp_ln64_166' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_78, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1546 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.70ns)   --->   "%icmp_ln64_167 = icmp_eq  i4 %tmp_140, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1547 'icmp' 'icmp_ln64_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1548 [1/1] (0.70ns)   --->   "%icmp_ln64_168 = icmp_eq  i4 %tmp_140, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1548 'icmp' 'icmp_ln64_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_270)   --->   "%select_ln64_158 = select i1 %and_ln64_267, i1 %icmp_ln64_167, i1 %icmp_ln64_168" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1549 'select' 'select_ln64_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_271)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_78, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1550 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_271)   --->   "%xor_ln64_816 = xor i1 %tmp_618, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1551 'xor' 'xor_ln64_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_271)   --->   "%and_ln64_268 = and i1 %icmp_ln64_166, i1 %xor_ln64_816" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1552 'and' 'and_ln64_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_271)   --->   "%select_ln64_159 = select i1 %and_ln64_267, i1 %and_ln64_268, i1 %icmp_ln64_167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1553 'select' 'select_ln64_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_124)   --->   "%and_ln64_269 = and i1 %and_ln64_267, i1 %icmp_ln64_167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1554 'and' 'and_ln64_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_270)   --->   "%xor_ln64_159 = xor i1 %select_ln64_158, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1555 'xor' 'xor_ln64_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_270)   --->   "%or_ln64_123 = or i1 %tmp_617, i1 %xor_ln64_159" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1556 'or' 'or_ln64_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_270)   --->   "%xor_ln64_160 = xor i1 %tmp_605, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1557 'xor' 'xor_ln64_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1558 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_270 = and i1 %or_ln64_123, i1 %xor_ln64_160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1558 'and' 'and_ln64_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_271 = and i1 %tmp_617, i1 %select_ln64_159" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1559 'and' 'and_ln64_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_124)   --->   "%or_ln64_636 = or i1 %and_ln64_269, i1 %and_ln64_271" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1560 'or' 'or_ln64_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_124)   --->   "%xor_ln64_161 = xor i1 %or_ln64_636, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1561 'xor' 'xor_ln64_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_124)   --->   "%and_ln64_272 = and i1 %tmp_605, i1 %xor_ln64_161" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1562 'and' 'and_ln64_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1563 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_124 = or i1 %and_ln64_270, i1 %and_ln64_272" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1563 'or' 'or_ln64_124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln64_74 = sext i16 %input_44_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1564 'sext' 'sext_ln64_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1565 [1/1] (1.94ns)   --->   "%mul_ln64_44 = mul i32 %sext_ln64_74, i32 %sext_ln64_74" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1565 'mul' 'mul_ln64_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_80)   --->   "%select_ln64_160 = select i1 %and_ln64_270, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1566 'select' 'select_ln64_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_80)   --->   "%select_ln64_161 = select i1 %or_ln64_124, i16 %select_ln64_160, i16 %sum_450" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1567 'select' 'select_ln64_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_80)   --->   "%shl_ln64_36 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_161, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1568 'bitconcatenate' 'shl_ln64_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_80)   --->   "%sext_ln64_75 = sext i28 %shl_ln64_36" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1569 'sext' 'sext_ln64_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_80 = add i32 %sext_ln64_75, i32 %mul_ln64_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1570 'add' 'add_ln64_80' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_80, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1571 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%sum_50 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_80, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1572 'partselect' 'sum_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_80, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1573 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_80, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1574 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (0.00ns)   --->   "%trunc_ln64_51 = trunc i32 %mul_ln64_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1575 'trunc' 'trunc_ln64_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1576 [1/1] (0.73ns)   --->   "%icmp_ln64_169 = icmp_ne  i11 %trunc_ln64_51, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1576 'icmp' 'icmp_ln64_169' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_274)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_80, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1577 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%or_ln64_125 = or i1 %tmp_620, i1 %icmp_ln64_169" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1578 'or' 'or_ln64_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%and_ln64_273 = and i1 %or_ln64_125, i1 %tmp_622" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1579 'and' 'and_ln64_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%zext_ln64_44 = zext i1 %and_ln64_273" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1580 'zext' 'zext_ln64_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_451 = add i16 %sum_50, i16 %zext_ln64_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1581 'add' 'sum_451' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_451, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1582 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_274)   --->   "%xor_ln64_162 = xor i1 %tmp_628, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1583 'xor' 'xor_ln64_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1584 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_274 = and i1 %tmp_625, i1 %xor_ln64_162" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1584 'and' 'and_ln64_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_80, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1585 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1586 [1/1] (0.57ns)   --->   "%icmp_ln64_170 = icmp_eq  i3 %tmp_141, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1586 'icmp' 'icmp_ln64_170' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_80, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1587 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.70ns)   --->   "%icmp_ln64_171 = icmp_eq  i4 %tmp_143, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1588 'icmp' 'icmp_ln64_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1589 [1/1] (0.70ns)   --->   "%icmp_ln64_172 = icmp_eq  i4 %tmp_143, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1589 'icmp' 'icmp_ln64_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_277)   --->   "%select_ln64_162 = select i1 %and_ln64_274, i1 %icmp_ln64_171, i1 %icmp_ln64_172" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1590 'select' 'select_ln64_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_278)   --->   "%tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_80, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1591 'bitselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_278)   --->   "%xor_ln64_817 = xor i1 %tmp_631, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1592 'xor' 'xor_ln64_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_278)   --->   "%and_ln64_275 = and i1 %icmp_ln64_170, i1 %xor_ln64_817" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1593 'and' 'and_ln64_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_278)   --->   "%select_ln64_163 = select i1 %and_ln64_274, i1 %and_ln64_275, i1 %icmp_ln64_171" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1594 'select' 'select_ln64_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_127)   --->   "%and_ln64_276 = and i1 %and_ln64_274, i1 %icmp_ln64_171" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1595 'and' 'and_ln64_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_277)   --->   "%xor_ln64_163 = xor i1 %select_ln64_162, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1596 'xor' 'xor_ln64_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_277)   --->   "%or_ln64_126 = or i1 %tmp_628, i1 %xor_ln64_163" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1597 'or' 'or_ln64_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_277)   --->   "%xor_ln64_164 = xor i1 %tmp_619, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1598 'xor' 'xor_ln64_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1599 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_277 = and i1 %or_ln64_126, i1 %xor_ln64_164" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1599 'and' 'and_ln64_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1600 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_278 = and i1 %tmp_628, i1 %select_ln64_163" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1600 'and' 'and_ln64_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_127)   --->   "%or_ln64_637 = or i1 %and_ln64_276, i1 %and_ln64_278" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1601 'or' 'or_ln64_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_127)   --->   "%xor_ln64_165 = xor i1 %or_ln64_637, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1602 'xor' 'xor_ln64_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_127)   --->   "%and_ln64_279 = and i1 %tmp_619, i1 %xor_ln64_165" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1603 'and' 'and_ln64_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1604 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_127 = or i1 %and_ln64_277, i1 %and_ln64_279" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1604 'or' 'or_ln64_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln64_76 = sext i16 %input_45_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1605 'sext' 'sext_ln64_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (1.94ns)   --->   "%mul_ln64_45 = mul i32 %sext_ln64_76, i32 %sext_ln64_76" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1606 'mul' 'mul_ln64_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln64_52 = trunc i32 %mul_ln64_45" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1607 'trunc' 'trunc_ln64_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1608 [1/1] (0.73ns)   --->   "%icmp_ln64_173 = icmp_ne  i11 %trunc_ln64_52, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1608 'icmp' 'icmp_ln64_173' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_91)   --->   "%zext_ln64_217 = zext i27 %shl_ln64_41" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1609 'zext' 'zext_ln64_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_91 = add i32 %zext_ln64_217, i32 %mul_ln64_50" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1610 'add' 'add_ln64_91' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_91, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1611 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node sum_456)   --->   "%sum_56 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_91, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1612 'partselect' 'sum_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node sum_456)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_91, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1613 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node sum_456)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_91, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1614 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_311)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_91, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1615 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node sum_456)   --->   "%or_ln64_142 = or i1 %tmp_696, i1 %icmp_ln64_192" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1616 'or' 'or_ln64_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node sum_456)   --->   "%and_ln64_310 = and i1 %or_ln64_142, i1 %tmp_697" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1617 'and' 'and_ln64_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node sum_456)   --->   "%zext_ln64_50 = zext i1 %and_ln64_310" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1618 'zext' 'zext_ln64_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_456 = add i16 %sum_56, i16 %zext_ln64_50" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1619 'add' 'sum_456' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_456, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1620 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_311)   --->   "%xor_ln64_184 = xor i1 %tmp_699, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1621 'xor' 'xor_ln64_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1622 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_311 = and i1 %tmp_698, i1 %xor_ln64_184" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1622 'and' 'and_ln64_311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_91, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1623 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.57ns)   --->   "%icmp_ln64_193 = icmp_eq  i3 %tmp_161, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1624 'icmp' 'icmp_ln64_193' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_91, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1625 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1626 [1/1] (0.70ns)   --->   "%icmp_ln64_194 = icmp_eq  i4 %tmp_163, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1626 'icmp' 'icmp_ln64_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1627 [1/1] (0.70ns)   --->   "%icmp_ln64_195 = icmp_eq  i4 %tmp_163, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1627 'icmp' 'icmp_ln64_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_314)   --->   "%select_ln64_184 = select i1 %and_ln64_311, i1 %icmp_ln64_194, i1 %icmp_ln64_195" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1628 'select' 'select_ln64_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_315)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_91, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1629 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_315)   --->   "%xor_ln64_822 = xor i1 %tmp_700, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1630 'xor' 'xor_ln64_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_315)   --->   "%and_ln64_312 = and i1 %icmp_ln64_193, i1 %xor_ln64_822" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1631 'and' 'and_ln64_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_315)   --->   "%select_ln64_185 = select i1 %and_ln64_311, i1 %and_ln64_312, i1 %icmp_ln64_194" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1632 'select' 'select_ln64_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_144)   --->   "%and_ln64_313 = and i1 %and_ln64_311, i1 %icmp_ln64_194" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1633 'and' 'and_ln64_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_314)   --->   "%xor_ln64_185 = xor i1 %select_ln64_184, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1634 'xor' 'xor_ln64_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_314)   --->   "%or_ln64_143 = or i1 %tmp_699, i1 %xor_ln64_185" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1635 'or' 'or_ln64_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_314)   --->   "%xor_ln64_186 = xor i1 %tmp_695, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1636 'xor' 'xor_ln64_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1637 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_314 = and i1 %or_ln64_143, i1 %xor_ln64_186" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1637 'and' 'and_ln64_314' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1638 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_315 = and i1 %tmp_699, i1 %select_ln64_185" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1638 'and' 'and_ln64_315' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_144)   --->   "%or_ln64_642 = or i1 %and_ln64_313, i1 %and_ln64_315" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1639 'or' 'or_ln64_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_144)   --->   "%xor_ln64_187 = xor i1 %or_ln64_642, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1640 'xor' 'xor_ln64_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_144)   --->   "%and_ln64_316 = and i1 %tmp_695, i1 %xor_ln64_187" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1641 'and' 'and_ln64_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1642 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_144 = or i1 %and_ln64_314, i1 %and_ln64_316" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1642 'or' 'or_ln64_144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln64_86 = sext i16 %input_51_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1643 'sext' 'sext_ln64_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (1.94ns)   --->   "%mul_ln64_51 = mul i32 %sext_ln64_86, i32 %sext_ln64_86" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1644 'mul' 'mul_ln64_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_93)   --->   "%select_ln64_186 = select i1 %and_ln64_314, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1645 'select' 'select_ln64_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_93)   --->   "%select_ln64_187 = select i1 %or_ln64_144, i16 %select_ln64_186, i16 %sum_456" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1646 'select' 'select_ln64_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_93)   --->   "%shl_ln64_42 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_187, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1647 'bitconcatenate' 'shl_ln64_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_93)   --->   "%sext_ln64_87 = sext i28 %shl_ln64_42" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1648 'sext' 'sext_ln64_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_93 = add i32 %sext_ln64_87, i32 %mul_ln64_51" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1649 'add' 'add_ln64_93' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_93, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1650 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%sum_57 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_93, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1651 'partselect' 'sum_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_93, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1652 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_93, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1653 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%trunc_ln64_59 = trunc i32 %mul_ln64_51" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1654 'trunc' 'trunc_ln64_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (0.73ns)   --->   "%icmp_ln64_196 = icmp_ne  i11 %trunc_ln64_59, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1655 'icmp' 'icmp_ln64_196' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_318)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_93, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1656 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%or_ln64_145 = or i1 %tmp_702, i1 %icmp_ln64_196" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1657 'or' 'or_ln64_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%and_ln64_317 = and i1 %or_ln64_145, i1 %tmp_703" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1658 'and' 'and_ln64_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%zext_ln64_51 = zext i1 %and_ln64_317" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1659 'zext' 'zext_ln64_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1660 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_457 = add i16 %sum_57, i16 %zext_ln64_51" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1660 'add' 'sum_457' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_457, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1661 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_318)   --->   "%xor_ln64_188 = xor i1 %tmp_705, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1662 'xor' 'xor_ln64_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1663 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_318 = and i1 %tmp_704, i1 %xor_ln64_188" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1663 'and' 'and_ln64_318' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_93, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1664 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1665 [1/1] (0.57ns)   --->   "%icmp_ln64_197 = icmp_eq  i3 %tmp_164, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1665 'icmp' 'icmp_ln64_197' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_93, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1666 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (0.70ns)   --->   "%icmp_ln64_198 = icmp_eq  i4 %tmp_166, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1667 'icmp' 'icmp_ln64_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1668 [1/1] (0.70ns)   --->   "%icmp_ln64_199 = icmp_eq  i4 %tmp_166, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1668 'icmp' 'icmp_ln64_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_321)   --->   "%select_ln64_188 = select i1 %and_ln64_318, i1 %icmp_ln64_198, i1 %icmp_ln64_199" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1669 'select' 'select_ln64_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_322)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_93, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1670 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_322)   --->   "%xor_ln64_823 = xor i1 %tmp_706, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1671 'xor' 'xor_ln64_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_322)   --->   "%and_ln64_319 = and i1 %icmp_ln64_197, i1 %xor_ln64_823" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1672 'and' 'and_ln64_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_322)   --->   "%select_ln64_189 = select i1 %and_ln64_318, i1 %and_ln64_319, i1 %icmp_ln64_198" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1673 'select' 'select_ln64_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_147)   --->   "%and_ln64_320 = and i1 %and_ln64_318, i1 %icmp_ln64_198" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1674 'and' 'and_ln64_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_321)   --->   "%xor_ln64_189 = xor i1 %select_ln64_188, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1675 'xor' 'xor_ln64_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_321)   --->   "%or_ln64_146 = or i1 %tmp_705, i1 %xor_ln64_189" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1676 'or' 'or_ln64_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_321)   --->   "%xor_ln64_190 = xor i1 %tmp_701, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1677 'xor' 'xor_ln64_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1678 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_321 = and i1 %or_ln64_146, i1 %xor_ln64_190" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1678 'and' 'and_ln64_321' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1679 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_322 = and i1 %tmp_705, i1 %select_ln64_189" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1679 'and' 'and_ln64_322' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_147)   --->   "%or_ln64_643 = or i1 %and_ln64_320, i1 %and_ln64_322" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1680 'or' 'or_ln64_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_147)   --->   "%xor_ln64_191 = xor i1 %or_ln64_643, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1681 'xor' 'xor_ln64_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_147)   --->   "%and_ln64_323 = and i1 %tmp_701, i1 %xor_ln64_191" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1682 'and' 'and_ln64_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1683 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_147 = or i1 %and_ln64_321, i1 %and_ln64_323" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1683 'or' 'or_ln64_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln64_88 = sext i16 %input_52_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1684 'sext' 'sext_ln64_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (1.94ns)   --->   "%mul_ln64_52 = mul i32 %sext_ln64_88, i32 %sext_ln64_88" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1685 'mul' 'mul_ln64_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%trunc_ln64_60 = trunc i32 %mul_ln64_52" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1686 'trunc' 'trunc_ln64_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.73ns)   --->   "%icmp_ln64_200 = icmp_ne  i11 %trunc_ln64_60, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1687 'icmp' 'icmp_ln64_200' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_104)   --->   "%zext_ln64_218 = zext i27 %shl_ln64_47" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1688 'zext' 'zext_ln64_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1689 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_104 = add i32 %zext_ln64_218, i32 %mul_ln64_57" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1689 'add' 'add_ln64_104' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_104, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1690 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node sum_462)   --->   "%sum_63 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_104, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1691 'partselect' 'sum_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node sum_462)   --->   "%tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_104, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1692 'bitselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node sum_462)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_104, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1693 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_355)   --->   "%tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_104, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1694 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node sum_462)   --->   "%or_ln64_162 = or i1 %tmp_739, i1 %icmp_ln64_219" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1695 'or' 'or_ln64_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node sum_462)   --->   "%and_ln64_354 = and i1 %or_ln64_162, i1 %tmp_740" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1696 'and' 'and_ln64_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node sum_462)   --->   "%zext_ln64_57 = zext i1 %and_ln64_354" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1697 'zext' 'zext_ln64_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1698 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_462 = add i16 %sum_63, i16 %zext_ln64_57" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1698 'add' 'sum_462' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1699 [1/1] (0.00ns)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_462, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1699 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_355)   --->   "%xor_ln64_210 = xor i1 %tmp_742, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1700 'xor' 'xor_ln64_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1701 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_355 = and i1 %tmp_741, i1 %xor_ln64_210" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1701 'and' 'and_ln64_355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_104, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1702 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1703 [1/1] (0.57ns)   --->   "%icmp_ln64_220 = icmp_eq  i3 %tmp_184, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1703 'icmp' 'icmp_ln64_220' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_104, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1704 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (0.70ns)   --->   "%icmp_ln64_221 = icmp_eq  i4 %tmp_186, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1705 'icmp' 'icmp_ln64_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1706 [1/1] (0.70ns)   --->   "%icmp_ln64_222 = icmp_eq  i4 %tmp_186, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1706 'icmp' 'icmp_ln64_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_358)   --->   "%select_ln64_210 = select i1 %and_ln64_355, i1 %icmp_ln64_221, i1 %icmp_ln64_222" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1707 'select' 'select_ln64_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_359)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_104, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1708 'bitselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_359)   --->   "%xor_ln64_828 = xor i1 %tmp_743, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1709 'xor' 'xor_ln64_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_359)   --->   "%and_ln64_356 = and i1 %icmp_ln64_220, i1 %xor_ln64_828" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1710 'and' 'and_ln64_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_359)   --->   "%select_ln64_211 = select i1 %and_ln64_355, i1 %and_ln64_356, i1 %icmp_ln64_221" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1711 'select' 'select_ln64_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_164)   --->   "%and_ln64_357 = and i1 %and_ln64_355, i1 %icmp_ln64_221" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1712 'and' 'and_ln64_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_358)   --->   "%xor_ln64_211 = xor i1 %select_ln64_210, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1713 'xor' 'xor_ln64_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_358)   --->   "%or_ln64_163 = or i1 %tmp_742, i1 %xor_ln64_211" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1714 'or' 'or_ln64_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_358)   --->   "%xor_ln64_212 = xor i1 %tmp_738, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1715 'xor' 'xor_ln64_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1716 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_358 = and i1 %or_ln64_163, i1 %xor_ln64_212" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1716 'and' 'and_ln64_358' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1717 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_359 = and i1 %tmp_742, i1 %select_ln64_211" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1717 'and' 'and_ln64_359' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_164)   --->   "%or_ln64_648 = or i1 %and_ln64_357, i1 %and_ln64_359" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1718 'or' 'or_ln64_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_164)   --->   "%xor_ln64_213 = xor i1 %or_ln64_648, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1719 'xor' 'xor_ln64_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_164)   --->   "%and_ln64_360 = and i1 %tmp_738, i1 %xor_ln64_213" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1720 'and' 'and_ln64_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1721 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_164 = or i1 %and_ln64_358, i1 %and_ln64_360" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1721 'or' 'or_ln64_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln64_98 = sext i16 %input_58_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1722 'sext' 'sext_ln64_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1723 [1/1] (1.94ns)   --->   "%mul_ln64_58 = mul i32 %sext_ln64_98, i32 %sext_ln64_98" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1723 'mul' 'mul_ln64_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_106)   --->   "%select_ln64_212 = select i1 %and_ln64_358, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1724 'select' 'select_ln64_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_106)   --->   "%select_ln64_213 = select i1 %or_ln64_164, i16 %select_ln64_212, i16 %sum_462" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1725 'select' 'select_ln64_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_106)   --->   "%shl_ln64_48 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_213, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1726 'bitconcatenate' 'shl_ln64_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_106)   --->   "%sext_ln64_99 = sext i28 %shl_ln64_48" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1727 'sext' 'sext_ln64_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1728 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_106 = add i32 %sext_ln64_99, i32 %mul_ln64_58" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1728 'add' 'add_ln64_106' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1729 [1/1] (0.00ns)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_106, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1729 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%sum_64 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_106, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1730 'partselect' 'sum_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_106, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1731 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_106, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1732 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln64_67 = trunc i32 %mul_ln64_58" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1733 'trunc' 'trunc_ln64_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (0.73ns)   --->   "%icmp_ln64_223 = icmp_ne  i11 %trunc_ln64_67, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1734 'icmp' 'icmp_ln64_223' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_362)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_106, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1735 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%or_ln64_165 = or i1 %tmp_745, i1 %icmp_ln64_223" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1736 'or' 'or_ln64_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%and_ln64_361 = and i1 %or_ln64_165, i1 %tmp_746" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1737 'and' 'and_ln64_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%zext_ln64_58 = zext i1 %and_ln64_361" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1738 'zext' 'zext_ln64_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1739 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_463 = add i16 %sum_64, i16 %zext_ln64_58" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1739 'add' 'sum_463' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_463, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1740 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_362)   --->   "%xor_ln64_214 = xor i1 %tmp_748, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1741 'xor' 'xor_ln64_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1742 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_362 = and i1 %tmp_747, i1 %xor_ln64_214" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1742 'and' 'and_ln64_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_106, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1743 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1744 [1/1] (0.57ns)   --->   "%icmp_ln64_224 = icmp_eq  i3 %tmp_187, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1744 'icmp' 'icmp_ln64_224' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1745 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_106, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1745 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1746 [1/1] (0.70ns)   --->   "%icmp_ln64_225 = icmp_eq  i4 %tmp_189, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1746 'icmp' 'icmp_ln64_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1747 [1/1] (0.70ns)   --->   "%icmp_ln64_226 = icmp_eq  i4 %tmp_189, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1747 'icmp' 'icmp_ln64_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_365)   --->   "%select_ln64_214 = select i1 %and_ln64_362, i1 %icmp_ln64_225, i1 %icmp_ln64_226" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1748 'select' 'select_ln64_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_366)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_106, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1749 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_366)   --->   "%xor_ln64_829 = xor i1 %tmp_749, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1750 'xor' 'xor_ln64_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_366)   --->   "%and_ln64_363 = and i1 %icmp_ln64_224, i1 %xor_ln64_829" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1751 'and' 'and_ln64_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_366)   --->   "%select_ln64_215 = select i1 %and_ln64_362, i1 %and_ln64_363, i1 %icmp_ln64_225" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1752 'select' 'select_ln64_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_167)   --->   "%and_ln64_364 = and i1 %and_ln64_362, i1 %icmp_ln64_225" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1753 'and' 'and_ln64_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_365)   --->   "%xor_ln64_215 = xor i1 %select_ln64_214, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1754 'xor' 'xor_ln64_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_365)   --->   "%or_ln64_166 = or i1 %tmp_748, i1 %xor_ln64_215" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1755 'or' 'or_ln64_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_365)   --->   "%xor_ln64_216 = xor i1 %tmp_744, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1756 'xor' 'xor_ln64_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1757 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_365 = and i1 %or_ln64_166, i1 %xor_ln64_216" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1757 'and' 'and_ln64_365' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1758 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_366 = and i1 %tmp_748, i1 %select_ln64_215" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1758 'and' 'and_ln64_366' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_167)   --->   "%or_ln64_649 = or i1 %and_ln64_364, i1 %and_ln64_366" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1759 'or' 'or_ln64_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_167)   --->   "%xor_ln64_217 = xor i1 %or_ln64_649, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1760 'xor' 'xor_ln64_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_167)   --->   "%and_ln64_367 = and i1 %tmp_744, i1 %xor_ln64_217" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1761 'and' 'and_ln64_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1762 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_167 = or i1 %and_ln64_365, i1 %and_ln64_367" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1762 'or' 'or_ln64_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln64_100 = sext i16 %input_59_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1763 'sext' 'sext_ln64_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1764 [1/1] (1.94ns)   --->   "%mul_ln64_59 = mul i32 %sext_ln64_100, i32 %sext_ln64_100" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1764 'mul' 'mul_ln64_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln64_68 = trunc i32 %mul_ln64_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1765 'trunc' 'trunc_ln64_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1766 [1/1] (0.73ns)   --->   "%icmp_ln64_227 = icmp_ne  i11 %trunc_ln64_68, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1766 'icmp' 'icmp_ln64_227' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_117)   --->   "%zext_ln64_219 = zext i27 %shl_ln64_53" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1767 'zext' 'zext_ln64_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1768 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_117 = add i32 %zext_ln64_219, i32 %mul_ln64_64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1768 'add' 'add_ln64_117' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_117, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1769 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node sum_468)   --->   "%sum_70 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_117, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1770 'partselect' 'sum_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node sum_468)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_117, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1771 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node sum_468)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_117, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1772 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_399)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_117, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1773 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node sum_468)   --->   "%or_ln64_182 = or i1 %tmp_782, i1 %icmp_ln64_246" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1774 'or' 'or_ln64_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node sum_468)   --->   "%and_ln64_398 = and i1 %or_ln64_182, i1 %tmp_783" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1775 'and' 'and_ln64_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node sum_468)   --->   "%zext_ln64_64 = zext i1 %and_ln64_398" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1776 'zext' 'zext_ln64_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1777 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_468 = add i16 %sum_70, i16 %zext_ln64_64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1777 'add' 'sum_468' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_468, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1778 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_399)   --->   "%xor_ln64_236 = xor i1 %tmp_785, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1779 'xor' 'xor_ln64_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1780 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_399 = and i1 %tmp_784, i1 %xor_ln64_236" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1780 'and' 'and_ln64_399' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_117, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1781 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1782 [1/1] (0.57ns)   --->   "%icmp_ln64_247 = icmp_eq  i3 %tmp_207, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1782 'icmp' 'icmp_ln64_247' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_117, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1783 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1784 [1/1] (0.70ns)   --->   "%icmp_ln64_248 = icmp_eq  i4 %tmp_209, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1784 'icmp' 'icmp_ln64_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1785 [1/1] (0.70ns)   --->   "%icmp_ln64_249 = icmp_eq  i4 %tmp_209, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1785 'icmp' 'icmp_ln64_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_402)   --->   "%select_ln64_236 = select i1 %and_ln64_399, i1 %icmp_ln64_248, i1 %icmp_ln64_249" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1786 'select' 'select_ln64_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_403)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_117, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1787 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_403)   --->   "%xor_ln64_834 = xor i1 %tmp_786, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1788 'xor' 'xor_ln64_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_403)   --->   "%and_ln64_400 = and i1 %icmp_ln64_247, i1 %xor_ln64_834" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1789 'and' 'and_ln64_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_403)   --->   "%select_ln64_237 = select i1 %and_ln64_399, i1 %and_ln64_400, i1 %icmp_ln64_248" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1790 'select' 'select_ln64_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_184)   --->   "%and_ln64_401 = and i1 %and_ln64_399, i1 %icmp_ln64_248" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1791 'and' 'and_ln64_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_402)   --->   "%xor_ln64_237 = xor i1 %select_ln64_236, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1792 'xor' 'xor_ln64_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_402)   --->   "%or_ln64_183 = or i1 %tmp_785, i1 %xor_ln64_237" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1793 'or' 'or_ln64_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_402)   --->   "%xor_ln64_238 = xor i1 %tmp_781, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1794 'xor' 'xor_ln64_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1795 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_402 = and i1 %or_ln64_183, i1 %xor_ln64_238" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1795 'and' 'and_ln64_402' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1796 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_403 = and i1 %tmp_785, i1 %select_ln64_237" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1796 'and' 'and_ln64_403' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_184)   --->   "%or_ln64_654 = or i1 %and_ln64_401, i1 %and_ln64_403" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1797 'or' 'or_ln64_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_184)   --->   "%xor_ln64_239 = xor i1 %or_ln64_654, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1798 'xor' 'xor_ln64_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_184)   --->   "%and_ln64_404 = and i1 %tmp_781, i1 %xor_ln64_239" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1799 'and' 'and_ln64_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1800 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_184 = or i1 %and_ln64_402, i1 %and_ln64_404" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1800 'or' 'or_ln64_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln64_110 = sext i16 %input_65_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1801 'sext' 'sext_ln64_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1802 [1/1] (1.94ns)   --->   "%mul_ln64_65 = mul i32 %sext_ln64_110, i32 %sext_ln64_110" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1802 'mul' 'mul_ln64_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_119)   --->   "%select_ln64_238 = select i1 %and_ln64_402, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1803 'select' 'select_ln64_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_119)   --->   "%select_ln64_239 = select i1 %or_ln64_184, i16 %select_ln64_238, i16 %sum_468" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1804 'select' 'select_ln64_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_119)   --->   "%shl_ln64_54 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_239, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1805 'bitconcatenate' 'shl_ln64_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_119)   --->   "%sext_ln64_111 = sext i28 %shl_ln64_54" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1806 'sext' 'sext_ln64_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1807 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_119 = add i32 %sext_ln64_111, i32 %mul_ln64_65" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1807 'add' 'add_ln64_119' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_119, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1808 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%sum_71 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_119, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1809 'partselect' 'sum_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_119, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1810 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_119, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1811 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1812 [1/1] (0.00ns)   --->   "%trunc_ln64_75 = trunc i32 %mul_ln64_65" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1812 'trunc' 'trunc_ln64_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1813 [1/1] (0.73ns)   --->   "%icmp_ln64_250 = icmp_ne  i11 %trunc_ln64_75, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1813 'icmp' 'icmp_ln64_250' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_406)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_119, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1814 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%or_ln64_185 = or i1 %tmp_788, i1 %icmp_ln64_250" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1815 'or' 'or_ln64_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%and_ln64_405 = and i1 %or_ln64_185, i1 %tmp_789" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1816 'and' 'and_ln64_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%zext_ln64_65 = zext i1 %and_ln64_405" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1817 'zext' 'zext_ln64_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1818 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_469 = add i16 %sum_71, i16 %zext_ln64_65" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1818 'add' 'sum_469' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_469, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1819 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_406)   --->   "%xor_ln64_240 = xor i1 %tmp_791, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1820 'xor' 'xor_ln64_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1821 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_406 = and i1 %tmp_790, i1 %xor_ln64_240" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1821 'and' 'and_ln64_406' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_119, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1822 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1823 [1/1] (0.57ns)   --->   "%icmp_ln64_251 = icmp_eq  i3 %tmp_210, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1823 'icmp' 'icmp_ln64_251' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_119, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1824 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1825 [1/1] (0.70ns)   --->   "%icmp_ln64_252 = icmp_eq  i4 %tmp_212, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1825 'icmp' 'icmp_ln64_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1826 [1/1] (0.70ns)   --->   "%icmp_ln64_253 = icmp_eq  i4 %tmp_212, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1826 'icmp' 'icmp_ln64_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_409)   --->   "%select_ln64_240 = select i1 %and_ln64_406, i1 %icmp_ln64_252, i1 %icmp_ln64_253" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1827 'select' 'select_ln64_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_410)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_119, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1828 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_410)   --->   "%xor_ln64_835 = xor i1 %tmp_792, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1829 'xor' 'xor_ln64_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_410)   --->   "%and_ln64_407 = and i1 %icmp_ln64_251, i1 %xor_ln64_835" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1830 'and' 'and_ln64_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_410)   --->   "%select_ln64_241 = select i1 %and_ln64_406, i1 %and_ln64_407, i1 %icmp_ln64_252" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1831 'select' 'select_ln64_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_187)   --->   "%and_ln64_408 = and i1 %and_ln64_406, i1 %icmp_ln64_252" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1832 'and' 'and_ln64_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_409)   --->   "%xor_ln64_241 = xor i1 %select_ln64_240, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1833 'xor' 'xor_ln64_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_409)   --->   "%or_ln64_186 = or i1 %tmp_791, i1 %xor_ln64_241" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1834 'or' 'or_ln64_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_409)   --->   "%xor_ln64_242 = xor i1 %tmp_787, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1835 'xor' 'xor_ln64_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1836 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_409 = and i1 %or_ln64_186, i1 %xor_ln64_242" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1836 'and' 'and_ln64_409' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1837 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_410 = and i1 %tmp_791, i1 %select_ln64_241" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1837 'and' 'and_ln64_410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_187)   --->   "%or_ln64_655 = or i1 %and_ln64_408, i1 %and_ln64_410" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1838 'or' 'or_ln64_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_187)   --->   "%xor_ln64_243 = xor i1 %or_ln64_655, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1839 'xor' 'xor_ln64_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_187)   --->   "%and_ln64_411 = and i1 %tmp_787, i1 %xor_ln64_243" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1840 'and' 'and_ln64_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1841 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_187 = or i1 %and_ln64_409, i1 %and_ln64_411" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1841 'or' 'or_ln64_187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln64_112 = sext i16 %input_66_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1842 'sext' 'sext_ln64_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1843 [1/1] (1.94ns)   --->   "%mul_ln64_66 = mul i32 %sext_ln64_112, i32 %sext_ln64_112" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1843 'mul' 'mul_ln64_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1844 [1/1] (0.00ns)   --->   "%trunc_ln64_76 = trunc i32 %mul_ln64_66" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1844 'trunc' 'trunc_ln64_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1845 [1/1] (0.73ns)   --->   "%icmp_ln64_254 = icmp_ne  i11 %trunc_ln64_76, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1845 'icmp' 'icmp_ln64_254' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_130)   --->   "%zext_ln64_220 = zext i27 %shl_ln64_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1846 'zext' 'zext_ln64_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1847 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_130 = add i32 %zext_ln64_220, i32 %mul_ln64_71" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1847 'add' 'add_ln64_130' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1848 [1/1] (0.00ns)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_130, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1848 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node sum_474)   --->   "%sum_77 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_130, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1849 'partselect' 'sum_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node sum_474)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_130, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1850 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node sum_474)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_130, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1851 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_443)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_130, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1852 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node sum_474)   --->   "%or_ln64_202 = or i1 %tmp_825, i1 %icmp_ln64_273" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1853 'or' 'or_ln64_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node sum_474)   --->   "%and_ln64_442 = and i1 %or_ln64_202, i1 %tmp_826" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1854 'and' 'and_ln64_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node sum_474)   --->   "%zext_ln64_71 = zext i1 %and_ln64_442" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1855 'zext' 'zext_ln64_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1856 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_474 = add i16 %sum_77, i16 %zext_ln64_71" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1856 'add' 'sum_474' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_474, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1857 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_443)   --->   "%xor_ln64_262 = xor i1 %tmp_828, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1858 'xor' 'xor_ln64_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1859 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_443 = and i1 %tmp_827, i1 %xor_ln64_262" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1859 'and' 'and_ln64_443' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1860 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_130, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1860 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1861 [1/1] (0.57ns)   --->   "%icmp_ln64_274 = icmp_eq  i3 %tmp_230, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1861 'icmp' 'icmp_ln64_274' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_130, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1862 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1863 [1/1] (0.70ns)   --->   "%icmp_ln64_275 = icmp_eq  i4 %tmp_232, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1863 'icmp' 'icmp_ln64_275' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1864 [1/1] (0.70ns)   --->   "%icmp_ln64_276 = icmp_eq  i4 %tmp_232, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1864 'icmp' 'icmp_ln64_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_446)   --->   "%select_ln64_262 = select i1 %and_ln64_443, i1 %icmp_ln64_275, i1 %icmp_ln64_276" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1865 'select' 'select_ln64_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_447)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_130, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1866 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_447)   --->   "%xor_ln64_840 = xor i1 %tmp_829, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1867 'xor' 'xor_ln64_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_447)   --->   "%and_ln64_444 = and i1 %icmp_ln64_274, i1 %xor_ln64_840" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1868 'and' 'and_ln64_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_447)   --->   "%select_ln64_263 = select i1 %and_ln64_443, i1 %and_ln64_444, i1 %icmp_ln64_275" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1869 'select' 'select_ln64_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_204)   --->   "%and_ln64_445 = and i1 %and_ln64_443, i1 %icmp_ln64_275" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1870 'and' 'and_ln64_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_446)   --->   "%xor_ln64_263 = xor i1 %select_ln64_262, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1871 'xor' 'xor_ln64_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_446)   --->   "%or_ln64_203 = or i1 %tmp_828, i1 %xor_ln64_263" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1872 'or' 'or_ln64_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_446)   --->   "%xor_ln64_264 = xor i1 %tmp_824, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1873 'xor' 'xor_ln64_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1874 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_446 = and i1 %or_ln64_203, i1 %xor_ln64_264" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1874 'and' 'and_ln64_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1875 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_447 = and i1 %tmp_828, i1 %select_ln64_263" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1875 'and' 'and_ln64_447' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_204)   --->   "%or_ln64_660 = or i1 %and_ln64_445, i1 %and_ln64_447" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1876 'or' 'or_ln64_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_204)   --->   "%xor_ln64_265 = xor i1 %or_ln64_660, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1877 'xor' 'xor_ln64_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_204)   --->   "%and_ln64_448 = and i1 %tmp_824, i1 %xor_ln64_265" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1878 'and' 'and_ln64_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1879 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_204 = or i1 %and_ln64_446, i1 %and_ln64_448" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1879 'or' 'or_ln64_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln64_122 = sext i16 %input_72_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1880 'sext' 'sext_ln64_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1881 [1/1] (1.94ns)   --->   "%mul_ln64_72 = mul i32 %sext_ln64_122, i32 %sext_ln64_122" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1881 'mul' 'mul_ln64_72' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_132)   --->   "%select_ln64_264 = select i1 %and_ln64_446, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1882 'select' 'select_ln64_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_132)   --->   "%select_ln64_265 = select i1 %or_ln64_204, i16 %select_ln64_264, i16 %sum_474" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1883 'select' 'select_ln64_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_132)   --->   "%shl_ln64_60 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_265, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1884 'bitconcatenate' 'shl_ln64_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_132)   --->   "%sext_ln64_123 = sext i28 %shl_ln64_60" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1885 'sext' 'sext_ln64_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1886 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_132 = add i32 %sext_ln64_123, i32 %mul_ln64_72" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1886 'add' 'add_ln64_132' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_132, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1887 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%sum_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_132, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1888 'partselect' 'sum_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_132, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1889 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_132, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1890 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1891 [1/1] (0.00ns)   --->   "%trunc_ln64_83 = trunc i32 %mul_ln64_72" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1891 'trunc' 'trunc_ln64_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1892 [1/1] (0.73ns)   --->   "%icmp_ln64_277 = icmp_ne  i11 %trunc_ln64_83, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1892 'icmp' 'icmp_ln64_277' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_450)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_132, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1893 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%or_ln64_205 = or i1 %tmp_831, i1 %icmp_ln64_277" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1894 'or' 'or_ln64_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%and_ln64_449 = and i1 %or_ln64_205, i1 %tmp_832" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1895 'and' 'and_ln64_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%zext_ln64_72 = zext i1 %and_ln64_449" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1896 'zext' 'zext_ln64_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1897 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_475 = add i16 %sum_78, i16 %zext_ln64_72" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1897 'add' 'sum_475' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1898 [1/1] (0.00ns)   --->   "%tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_475, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1898 'bitselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_450)   --->   "%xor_ln64_266 = xor i1 %tmp_834, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1899 'xor' 'xor_ln64_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1900 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_450 = and i1 %tmp_833, i1 %xor_ln64_266" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1900 'and' 'and_ln64_450' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_132, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1901 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1902 [1/1] (0.57ns)   --->   "%icmp_ln64_278 = icmp_eq  i3 %tmp_233, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1902 'icmp' 'icmp_ln64_278' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1903 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_132, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1903 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1904 [1/1] (0.70ns)   --->   "%icmp_ln64_279 = icmp_eq  i4 %tmp_235, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1904 'icmp' 'icmp_ln64_279' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1905 [1/1] (0.70ns)   --->   "%icmp_ln64_280 = icmp_eq  i4 %tmp_235, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1905 'icmp' 'icmp_ln64_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_453)   --->   "%select_ln64_266 = select i1 %and_ln64_450, i1 %icmp_ln64_279, i1 %icmp_ln64_280" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1906 'select' 'select_ln64_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_454)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_132, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1907 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_454)   --->   "%xor_ln64_841 = xor i1 %tmp_835, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1908 'xor' 'xor_ln64_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_454)   --->   "%and_ln64_451 = and i1 %icmp_ln64_278, i1 %xor_ln64_841" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1909 'and' 'and_ln64_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_454)   --->   "%select_ln64_267 = select i1 %and_ln64_450, i1 %and_ln64_451, i1 %icmp_ln64_279" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1910 'select' 'select_ln64_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_207)   --->   "%and_ln64_452 = and i1 %and_ln64_450, i1 %icmp_ln64_279" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1911 'and' 'and_ln64_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_453)   --->   "%xor_ln64_267 = xor i1 %select_ln64_266, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1912 'xor' 'xor_ln64_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_453)   --->   "%or_ln64_206 = or i1 %tmp_834, i1 %xor_ln64_267" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1913 'or' 'or_ln64_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_453)   --->   "%xor_ln64_268 = xor i1 %tmp_830, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1914 'xor' 'xor_ln64_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1915 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_453 = and i1 %or_ln64_206, i1 %xor_ln64_268" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1915 'and' 'and_ln64_453' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1916 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_454 = and i1 %tmp_834, i1 %select_ln64_267" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1916 'and' 'and_ln64_454' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_207)   --->   "%or_ln64_661 = or i1 %and_ln64_452, i1 %and_ln64_454" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1917 'or' 'or_ln64_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_207)   --->   "%xor_ln64_269 = xor i1 %or_ln64_661, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1918 'xor' 'xor_ln64_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_207)   --->   "%and_ln64_455 = and i1 %tmp_830, i1 %xor_ln64_269" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1919 'and' 'and_ln64_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1920 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_207 = or i1 %and_ln64_453, i1 %and_ln64_455" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1920 'or' 'or_ln64_207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln64_124 = sext i16 %input_73_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1921 'sext' 'sext_ln64_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1922 [1/1] (1.94ns)   --->   "%mul_ln64_73 = mul i32 %sext_ln64_124, i32 %sext_ln64_124" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1922 'mul' 'mul_ln64_73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln64_84 = trunc i32 %mul_ln64_73" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1923 'trunc' 'trunc_ln64_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1924 [1/1] (0.73ns)   --->   "%icmp_ln64_281 = icmp_ne  i11 %trunc_ln64_84, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1924 'icmp' 'icmp_ln64_281' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_143)   --->   "%zext_ln64_221 = zext i27 %shl_ln64_65" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1925 'zext' 'zext_ln64_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1926 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_143 = add i32 %zext_ln64_221, i32 %mul_ln64_78" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1926 'add' 'add_ln64_143' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1927 [1/1] (0.00ns)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_143, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1927 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node sum_480)   --->   "%sum_84 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_143, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1928 'partselect' 'sum_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node sum_480)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_143, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1929 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node sum_480)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_143, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1930 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_487)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_143, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1931 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node sum_480)   --->   "%or_ln64_222 = or i1 %tmp_868, i1 %icmp_ln64_300" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1932 'or' 'or_ln64_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node sum_480)   --->   "%and_ln64_486 = and i1 %or_ln64_222, i1 %tmp_869" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1933 'and' 'and_ln64_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node sum_480)   --->   "%zext_ln64_78 = zext i1 %and_ln64_486" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1934 'zext' 'zext_ln64_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1935 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_480 = add i16 %sum_84, i16 %zext_ln64_78" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1935 'add' 'sum_480' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_480, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1936 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_487)   --->   "%xor_ln64_288 = xor i1 %tmp_871, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1937 'xor' 'xor_ln64_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1938 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_487 = and i1 %tmp_870, i1 %xor_ln64_288" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1938 'and' 'and_ln64_487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1939 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_143, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1939 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1940 [1/1] (0.57ns)   --->   "%icmp_ln64_301 = icmp_eq  i3 %tmp_253, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1940 'icmp' 'icmp_ln64_301' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1941 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_143, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1941 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1942 [1/1] (0.70ns)   --->   "%icmp_ln64_302 = icmp_eq  i4 %tmp_255, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1942 'icmp' 'icmp_ln64_302' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1943 [1/1] (0.70ns)   --->   "%icmp_ln64_303 = icmp_eq  i4 %tmp_255, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1943 'icmp' 'icmp_ln64_303' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_490)   --->   "%select_ln64_288 = select i1 %and_ln64_487, i1 %icmp_ln64_302, i1 %icmp_ln64_303" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1944 'select' 'select_ln64_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_491)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_143, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1945 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_491)   --->   "%xor_ln64_846 = xor i1 %tmp_872, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1946 'xor' 'xor_ln64_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_491)   --->   "%and_ln64_488 = and i1 %icmp_ln64_301, i1 %xor_ln64_846" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1947 'and' 'and_ln64_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_491)   --->   "%select_ln64_289 = select i1 %and_ln64_487, i1 %and_ln64_488, i1 %icmp_ln64_302" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1948 'select' 'select_ln64_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_224)   --->   "%and_ln64_489 = and i1 %and_ln64_487, i1 %icmp_ln64_302" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1949 'and' 'and_ln64_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_490)   --->   "%xor_ln64_289 = xor i1 %select_ln64_288, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1950 'xor' 'xor_ln64_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_490)   --->   "%or_ln64_223 = or i1 %tmp_871, i1 %xor_ln64_289" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1951 'or' 'or_ln64_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_490)   --->   "%xor_ln64_290 = xor i1 %tmp_867, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1952 'xor' 'xor_ln64_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1953 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_490 = and i1 %or_ln64_223, i1 %xor_ln64_290" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1953 'and' 'and_ln64_490' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1954 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_491 = and i1 %tmp_871, i1 %select_ln64_289" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1954 'and' 'and_ln64_491' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_224)   --->   "%or_ln64_666 = or i1 %and_ln64_489, i1 %and_ln64_491" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1955 'or' 'or_ln64_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_224)   --->   "%xor_ln64_291 = xor i1 %or_ln64_666, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1956 'xor' 'xor_ln64_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_224)   --->   "%and_ln64_492 = and i1 %tmp_867, i1 %xor_ln64_291" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1957 'and' 'and_ln64_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1958 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_224 = or i1 %and_ln64_490, i1 %and_ln64_492" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1958 'or' 'or_ln64_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln64_134 = sext i16 %input_79_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1959 'sext' 'sext_ln64_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1960 [1/1] (1.94ns)   --->   "%mul_ln64_79 = mul i32 %sext_ln64_134, i32 %sext_ln64_134" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1960 'mul' 'mul_ln64_79' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_145)   --->   "%select_ln64_290 = select i1 %and_ln64_490, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1961 'select' 'select_ln64_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_145)   --->   "%select_ln64_291 = select i1 %or_ln64_224, i16 %select_ln64_290, i16 %sum_480" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1962 'select' 'select_ln64_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_145)   --->   "%shl_ln64_66 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_291, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1963 'bitconcatenate' 'shl_ln64_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_145)   --->   "%sext_ln64_135 = sext i28 %shl_ln64_66" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1964 'sext' 'sext_ln64_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1965 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_145 = add i32 %sext_ln64_135, i32 %mul_ln64_79" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1965 'add' 'add_ln64_145' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_145, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1966 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%sum_85 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_145, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1967 'partselect' 'sum_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_145, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 1968 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_145, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1969 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1970 [1/1] (0.00ns)   --->   "%trunc_ln64_91 = trunc i32 %mul_ln64_79" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1970 'trunc' 'trunc_ln64_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1971 [1/1] (0.73ns)   --->   "%icmp_ln64_304 = icmp_ne  i11 %trunc_ln64_91, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1971 'icmp' 'icmp_ln64_304' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_494)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_145, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1972 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%or_ln64_225 = or i1 %tmp_874, i1 %icmp_ln64_304" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1973 'or' 'or_ln64_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%and_ln64_493 = and i1 %or_ln64_225, i1 %tmp_875" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1974 'and' 'and_ln64_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%zext_ln64_79 = zext i1 %and_ln64_493" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1975 'zext' 'zext_ln64_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1976 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_481 = add i16 %sum_85, i16 %zext_ln64_79" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1976 'add' 'sum_481' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_481, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1977 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_494)   --->   "%xor_ln64_292 = xor i1 %tmp_877, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1978 'xor' 'xor_ln64_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1979 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_494 = and i1 %tmp_876, i1 %xor_ln64_292" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1979 'and' 'and_ln64_494' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1980 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_145, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1980 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1981 [1/1] (0.57ns)   --->   "%icmp_ln64_305 = icmp_eq  i3 %tmp_256, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1981 'icmp' 'icmp_ln64_305' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_145, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1982 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1983 [1/1] (0.70ns)   --->   "%icmp_ln64_306 = icmp_eq  i4 %tmp_258, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1983 'icmp' 'icmp_ln64_306' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1984 [1/1] (0.70ns)   --->   "%icmp_ln64_307 = icmp_eq  i4 %tmp_258, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1984 'icmp' 'icmp_ln64_307' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_497)   --->   "%select_ln64_292 = select i1 %and_ln64_494, i1 %icmp_ln64_306, i1 %icmp_ln64_307" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1985 'select' 'select_ln64_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_498)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_145, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1986 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_498)   --->   "%xor_ln64_847 = xor i1 %tmp_878, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1987 'xor' 'xor_ln64_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_498)   --->   "%and_ln64_495 = and i1 %icmp_ln64_305, i1 %xor_ln64_847" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1988 'and' 'and_ln64_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_498)   --->   "%select_ln64_293 = select i1 %and_ln64_494, i1 %and_ln64_495, i1 %icmp_ln64_306" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1989 'select' 'select_ln64_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_227)   --->   "%and_ln64_496 = and i1 %and_ln64_494, i1 %icmp_ln64_306" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1990 'and' 'and_ln64_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_497)   --->   "%xor_ln64_293 = xor i1 %select_ln64_292, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1991 'xor' 'xor_ln64_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_497)   --->   "%or_ln64_226 = or i1 %tmp_877, i1 %xor_ln64_293" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1992 'or' 'or_ln64_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_497)   --->   "%xor_ln64_294 = xor i1 %tmp_873, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1993 'xor' 'xor_ln64_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1994 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_497 = and i1 %or_ln64_226, i1 %xor_ln64_294" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1994 'and' 'and_ln64_497' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1995 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_498 = and i1 %tmp_877, i1 %select_ln64_293" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1995 'and' 'and_ln64_498' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_227)   --->   "%or_ln64_667 = or i1 %and_ln64_496, i1 %and_ln64_498" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1996 'or' 'or_ln64_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_227)   --->   "%xor_ln64_295 = xor i1 %or_ln64_667, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1997 'xor' 'xor_ln64_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_227)   --->   "%and_ln64_499 = and i1 %tmp_873, i1 %xor_ln64_295" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1998 'and' 'and_ln64_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1999 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_227 = or i1 %and_ln64_497, i1 %and_ln64_499" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 1999 'or' 'or_ln64_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln64_136 = sext i16 %input_80_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2000 'sext' 'sext_ln64_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2001 [1/1] (1.94ns)   --->   "%mul_ln64_80 = mul i32 %sext_ln64_136, i32 %sext_ln64_136" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2001 'mul' 'mul_ln64_80' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2002 [1/1] (0.00ns)   --->   "%trunc_ln64_92 = trunc i32 %mul_ln64_80" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2002 'trunc' 'trunc_ln64_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2003 [1/1] (0.73ns)   --->   "%icmp_ln64_308 = icmp_ne  i11 %trunc_ln64_92, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2003 'icmp' 'icmp_ln64_308' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_156)   --->   "%zext_ln64_222 = zext i27 %shl_ln64_71" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2004 'zext' 'zext_ln64_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2005 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_156 = add i32 %zext_ln64_222, i32 %mul_ln64_85" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2005 'add' 'add_ln64_156' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_156, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2006 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node sum_486)   --->   "%sum_91 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_156, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2007 'partselect' 'sum_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node sum_486)   --->   "%tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_156, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2008 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node sum_486)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_156, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2009 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_531)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_156, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2010 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node sum_486)   --->   "%or_ln64_242 = or i1 %tmp_911, i1 %icmp_ln64_327" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2011 'or' 'or_ln64_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node sum_486)   --->   "%and_ln64_530 = and i1 %or_ln64_242, i1 %tmp_912" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2012 'and' 'and_ln64_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node sum_486)   --->   "%zext_ln64_85 = zext i1 %and_ln64_530" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2013 'zext' 'zext_ln64_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2014 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_486 = add i16 %sum_91, i16 %zext_ln64_85" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2014 'add' 'sum_486' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_486, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2015 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_531)   --->   "%xor_ln64_314 = xor i1 %tmp_914, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2016 'xor' 'xor_ln64_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2017 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_531 = and i1 %tmp_913, i1 %xor_ln64_314" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2017 'and' 'and_ln64_531' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_156, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2018 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2019 [1/1] (0.57ns)   --->   "%icmp_ln64_328 = icmp_eq  i3 %tmp_276, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2019 'icmp' 'icmp_ln64_328' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_156, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2020 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2021 [1/1] (0.70ns)   --->   "%icmp_ln64_329 = icmp_eq  i4 %tmp_278, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2021 'icmp' 'icmp_ln64_329' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2022 [1/1] (0.70ns)   --->   "%icmp_ln64_330 = icmp_eq  i4 %tmp_278, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2022 'icmp' 'icmp_ln64_330' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_534)   --->   "%select_ln64_314 = select i1 %and_ln64_531, i1 %icmp_ln64_329, i1 %icmp_ln64_330" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2023 'select' 'select_ln64_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_535)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_156, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2024 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_535)   --->   "%xor_ln64_852 = xor i1 %tmp_915, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2025 'xor' 'xor_ln64_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_535)   --->   "%and_ln64_532 = and i1 %icmp_ln64_328, i1 %xor_ln64_852" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2026 'and' 'and_ln64_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_535)   --->   "%select_ln64_315 = select i1 %and_ln64_531, i1 %and_ln64_532, i1 %icmp_ln64_329" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2027 'select' 'select_ln64_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_244)   --->   "%and_ln64_533 = and i1 %and_ln64_531, i1 %icmp_ln64_329" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2028 'and' 'and_ln64_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_534)   --->   "%xor_ln64_315 = xor i1 %select_ln64_314, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2029 'xor' 'xor_ln64_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_534)   --->   "%or_ln64_243 = or i1 %tmp_914, i1 %xor_ln64_315" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2030 'or' 'or_ln64_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_534)   --->   "%xor_ln64_316 = xor i1 %tmp_910, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2031 'xor' 'xor_ln64_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2032 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_534 = and i1 %or_ln64_243, i1 %xor_ln64_316" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2032 'and' 'and_ln64_534' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2033 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_535 = and i1 %tmp_914, i1 %select_ln64_315" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2033 'and' 'and_ln64_535' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_244)   --->   "%or_ln64_672 = or i1 %and_ln64_533, i1 %and_ln64_535" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2034 'or' 'or_ln64_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_244)   --->   "%xor_ln64_317 = xor i1 %or_ln64_672, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2035 'xor' 'xor_ln64_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_244)   --->   "%and_ln64_536 = and i1 %tmp_910, i1 %xor_ln64_317" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2036 'and' 'and_ln64_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2037 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_244 = or i1 %and_ln64_534, i1 %and_ln64_536" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2037 'or' 'or_ln64_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln64_146 = sext i16 %input_86_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2038 'sext' 'sext_ln64_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2039 [1/1] (1.94ns)   --->   "%mul_ln64_86 = mul i32 %sext_ln64_146, i32 %sext_ln64_146" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2039 'mul' 'mul_ln64_86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_158)   --->   "%select_ln64_316 = select i1 %and_ln64_534, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2040 'select' 'select_ln64_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_158)   --->   "%select_ln64_317 = select i1 %or_ln64_244, i16 %select_ln64_316, i16 %sum_486" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2041 'select' 'select_ln64_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_158)   --->   "%shl_ln64_72 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_317, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2042 'bitconcatenate' 'shl_ln64_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_158)   --->   "%sext_ln64_147 = sext i28 %shl_ln64_72" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2043 'sext' 'sext_ln64_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2044 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_158 = add i32 %sext_ln64_147, i32 %mul_ln64_86" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2044 'add' 'add_ln64_158' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_158, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2045 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%sum_92 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_158, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2046 'partselect' 'sum_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%tmp_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_158, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2047 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%tmp_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_158, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2048 'bitselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2049 [1/1] (0.00ns)   --->   "%trunc_ln64_99 = trunc i32 %mul_ln64_86" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2049 'trunc' 'trunc_ln64_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2050 [1/1] (0.73ns)   --->   "%icmp_ln64_331 = icmp_ne  i11 %trunc_ln64_99, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2050 'icmp' 'icmp_ln64_331' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_538)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_158, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2051 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%or_ln64_245 = or i1 %tmp_917, i1 %icmp_ln64_331" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2052 'or' 'or_ln64_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%and_ln64_537 = and i1 %or_ln64_245, i1 %tmp_918" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2053 'and' 'and_ln64_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%zext_ln64_86 = zext i1 %and_ln64_537" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2054 'zext' 'zext_ln64_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2055 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_487 = add i16 %sum_92, i16 %zext_ln64_86" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2055 'add' 'sum_487' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2056 [1/1] (0.00ns)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_487, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2056 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_538)   --->   "%xor_ln64_318 = xor i1 %tmp_920, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2057 'xor' 'xor_ln64_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2058 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_538 = and i1 %tmp_919, i1 %xor_ln64_318" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2058 'and' 'and_ln64_538' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_158, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2059 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2060 [1/1] (0.57ns)   --->   "%icmp_ln64_332 = icmp_eq  i3 %tmp_279, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2060 'icmp' 'icmp_ln64_332' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_158, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2061 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2062 [1/1] (0.70ns)   --->   "%icmp_ln64_333 = icmp_eq  i4 %tmp_281, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2062 'icmp' 'icmp_ln64_333' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2063 [1/1] (0.70ns)   --->   "%icmp_ln64_334 = icmp_eq  i4 %tmp_281, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2063 'icmp' 'icmp_ln64_334' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_541)   --->   "%select_ln64_318 = select i1 %and_ln64_538, i1 %icmp_ln64_333, i1 %icmp_ln64_334" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2064 'select' 'select_ln64_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_542)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_158, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2065 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_542)   --->   "%xor_ln64_853 = xor i1 %tmp_921, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2066 'xor' 'xor_ln64_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_542)   --->   "%and_ln64_539 = and i1 %icmp_ln64_332, i1 %xor_ln64_853" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2067 'and' 'and_ln64_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_542)   --->   "%select_ln64_319 = select i1 %and_ln64_538, i1 %and_ln64_539, i1 %icmp_ln64_333" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2068 'select' 'select_ln64_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_247)   --->   "%and_ln64_540 = and i1 %and_ln64_538, i1 %icmp_ln64_333" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2069 'and' 'and_ln64_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_541)   --->   "%xor_ln64_319 = xor i1 %select_ln64_318, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2070 'xor' 'xor_ln64_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_541)   --->   "%or_ln64_246 = or i1 %tmp_920, i1 %xor_ln64_319" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2071 'or' 'or_ln64_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_541)   --->   "%xor_ln64_320 = xor i1 %tmp_916, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2072 'xor' 'xor_ln64_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2073 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_541 = and i1 %or_ln64_246, i1 %xor_ln64_320" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2073 'and' 'and_ln64_541' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2074 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_542 = and i1 %tmp_920, i1 %select_ln64_319" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2074 'and' 'and_ln64_542' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_247)   --->   "%or_ln64_673 = or i1 %and_ln64_540, i1 %and_ln64_542" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2075 'or' 'or_ln64_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_247)   --->   "%xor_ln64_321 = xor i1 %or_ln64_673, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2076 'xor' 'xor_ln64_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_247)   --->   "%and_ln64_543 = and i1 %tmp_916, i1 %xor_ln64_321" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2077 'and' 'and_ln64_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2078 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_247 = or i1 %and_ln64_541, i1 %and_ln64_543" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2078 'or' 'or_ln64_247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln64_148 = sext i16 %input_87_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2079 'sext' 'sext_ln64_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2080 [1/1] (1.94ns)   --->   "%mul_ln64_87 = mul i32 %sext_ln64_148, i32 %sext_ln64_148" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2080 'mul' 'mul_ln64_87' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2081 [1/1] (0.00ns)   --->   "%trunc_ln64_100 = trunc i32 %mul_ln64_87" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2081 'trunc' 'trunc_ln64_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2082 [1/1] (0.73ns)   --->   "%icmp_ln64_335 = icmp_ne  i11 %trunc_ln64_100, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2082 'icmp' 'icmp_ln64_335' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_169)   --->   "%zext_ln64_223 = zext i27 %shl_ln64_77" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2083 'zext' 'zext_ln64_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2084 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_169 = add i32 %zext_ln64_223, i32 %mul_ln64_92" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2084 'add' 'add_ln64_169' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2085 [1/1] (0.00ns)   --->   "%tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_169, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2085 'bitselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node sum_492)   --->   "%sum_98 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_169, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2086 'partselect' 'sum_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node sum_492)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_169, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2087 'bitselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node sum_492)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_169, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2088 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_575)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_169, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2089 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node sum_492)   --->   "%or_ln64_262 = or i1 %tmp_954, i1 %icmp_ln64_354" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2090 'or' 'or_ln64_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node sum_492)   --->   "%and_ln64_574 = and i1 %or_ln64_262, i1 %tmp_955" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2091 'and' 'and_ln64_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node sum_492)   --->   "%zext_ln64_92 = zext i1 %and_ln64_574" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2092 'zext' 'zext_ln64_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2093 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_492 = add i16 %sum_98, i16 %zext_ln64_92" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2093 'add' 'sum_492' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2094 [1/1] (0.00ns)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_492, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2094 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_575)   --->   "%xor_ln64_340 = xor i1 %tmp_957, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2095 'xor' 'xor_ln64_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2096 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_575 = and i1 %tmp_956, i1 %xor_ln64_340" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2096 'and' 'and_ln64_575' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2097 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_169, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2097 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2098 [1/1] (0.57ns)   --->   "%icmp_ln64_355 = icmp_eq  i3 %tmp_299, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2098 'icmp' 'icmp_ln64_355' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_169, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2099 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2100 [1/1] (0.70ns)   --->   "%icmp_ln64_356 = icmp_eq  i4 %tmp_301, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2100 'icmp' 'icmp_ln64_356' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2101 [1/1] (0.70ns)   --->   "%icmp_ln64_357 = icmp_eq  i4 %tmp_301, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2101 'icmp' 'icmp_ln64_357' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_578)   --->   "%select_ln64_340 = select i1 %and_ln64_575, i1 %icmp_ln64_356, i1 %icmp_ln64_357" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2102 'select' 'select_ln64_340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_579)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_169, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2103 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_579)   --->   "%xor_ln64_858 = xor i1 %tmp_958, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2104 'xor' 'xor_ln64_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_579)   --->   "%and_ln64_576 = and i1 %icmp_ln64_355, i1 %xor_ln64_858" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2105 'and' 'and_ln64_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_579)   --->   "%select_ln64_341 = select i1 %and_ln64_575, i1 %and_ln64_576, i1 %icmp_ln64_356" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2106 'select' 'select_ln64_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_264)   --->   "%and_ln64_577 = and i1 %and_ln64_575, i1 %icmp_ln64_356" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2107 'and' 'and_ln64_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_578)   --->   "%xor_ln64_341 = xor i1 %select_ln64_340, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2108 'xor' 'xor_ln64_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_578)   --->   "%or_ln64_263 = or i1 %tmp_957, i1 %xor_ln64_341" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2109 'or' 'or_ln64_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_578)   --->   "%xor_ln64_342 = xor i1 %tmp_953, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2110 'xor' 'xor_ln64_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2111 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_578 = and i1 %or_ln64_263, i1 %xor_ln64_342" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2111 'and' 'and_ln64_578' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2112 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_579 = and i1 %tmp_957, i1 %select_ln64_341" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2112 'and' 'and_ln64_579' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_264)   --->   "%or_ln64_678 = or i1 %and_ln64_577, i1 %and_ln64_579" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2113 'or' 'or_ln64_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_264)   --->   "%xor_ln64_343 = xor i1 %or_ln64_678, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2114 'xor' 'xor_ln64_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_264)   --->   "%and_ln64_580 = and i1 %tmp_953, i1 %xor_ln64_343" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2115 'and' 'and_ln64_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2116 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_264 = or i1 %and_ln64_578, i1 %and_ln64_580" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2116 'or' 'or_ln64_264' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln64_158 = sext i16 %input_93_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2117 'sext' 'sext_ln64_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2118 [1/1] (1.94ns)   --->   "%mul_ln64_93 = mul i32 %sext_ln64_158, i32 %sext_ln64_158" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2118 'mul' 'mul_ln64_93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_171)   --->   "%select_ln64_342 = select i1 %and_ln64_578, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2119 'select' 'select_ln64_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_171)   --->   "%select_ln64_343 = select i1 %or_ln64_264, i16 %select_ln64_342, i16 %sum_492" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2120 'select' 'select_ln64_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_171)   --->   "%shl_ln64_78 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_343, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2121 'bitconcatenate' 'shl_ln64_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_171)   --->   "%sext_ln64_159 = sext i28 %shl_ln64_78" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2122 'sext' 'sext_ln64_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2123 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_171 = add i32 %sext_ln64_159, i32 %mul_ln64_93" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2123 'add' 'add_ln64_171' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2124 [1/1] (0.00ns)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_171, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2124 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%sum_99 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_171, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2125 'partselect' 'sum_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_171, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2126 'bitselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_171, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2127 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2128 [1/1] (0.00ns)   --->   "%trunc_ln64_107 = trunc i32 %mul_ln64_93" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2128 'trunc' 'trunc_ln64_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2129 [1/1] (0.73ns)   --->   "%icmp_ln64_358 = icmp_ne  i11 %trunc_ln64_107, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2129 'icmp' 'icmp_ln64_358' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_582)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_171, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2130 'bitselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%or_ln64_265 = or i1 %tmp_960, i1 %icmp_ln64_358" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2131 'or' 'or_ln64_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%and_ln64_581 = and i1 %or_ln64_265, i1 %tmp_961" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2132 'and' 'and_ln64_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%zext_ln64_93 = zext i1 %and_ln64_581" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2133 'zext' 'zext_ln64_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2134 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_493 = add i16 %sum_99, i16 %zext_ln64_93" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2134 'add' 'sum_493' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2135 [1/1] (0.00ns)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_493, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2135 'bitselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_582)   --->   "%xor_ln64_344 = xor i1 %tmp_963, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2136 'xor' 'xor_ln64_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2137 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_582 = and i1 %tmp_962, i1 %xor_ln64_344" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2137 'and' 'and_ln64_582' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_171, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2138 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2139 [1/1] (0.57ns)   --->   "%icmp_ln64_359 = icmp_eq  i3 %tmp_302, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2139 'icmp' 'icmp_ln64_359' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2140 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_171, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2140 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2141 [1/1] (0.70ns)   --->   "%icmp_ln64_360 = icmp_eq  i4 %tmp_304, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2141 'icmp' 'icmp_ln64_360' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2142 [1/1] (0.70ns)   --->   "%icmp_ln64_361 = icmp_eq  i4 %tmp_304, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2142 'icmp' 'icmp_ln64_361' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_585)   --->   "%select_ln64_344 = select i1 %and_ln64_582, i1 %icmp_ln64_360, i1 %icmp_ln64_361" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2143 'select' 'select_ln64_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_586)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_171, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2144 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_586)   --->   "%xor_ln64_859 = xor i1 %tmp_964, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2145 'xor' 'xor_ln64_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_586)   --->   "%and_ln64_583 = and i1 %icmp_ln64_359, i1 %xor_ln64_859" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2146 'and' 'and_ln64_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_586)   --->   "%select_ln64_345 = select i1 %and_ln64_582, i1 %and_ln64_583, i1 %icmp_ln64_360" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2147 'select' 'select_ln64_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_267)   --->   "%and_ln64_584 = and i1 %and_ln64_582, i1 %icmp_ln64_360" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2148 'and' 'and_ln64_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_585)   --->   "%xor_ln64_345 = xor i1 %select_ln64_344, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2149 'xor' 'xor_ln64_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_585)   --->   "%or_ln64_266 = or i1 %tmp_963, i1 %xor_ln64_345" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2150 'or' 'or_ln64_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_585)   --->   "%xor_ln64_346 = xor i1 %tmp_959, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2151 'xor' 'xor_ln64_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2152 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_585 = and i1 %or_ln64_266, i1 %xor_ln64_346" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2152 'and' 'and_ln64_585' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2153 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_586 = and i1 %tmp_963, i1 %select_ln64_345" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2153 'and' 'and_ln64_586' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_267)   --->   "%or_ln64_679 = or i1 %and_ln64_584, i1 %and_ln64_586" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2154 'or' 'or_ln64_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_267)   --->   "%xor_ln64_347 = xor i1 %or_ln64_679, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2155 'xor' 'xor_ln64_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_267)   --->   "%and_ln64_587 = and i1 %tmp_959, i1 %xor_ln64_347" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2156 'and' 'and_ln64_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2157 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_267 = or i1 %and_ln64_585, i1 %and_ln64_587" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2157 'or' 'or_ln64_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln64_160 = sext i16 %input_94_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2158 'sext' 'sext_ln64_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2159 [1/1] (1.94ns)   --->   "%mul_ln64_94 = mul i32 %sext_ln64_160, i32 %sext_ln64_160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2159 'mul' 'mul_ln64_94' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln64_108 = trunc i32 %mul_ln64_94" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2160 'trunc' 'trunc_ln64_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2161 [1/1] (0.73ns)   --->   "%icmp_ln64_362 = icmp_ne  i11 %trunc_ln64_108, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2161 'icmp' 'icmp_ln64_362' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_182)   --->   "%zext_ln64_224 = zext i27 %shl_ln64_83" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2162 'zext' 'zext_ln64_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2163 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_182 = add i32 %zext_ln64_224, i32 %mul_ln64_99" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2163 'add' 'add_ln64_182' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_182, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2164 'bitselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node sum_498)   --->   "%sum_105 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_182, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2165 'partselect' 'sum_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node sum_498)   --->   "%tmp_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_182, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2166 'bitselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node sum_498)   --->   "%tmp_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_182, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2167 'bitselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_619)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_182, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2168 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node sum_498)   --->   "%or_ln64_282 = or i1 %tmp_997, i1 %icmp_ln64_381" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2169 'or' 'or_ln64_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node sum_498)   --->   "%and_ln64_618 = and i1 %or_ln64_282, i1 %tmp_998" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2170 'and' 'and_ln64_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node sum_498)   --->   "%zext_ln64_99 = zext i1 %and_ln64_618" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2171 'zext' 'zext_ln64_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2172 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_498 = add i16 %sum_105, i16 %zext_ln64_99" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2172 'add' 'sum_498' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2173 [1/1] (0.00ns)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_498, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2173 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_619)   --->   "%xor_ln64_366 = xor i1 %tmp_1000, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2174 'xor' 'xor_ln64_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2175 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_619 = and i1 %tmp_999, i1 %xor_ln64_366" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2175 'and' 'and_ln64_619' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_182, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2176 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2177 [1/1] (0.57ns)   --->   "%icmp_ln64_382 = icmp_eq  i3 %tmp_322, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2177 'icmp' 'icmp_ln64_382' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2178 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_182, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2178 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2179 [1/1] (0.70ns)   --->   "%icmp_ln64_383 = icmp_eq  i4 %tmp_324, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2179 'icmp' 'icmp_ln64_383' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2180 [1/1] (0.70ns)   --->   "%icmp_ln64_384 = icmp_eq  i4 %tmp_324, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2180 'icmp' 'icmp_ln64_384' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_622)   --->   "%select_ln64_366 = select i1 %and_ln64_619, i1 %icmp_ln64_383, i1 %icmp_ln64_384" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2181 'select' 'select_ln64_366' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_623)   --->   "%tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_182, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2182 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_623)   --->   "%xor_ln64_864 = xor i1 %tmp_1001, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2183 'xor' 'xor_ln64_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_623)   --->   "%and_ln64_620 = and i1 %icmp_ln64_382, i1 %xor_ln64_864" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2184 'and' 'and_ln64_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_623)   --->   "%select_ln64_367 = select i1 %and_ln64_619, i1 %and_ln64_620, i1 %icmp_ln64_383" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2185 'select' 'select_ln64_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_284)   --->   "%and_ln64_621 = and i1 %and_ln64_619, i1 %icmp_ln64_383" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2186 'and' 'and_ln64_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_622)   --->   "%xor_ln64_367 = xor i1 %select_ln64_366, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2187 'xor' 'xor_ln64_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_622)   --->   "%or_ln64_283 = or i1 %tmp_1000, i1 %xor_ln64_367" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2188 'or' 'or_ln64_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_622)   --->   "%xor_ln64_368 = xor i1 %tmp_996, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2189 'xor' 'xor_ln64_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2190 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_622 = and i1 %or_ln64_283, i1 %xor_ln64_368" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2190 'and' 'and_ln64_622' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2191 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_623 = and i1 %tmp_1000, i1 %select_ln64_367" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2191 'and' 'and_ln64_623' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_284)   --->   "%or_ln64_684 = or i1 %and_ln64_621, i1 %and_ln64_623" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2192 'or' 'or_ln64_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_284)   --->   "%xor_ln64_369 = xor i1 %or_ln64_684, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2193 'xor' 'xor_ln64_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_284)   --->   "%and_ln64_624 = and i1 %tmp_996, i1 %xor_ln64_369" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2194 'and' 'and_ln64_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2195 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_284 = or i1 %and_ln64_622, i1 %and_ln64_624" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2195 'or' 'or_ln64_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln64_170 = sext i16 %input_100_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2196 'sext' 'sext_ln64_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2197 [1/1] (1.94ns)   --->   "%mul_ln64_100 = mul i32 %sext_ln64_170, i32 %sext_ln64_170" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2197 'mul' 'mul_ln64_100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_184)   --->   "%select_ln64_368 = select i1 %and_ln64_622, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2198 'select' 'select_ln64_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_184)   --->   "%select_ln64_369 = select i1 %or_ln64_284, i16 %select_ln64_368, i16 %sum_498" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2199 'select' 'select_ln64_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_184)   --->   "%shl_ln64_84 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_369, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2200 'bitconcatenate' 'shl_ln64_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_184)   --->   "%sext_ln64_171 = sext i28 %shl_ln64_84" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2201 'sext' 'sext_ln64_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2202 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_184 = add i32 %sext_ln64_171, i32 %mul_ln64_100" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2202 'add' 'add_ln64_184' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_184, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2203 'bitselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%sum_106 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_184, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2204 'partselect' 'sum_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_184, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2205 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_184, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2206 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2207 [1/1] (0.00ns)   --->   "%trunc_ln64_115 = trunc i32 %mul_ln64_100" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2207 'trunc' 'trunc_ln64_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2208 [1/1] (0.73ns)   --->   "%icmp_ln64_385 = icmp_ne  i11 %trunc_ln64_115, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2208 'icmp' 'icmp_ln64_385' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_626)   --->   "%tmp_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_184, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2209 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%or_ln64_285 = or i1 %tmp_1003, i1 %icmp_ln64_385" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2210 'or' 'or_ln64_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%and_ln64_625 = and i1 %or_ln64_285, i1 %tmp_1004" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2211 'and' 'and_ln64_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%zext_ln64_100 = zext i1 %and_ln64_625" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2212 'zext' 'zext_ln64_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2213 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_499 = add i16 %sum_106, i16 %zext_ln64_100" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2213 'add' 'sum_499' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_499, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2214 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_626)   --->   "%xor_ln64_370 = xor i1 %tmp_1006, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2215 'xor' 'xor_ln64_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2216 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_626 = and i1 %tmp_1005, i1 %xor_ln64_370" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2216 'and' 'and_ln64_626' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_184, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2217 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2218 [1/1] (0.57ns)   --->   "%icmp_ln64_386 = icmp_eq  i3 %tmp_325, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2218 'icmp' 'icmp_ln64_386' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2219 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_184, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2219 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2220 [1/1] (0.70ns)   --->   "%icmp_ln64_387 = icmp_eq  i4 %tmp_327, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2220 'icmp' 'icmp_ln64_387' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2221 [1/1] (0.70ns)   --->   "%icmp_ln64_388 = icmp_eq  i4 %tmp_327, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2221 'icmp' 'icmp_ln64_388' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_629)   --->   "%select_ln64_370 = select i1 %and_ln64_626, i1 %icmp_ln64_387, i1 %icmp_ln64_388" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2222 'select' 'select_ln64_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_630)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_184, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2223 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_630)   --->   "%xor_ln64_865 = xor i1 %tmp_1007, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2224 'xor' 'xor_ln64_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_630)   --->   "%and_ln64_627 = and i1 %icmp_ln64_386, i1 %xor_ln64_865" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2225 'and' 'and_ln64_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_630)   --->   "%select_ln64_371 = select i1 %and_ln64_626, i1 %and_ln64_627, i1 %icmp_ln64_387" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2226 'select' 'select_ln64_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_287)   --->   "%and_ln64_628 = and i1 %and_ln64_626, i1 %icmp_ln64_387" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2227 'and' 'and_ln64_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_629)   --->   "%xor_ln64_371 = xor i1 %select_ln64_370, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2228 'xor' 'xor_ln64_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_629)   --->   "%or_ln64_286 = or i1 %tmp_1006, i1 %xor_ln64_371" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2229 'or' 'or_ln64_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_629)   --->   "%xor_ln64_372 = xor i1 %tmp_1002, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2230 'xor' 'xor_ln64_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_629 = and i1 %or_ln64_286, i1 %xor_ln64_372" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2231 'and' 'and_ln64_629' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_630 = and i1 %tmp_1006, i1 %select_ln64_371" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2232 'and' 'and_ln64_630' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_287)   --->   "%or_ln64_685 = or i1 %and_ln64_628, i1 %and_ln64_630" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2233 'or' 'or_ln64_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_287)   --->   "%xor_ln64_373 = xor i1 %or_ln64_685, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2234 'xor' 'xor_ln64_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_287)   --->   "%and_ln64_631 = and i1 %tmp_1002, i1 %xor_ln64_373" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2235 'and' 'and_ln64_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2236 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_287 = or i1 %and_ln64_629, i1 %and_ln64_631" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2236 'or' 'or_ln64_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln64_172 = sext i16 %input_101_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2237 'sext' 'sext_ln64_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2238 [1/1] (1.94ns)   --->   "%mul_ln64_101 = mul i32 %sext_ln64_172, i32 %sext_ln64_172" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2238 'mul' 'mul_ln64_101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2239 [1/1] (0.00ns)   --->   "%trunc_ln64_116 = trunc i32 %mul_ln64_101" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2239 'trunc' 'trunc_ln64_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2240 [1/1] (0.73ns)   --->   "%icmp_ln64_389 = icmp_ne  i11 %trunc_ln64_116, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2240 'icmp' 'icmp_ln64_389' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_195)   --->   "%zext_ln64_225 = zext i27 %shl_ln64_89" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2241 'zext' 'zext_ln64_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2242 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_195 = add i32 %zext_ln64_225, i32 %mul_ln64_106" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2242 'add' 'add_ln64_195' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_1039 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_195, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2243 'bitselect' 'tmp_1039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node sum_504)   --->   "%sum_112 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_195, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2244 'partselect' 'sum_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node sum_504)   --->   "%tmp_1040 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_195, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2245 'bitselect' 'tmp_1040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node sum_504)   --->   "%tmp_1041 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_195, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2246 'bitselect' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_663)   --->   "%tmp_1042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_195, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2247 'bitselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node sum_504)   --->   "%or_ln64_302 = or i1 %tmp_1040, i1 %icmp_ln64_408" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2248 'or' 'or_ln64_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node sum_504)   --->   "%and_ln64_662 = and i1 %or_ln64_302, i1 %tmp_1041" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2249 'and' 'and_ln64_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node sum_504)   --->   "%zext_ln64_106 = zext i1 %and_ln64_662" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2250 'zext' 'zext_ln64_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2251 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_504 = add i16 %sum_112, i16 %zext_ln64_106" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2251 'add' 'sum_504' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_1043 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_504, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2252 'bitselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_663)   --->   "%xor_ln64_392 = xor i1 %tmp_1043, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2253 'xor' 'xor_ln64_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2254 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_663 = and i1 %tmp_1042, i1 %xor_ln64_392" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2254 'and' 'and_ln64_663' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_195, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2255 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2256 [1/1] (0.57ns)   --->   "%icmp_ln64_409 = icmp_eq  i3 %tmp_345, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2256 'icmp' 'icmp_ln64_409' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_195, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2257 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2258 [1/1] (0.70ns)   --->   "%icmp_ln64_410 = icmp_eq  i4 %tmp_347, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2258 'icmp' 'icmp_ln64_410' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2259 [1/1] (0.70ns)   --->   "%icmp_ln64_411 = icmp_eq  i4 %tmp_347, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2259 'icmp' 'icmp_ln64_411' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_666)   --->   "%select_ln64_392 = select i1 %and_ln64_663, i1 %icmp_ln64_410, i1 %icmp_ln64_411" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2260 'select' 'select_ln64_392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_667)   --->   "%tmp_1044 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_195, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2261 'bitselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_667)   --->   "%xor_ln64_870 = xor i1 %tmp_1044, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2262 'xor' 'xor_ln64_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_667)   --->   "%and_ln64_664 = and i1 %icmp_ln64_409, i1 %xor_ln64_870" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2263 'and' 'and_ln64_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_667)   --->   "%select_ln64_393 = select i1 %and_ln64_663, i1 %and_ln64_664, i1 %icmp_ln64_410" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2264 'select' 'select_ln64_393' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_304)   --->   "%and_ln64_665 = and i1 %and_ln64_663, i1 %icmp_ln64_410" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2265 'and' 'and_ln64_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_666)   --->   "%xor_ln64_393 = xor i1 %select_ln64_392, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2266 'xor' 'xor_ln64_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_666)   --->   "%or_ln64_303 = or i1 %tmp_1043, i1 %xor_ln64_393" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2267 'or' 'or_ln64_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_666)   --->   "%xor_ln64_394 = xor i1 %tmp_1039, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2268 'xor' 'xor_ln64_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2269 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_666 = and i1 %or_ln64_303, i1 %xor_ln64_394" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2269 'and' 'and_ln64_666' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2270 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_667 = and i1 %tmp_1043, i1 %select_ln64_393" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2270 'and' 'and_ln64_667' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_304)   --->   "%or_ln64_690 = or i1 %and_ln64_665, i1 %and_ln64_667" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2271 'or' 'or_ln64_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_304)   --->   "%xor_ln64_395 = xor i1 %or_ln64_690, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2272 'xor' 'xor_ln64_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_304)   --->   "%and_ln64_668 = and i1 %tmp_1039, i1 %xor_ln64_395" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2273 'and' 'and_ln64_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2274 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_304 = or i1 %and_ln64_666, i1 %and_ln64_668" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2274 'or' 'or_ln64_304' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln64_182 = sext i16 %input_107_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2275 'sext' 'sext_ln64_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2276 [1/1] (1.94ns)   --->   "%mul_ln64_107 = mul i32 %sext_ln64_182, i32 %sext_ln64_182" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2276 'mul' 'mul_ln64_107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_197)   --->   "%select_ln64_394 = select i1 %and_ln64_666, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2277 'select' 'select_ln64_394' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_197)   --->   "%select_ln64_395 = select i1 %or_ln64_304, i16 %select_ln64_394, i16 %sum_504" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2278 'select' 'select_ln64_395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_197)   --->   "%shl_ln64_90 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_395, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2279 'bitconcatenate' 'shl_ln64_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_197)   --->   "%sext_ln64_183 = sext i28 %shl_ln64_90" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2280 'sext' 'sext_ln64_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2281 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_197 = add i32 %sext_ln64_183, i32 %mul_ln64_107" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2281 'add' 'add_ln64_197' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2282 [1/1] (0.00ns)   --->   "%tmp_1045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_197, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2282 'bitselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%sum_113 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_197, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2283 'partselect' 'sum_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%tmp_1046 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_197, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2284 'bitselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%tmp_1047 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_197, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2285 'bitselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2286 [1/1] (0.00ns)   --->   "%trunc_ln64_123 = trunc i32 %mul_ln64_107" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2286 'trunc' 'trunc_ln64_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2287 [1/1] (0.73ns)   --->   "%icmp_ln64_412 = icmp_ne  i11 %trunc_ln64_123, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2287 'icmp' 'icmp_ln64_412' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_670)   --->   "%tmp_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_197, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2288 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%or_ln64_305 = or i1 %tmp_1046, i1 %icmp_ln64_412" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2289 'or' 'or_ln64_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%and_ln64_669 = and i1 %or_ln64_305, i1 %tmp_1047" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2290 'and' 'and_ln64_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%zext_ln64_107 = zext i1 %and_ln64_669" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2291 'zext' 'zext_ln64_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2292 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_505 = add i16 %sum_113, i16 %zext_ln64_107" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2292 'add' 'sum_505' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp_1049 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_505, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2293 'bitselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_670)   --->   "%xor_ln64_396 = xor i1 %tmp_1049, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2294 'xor' 'xor_ln64_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2295 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_670 = and i1 %tmp_1048, i1 %xor_ln64_396" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2295 'and' 'and_ln64_670' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_197, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2296 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2297 [1/1] (0.57ns)   --->   "%icmp_ln64_413 = icmp_eq  i3 %tmp_348, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2297 'icmp' 'icmp_ln64_413' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2298 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_197, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2298 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2299 [1/1] (0.70ns)   --->   "%icmp_ln64_414 = icmp_eq  i4 %tmp_350, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2299 'icmp' 'icmp_ln64_414' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2300 [1/1] (0.70ns)   --->   "%icmp_ln64_415 = icmp_eq  i4 %tmp_350, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2300 'icmp' 'icmp_ln64_415' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_673)   --->   "%select_ln64_396 = select i1 %and_ln64_670, i1 %icmp_ln64_414, i1 %icmp_ln64_415" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2301 'select' 'select_ln64_396' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_674)   --->   "%tmp_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_197, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2302 'bitselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_674)   --->   "%xor_ln64_871 = xor i1 %tmp_1050, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2303 'xor' 'xor_ln64_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_674)   --->   "%and_ln64_671 = and i1 %icmp_ln64_413, i1 %xor_ln64_871" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2304 'and' 'and_ln64_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_674)   --->   "%select_ln64_397 = select i1 %and_ln64_670, i1 %and_ln64_671, i1 %icmp_ln64_414" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2305 'select' 'select_ln64_397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_307)   --->   "%and_ln64_672 = and i1 %and_ln64_670, i1 %icmp_ln64_414" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2306 'and' 'and_ln64_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_673)   --->   "%xor_ln64_397 = xor i1 %select_ln64_396, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2307 'xor' 'xor_ln64_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_673)   --->   "%or_ln64_306 = or i1 %tmp_1049, i1 %xor_ln64_397" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2308 'or' 'or_ln64_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_673)   --->   "%xor_ln64_398 = xor i1 %tmp_1045, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2309 'xor' 'xor_ln64_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2310 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_673 = and i1 %or_ln64_306, i1 %xor_ln64_398" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2310 'and' 'and_ln64_673' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2311 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_674 = and i1 %tmp_1049, i1 %select_ln64_397" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2311 'and' 'and_ln64_674' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_307)   --->   "%or_ln64_691 = or i1 %and_ln64_672, i1 %and_ln64_674" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2312 'or' 'or_ln64_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_307)   --->   "%xor_ln64_399 = xor i1 %or_ln64_691, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2313 'xor' 'xor_ln64_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_307)   --->   "%and_ln64_675 = and i1 %tmp_1045, i1 %xor_ln64_399" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2314 'and' 'and_ln64_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2315 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_307 = or i1 %and_ln64_673, i1 %and_ln64_675" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2315 'or' 'or_ln64_307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln64_184 = sext i16 %input_108_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2316 'sext' 'sext_ln64_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2317 [1/1] (1.94ns)   --->   "%mul_ln64_108 = mul i32 %sext_ln64_184, i32 %sext_ln64_184" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2317 'mul' 'mul_ln64_108' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2318 [1/1] (0.00ns)   --->   "%trunc_ln64_124 = trunc i32 %mul_ln64_108" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2318 'trunc' 'trunc_ln64_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2319 [1/1] (0.73ns)   --->   "%icmp_ln64_416 = icmp_ne  i11 %trunc_ln64_124, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2319 'icmp' 'icmp_ln64_416' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_208)   --->   "%zext_ln64_226 = zext i27 %shl_ln64_95" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2320 'zext' 'zext_ln64_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2321 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_208 = add i32 %zext_ln64_226, i32 %mul_ln64_113" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2321 'add' 'add_ln64_208' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2322 [1/1] (0.00ns)   --->   "%tmp_1082 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_208, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2322 'bitselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node sum_510)   --->   "%sum_119 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_208, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2323 'partselect' 'sum_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node sum_510)   --->   "%tmp_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_208, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2324 'bitselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node sum_510)   --->   "%tmp_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_208, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2325 'bitselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_707)   --->   "%tmp_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_208, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2326 'bitselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node sum_510)   --->   "%or_ln64_322 = or i1 %tmp_1083, i1 %icmp_ln64_435" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2327 'or' 'or_ln64_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node sum_510)   --->   "%and_ln64_706 = and i1 %or_ln64_322, i1 %tmp_1084" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2328 'and' 'and_ln64_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node sum_510)   --->   "%zext_ln64_113 = zext i1 %and_ln64_706" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2329 'zext' 'zext_ln64_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2330 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_510 = add i16 %sum_119, i16 %zext_ln64_113" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2330 'add' 'sum_510' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2331 [1/1] (0.00ns)   --->   "%tmp_1086 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_510, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2331 'bitselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_707)   --->   "%xor_ln64_418 = xor i1 %tmp_1086, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2332 'xor' 'xor_ln64_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2333 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_707 = and i1 %tmp_1085, i1 %xor_ln64_418" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2333 'and' 'and_ln64_707' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_208, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2334 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2335 [1/1] (0.57ns)   --->   "%icmp_ln64_436 = icmp_eq  i3 %tmp_368, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2335 'icmp' 'icmp_ln64_436' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2336 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_208, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2336 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2337 [1/1] (0.70ns)   --->   "%icmp_ln64_437 = icmp_eq  i4 %tmp_370, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2337 'icmp' 'icmp_ln64_437' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2338 [1/1] (0.70ns)   --->   "%icmp_ln64_438 = icmp_eq  i4 %tmp_370, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2338 'icmp' 'icmp_ln64_438' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_710)   --->   "%select_ln64_418 = select i1 %and_ln64_707, i1 %icmp_ln64_437, i1 %icmp_ln64_438" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2339 'select' 'select_ln64_418' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_711)   --->   "%tmp_1087 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_208, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2340 'bitselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_711)   --->   "%xor_ln64_876 = xor i1 %tmp_1087, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2341 'xor' 'xor_ln64_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_711)   --->   "%and_ln64_708 = and i1 %icmp_ln64_436, i1 %xor_ln64_876" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2342 'and' 'and_ln64_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_711)   --->   "%select_ln64_419 = select i1 %and_ln64_707, i1 %and_ln64_708, i1 %icmp_ln64_437" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2343 'select' 'select_ln64_419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_324)   --->   "%and_ln64_709 = and i1 %and_ln64_707, i1 %icmp_ln64_437" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2344 'and' 'and_ln64_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_710)   --->   "%xor_ln64_419 = xor i1 %select_ln64_418, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2345 'xor' 'xor_ln64_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_710)   --->   "%or_ln64_323 = or i1 %tmp_1086, i1 %xor_ln64_419" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2346 'or' 'or_ln64_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_710)   --->   "%xor_ln64_420 = xor i1 %tmp_1082, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2347 'xor' 'xor_ln64_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2348 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_710 = and i1 %or_ln64_323, i1 %xor_ln64_420" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2348 'and' 'and_ln64_710' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2349 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_711 = and i1 %tmp_1086, i1 %select_ln64_419" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2349 'and' 'and_ln64_711' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_324)   --->   "%or_ln64_696 = or i1 %and_ln64_709, i1 %and_ln64_711" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2350 'or' 'or_ln64_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_324)   --->   "%xor_ln64_421 = xor i1 %or_ln64_696, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2351 'xor' 'xor_ln64_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_324)   --->   "%and_ln64_712 = and i1 %tmp_1082, i1 %xor_ln64_421" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2352 'and' 'and_ln64_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2353 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_324 = or i1 %and_ln64_710, i1 %and_ln64_712" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2353 'or' 'or_ln64_324' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln64_194 = sext i16 %input_114_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2354 'sext' 'sext_ln64_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2355 [1/1] (1.94ns)   --->   "%mul_ln64_114 = mul i32 %sext_ln64_194, i32 %sext_ln64_194" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2355 'mul' 'mul_ln64_114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_210)   --->   "%select_ln64_420 = select i1 %and_ln64_710, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2356 'select' 'select_ln64_420' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_210)   --->   "%select_ln64_421 = select i1 %or_ln64_324, i16 %select_ln64_420, i16 %sum_510" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2357 'select' 'select_ln64_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_210)   --->   "%shl_ln64_96 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_421, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2358 'bitconcatenate' 'shl_ln64_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_210)   --->   "%sext_ln64_195 = sext i28 %shl_ln64_96" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2359 'sext' 'sext_ln64_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2360 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_210 = add i32 %sext_ln64_195, i32 %mul_ln64_114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2360 'add' 'add_ln64_210' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_1088 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_210, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2361 'bitselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%sum_120 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_210, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2362 'partselect' 'sum_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%tmp_1089 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_210, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2363 'bitselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%tmp_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_210, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2364 'bitselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2365 [1/1] (0.00ns)   --->   "%trunc_ln64_131 = trunc i32 %mul_ln64_114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2365 'trunc' 'trunc_ln64_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2366 [1/1] (0.73ns)   --->   "%icmp_ln64_439 = icmp_ne  i11 %trunc_ln64_131, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2366 'icmp' 'icmp_ln64_439' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_714)   --->   "%tmp_1091 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_210, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2367 'bitselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%or_ln64_325 = or i1 %tmp_1089, i1 %icmp_ln64_439" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2368 'or' 'or_ln64_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%and_ln64_713 = and i1 %or_ln64_325, i1 %tmp_1090" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2369 'and' 'and_ln64_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%zext_ln64_114 = zext i1 %and_ln64_713" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2370 'zext' 'zext_ln64_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2371 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_511 = add i16 %sum_120, i16 %zext_ln64_114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2371 'add' 'sum_511' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_1092 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_511, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2372 'bitselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_714)   --->   "%xor_ln64_422 = xor i1 %tmp_1092, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2373 'xor' 'xor_ln64_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2374 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_714 = and i1 %tmp_1091, i1 %xor_ln64_422" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2374 'and' 'and_ln64_714' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_210, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2375 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2376 [1/1] (0.57ns)   --->   "%icmp_ln64_440 = icmp_eq  i3 %tmp_371, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2376 'icmp' 'icmp_ln64_440' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2377 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_210, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2377 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2378 [1/1] (0.70ns)   --->   "%icmp_ln64_441 = icmp_eq  i4 %tmp_373, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2378 'icmp' 'icmp_ln64_441' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2379 [1/1] (0.70ns)   --->   "%icmp_ln64_442 = icmp_eq  i4 %tmp_373, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2379 'icmp' 'icmp_ln64_442' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_717)   --->   "%select_ln64_422 = select i1 %and_ln64_714, i1 %icmp_ln64_441, i1 %icmp_ln64_442" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2380 'select' 'select_ln64_422' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_718)   --->   "%tmp_1093 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_210, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2381 'bitselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_718)   --->   "%xor_ln64_877 = xor i1 %tmp_1093, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2382 'xor' 'xor_ln64_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_718)   --->   "%and_ln64_715 = and i1 %icmp_ln64_440, i1 %xor_ln64_877" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2383 'and' 'and_ln64_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_718)   --->   "%select_ln64_423 = select i1 %and_ln64_714, i1 %and_ln64_715, i1 %icmp_ln64_441" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2384 'select' 'select_ln64_423' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_327)   --->   "%and_ln64_716 = and i1 %and_ln64_714, i1 %icmp_ln64_441" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2385 'and' 'and_ln64_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_717)   --->   "%xor_ln64_423 = xor i1 %select_ln64_422, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2386 'xor' 'xor_ln64_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_717)   --->   "%or_ln64_326 = or i1 %tmp_1092, i1 %xor_ln64_423" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2387 'or' 'or_ln64_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_717)   --->   "%xor_ln64_424 = xor i1 %tmp_1088, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2388 'xor' 'xor_ln64_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_717 = and i1 %or_ln64_326, i1 %xor_ln64_424" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2389 'and' 'and_ln64_717' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2390 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_718 = and i1 %tmp_1092, i1 %select_ln64_423" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2390 'and' 'and_ln64_718' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_327)   --->   "%or_ln64_697 = or i1 %and_ln64_716, i1 %and_ln64_718" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2391 'or' 'or_ln64_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_327)   --->   "%xor_ln64_425 = xor i1 %or_ln64_697, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2392 'xor' 'xor_ln64_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_327)   --->   "%and_ln64_719 = and i1 %tmp_1088, i1 %xor_ln64_425" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2393 'and' 'and_ln64_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2394 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_327 = or i1 %and_ln64_717, i1 %and_ln64_719" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2394 'or' 'or_ln64_327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2395 [1/1] (0.00ns)   --->   "%sext_ln64_196 = sext i16 %input_115_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2395 'sext' 'sext_ln64_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2396 [1/1] (1.94ns)   --->   "%mul_ln64_115 = mul i32 %sext_ln64_196, i32 %sext_ln64_196" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2396 'mul' 'mul_ln64_115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2397 [1/1] (0.00ns)   --->   "%trunc_ln64_132 = trunc i32 %mul_ln64_115" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2397 'trunc' 'trunc_ln64_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2398 [1/1] (0.73ns)   --->   "%icmp_ln64_443 = icmp_ne  i11 %trunc_ln64_132, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2398 'icmp' 'icmp_ln64_443' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_221)   --->   "%zext_ln64_227 = zext i27 %shl_ln64_101" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2399 'zext' 'zext_ln64_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2400 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_221 = add i32 %zext_ln64_227, i32 %mul_ln64_120" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2400 'add' 'add_ln64_221' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_221, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2401 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node sum_516)   --->   "%sum_126 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_221, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2402 'partselect' 'sum_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node sum_516)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_221, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2403 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node sum_516)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_221, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2404 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_751)   --->   "%tmp_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_221, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2405 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node sum_516)   --->   "%or_ln64_342 = or i1 %tmp_1126, i1 %icmp_ln64_462" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2406 'or' 'or_ln64_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node sum_516)   --->   "%and_ln64_750 = and i1 %or_ln64_342, i1 %tmp_1127" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2407 'and' 'and_ln64_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node sum_516)   --->   "%zext_ln64_120 = zext i1 %and_ln64_750" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2408 'zext' 'zext_ln64_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2409 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_516 = add i16 %sum_126, i16 %zext_ln64_120" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2409 'add' 'sum_516' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2410 [1/1] (0.00ns)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_516, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2410 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_751)   --->   "%xor_ln64_444 = xor i1 %tmp_1129, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2411 'xor' 'xor_ln64_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2412 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_751 = and i1 %tmp_1128, i1 %xor_ln64_444" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2412 'and' 'and_ln64_751' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_221, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2413 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2414 [1/1] (0.57ns)   --->   "%icmp_ln64_463 = icmp_eq  i3 %tmp_391, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2414 'icmp' 'icmp_ln64_463' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_221, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2415 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2416 [1/1] (0.70ns)   --->   "%icmp_ln64_464 = icmp_eq  i4 %tmp_393, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2416 'icmp' 'icmp_ln64_464' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2417 [1/1] (0.70ns)   --->   "%icmp_ln64_465 = icmp_eq  i4 %tmp_393, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2417 'icmp' 'icmp_ln64_465' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_754)   --->   "%select_ln64_444 = select i1 %and_ln64_751, i1 %icmp_ln64_464, i1 %icmp_ln64_465" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2418 'select' 'select_ln64_444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_755)   --->   "%tmp_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_221, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2419 'bitselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_755)   --->   "%xor_ln64_882 = xor i1 %tmp_1130, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2420 'xor' 'xor_ln64_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_755)   --->   "%and_ln64_752 = and i1 %icmp_ln64_463, i1 %xor_ln64_882" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2421 'and' 'and_ln64_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_755)   --->   "%select_ln64_445 = select i1 %and_ln64_751, i1 %and_ln64_752, i1 %icmp_ln64_464" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2422 'select' 'select_ln64_445' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_344)   --->   "%and_ln64_753 = and i1 %and_ln64_751, i1 %icmp_ln64_464" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2423 'and' 'and_ln64_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_754)   --->   "%xor_ln64_445 = xor i1 %select_ln64_444, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2424 'xor' 'xor_ln64_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_754)   --->   "%or_ln64_343 = or i1 %tmp_1129, i1 %xor_ln64_445" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2425 'or' 'or_ln64_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_754)   --->   "%xor_ln64_446 = xor i1 %tmp_1125, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2426 'xor' 'xor_ln64_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_754 = and i1 %or_ln64_343, i1 %xor_ln64_446" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2427 'and' 'and_ln64_754' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2428 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_755 = and i1 %tmp_1129, i1 %select_ln64_445" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2428 'and' 'and_ln64_755' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_344)   --->   "%or_ln64_702 = or i1 %and_ln64_753, i1 %and_ln64_755" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2429 'or' 'or_ln64_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_344)   --->   "%xor_ln64_447 = xor i1 %or_ln64_702, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2430 'xor' 'xor_ln64_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_344)   --->   "%and_ln64_756 = and i1 %tmp_1125, i1 %xor_ln64_447" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2431 'and' 'and_ln64_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_344 = or i1 %and_ln64_754, i1 %and_ln64_756" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2432 'or' 'or_ln64_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln64_206 = sext i16 %input_121_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2433 'sext' 'sext_ln64_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2434 [1/1] (1.94ns)   --->   "%mul_ln64_121 = mul i32 %sext_ln64_206, i32 %sext_ln64_206" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2434 'mul' 'mul_ln64_121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_223)   --->   "%select_ln64_446 = select i1 %and_ln64_754, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2435 'select' 'select_ln64_446' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_223)   --->   "%select_ln64_447 = select i1 %or_ln64_344, i16 %select_ln64_446, i16 %sum_516" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2436 'select' 'select_ln64_447' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_223)   --->   "%shl_ln64_102 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_447, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2437 'bitconcatenate' 'shl_ln64_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_223)   --->   "%sext_ln64_207 = sext i28 %shl_ln64_102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2438 'sext' 'sext_ln64_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2439 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_223 = add i32 %sext_ln64_207, i32 %mul_ln64_121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2439 'add' 'add_ln64_223' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2440 [1/1] (0.00ns)   --->   "%tmp_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_223, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2440 'bitselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%sum_127 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_223, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2441 'partselect' 'sum_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_223, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2442 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%tmp_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_223, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2443 'bitselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2444 [1/1] (0.00ns)   --->   "%trunc_ln64_139 = trunc i32 %mul_ln64_121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2444 'trunc' 'trunc_ln64_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2445 [1/1] (0.73ns)   --->   "%icmp_ln64_466 = icmp_ne  i11 %trunc_ln64_139, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2445 'icmp' 'icmp_ln64_466' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_758)   --->   "%tmp_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_223, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2446 'bitselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%or_ln64_345 = or i1 %tmp_1132, i1 %icmp_ln64_466" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2447 'or' 'or_ln64_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%and_ln64_757 = and i1 %or_ln64_345, i1 %tmp_1133" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2448 'and' 'and_ln64_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%zext_ln64_121 = zext i1 %and_ln64_757" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2449 'zext' 'zext_ln64_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2450 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_517 = add i16 %sum_127, i16 %zext_ln64_121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2450 'add' 'sum_517' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2451 [1/1] (0.00ns)   --->   "%tmp_1135 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_517, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2451 'bitselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_758)   --->   "%xor_ln64_448 = xor i1 %tmp_1135, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2452 'xor' 'xor_ln64_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2453 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_758 = and i1 %tmp_1134, i1 %xor_ln64_448" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2453 'and' 'and_ln64_758' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_223, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2454 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2455 [1/1] (0.57ns)   --->   "%icmp_ln64_467 = icmp_eq  i3 %tmp_394, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2455 'icmp' 'icmp_ln64_467' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2456 [1/1] (0.00ns)   --->   "%tmp_396 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_223, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2456 'partselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2457 [1/1] (0.70ns)   --->   "%icmp_ln64_468 = icmp_eq  i4 %tmp_396, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2457 'icmp' 'icmp_ln64_468' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2458 [1/1] (0.70ns)   --->   "%icmp_ln64_469 = icmp_eq  i4 %tmp_396, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2458 'icmp' 'icmp_ln64_469' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_761)   --->   "%select_ln64_448 = select i1 %and_ln64_758, i1 %icmp_ln64_468, i1 %icmp_ln64_469" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2459 'select' 'select_ln64_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_762)   --->   "%tmp_1136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_223, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2460 'bitselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_762)   --->   "%xor_ln64_883 = xor i1 %tmp_1136, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2461 'xor' 'xor_ln64_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_762)   --->   "%and_ln64_759 = and i1 %icmp_ln64_467, i1 %xor_ln64_883" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2462 'and' 'and_ln64_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_762)   --->   "%select_ln64_449 = select i1 %and_ln64_758, i1 %and_ln64_759, i1 %icmp_ln64_468" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2463 'select' 'select_ln64_449' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_347)   --->   "%and_ln64_760 = and i1 %and_ln64_758, i1 %icmp_ln64_468" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2464 'and' 'and_ln64_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_761)   --->   "%xor_ln64_449 = xor i1 %select_ln64_448, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2465 'xor' 'xor_ln64_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_761)   --->   "%or_ln64_346 = or i1 %tmp_1135, i1 %xor_ln64_449" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2466 'or' 'or_ln64_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_761)   --->   "%xor_ln64_450 = xor i1 %tmp_1131, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2467 'xor' 'xor_ln64_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2468 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_761 = and i1 %or_ln64_346, i1 %xor_ln64_450" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2468 'and' 'and_ln64_761' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2469 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_762 = and i1 %tmp_1135, i1 %select_ln64_449" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2469 'and' 'and_ln64_762' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_347)   --->   "%or_ln64_703 = or i1 %and_ln64_760, i1 %and_ln64_762" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2470 'or' 'or_ln64_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_347)   --->   "%xor_ln64_451 = xor i1 %or_ln64_703, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2471 'xor' 'xor_ln64_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_347)   --->   "%and_ln64_763 = and i1 %tmp_1131, i1 %xor_ln64_451" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2472 'and' 'and_ln64_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2473 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_347 = or i1 %and_ln64_761, i1 %and_ln64_763" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2473 'or' 'or_ln64_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln64_208 = sext i16 %input_122_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2474 'sext' 'sext_ln64_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2475 [1/1] (1.94ns)   --->   "%mul_ln64_122 = mul i32 %sext_ln64_208, i32 %sext_ln64_208" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2475 'mul' 'mul_ln64_122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2476 [1/1] (0.00ns)   --->   "%trunc_ln64_140 = trunc i32 %mul_ln64_122" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2476 'trunc' 'trunc_ln64_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2477 [1/1] (0.73ns)   --->   "%icmp_ln64_470 = icmp_ne  i11 %trunc_ln64_140, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2477 'icmp' 'icmp_ln64_470' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_234)   --->   "%zext_ln64_228 = zext i27 %shl_ln64_107" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2478 'zext' 'zext_ln64_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2479 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_234 = add i32 %zext_ln64_228, i32 %mul_ln64_127" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2479 'add' 'add_ln64_234' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_234, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2480 'bitselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node sum_522)   --->   "%sum_133 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_234, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2481 'partselect' 'sum_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node sum_522)   --->   "%tmp_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_234, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2482 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node sum_522)   --->   "%tmp_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_234, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2483 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_795)   --->   "%tmp_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_234, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2484 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node sum_522)   --->   "%or_ln64_362 = or i1 %tmp_1169, i1 %icmp_ln64_489" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2485 'or' 'or_ln64_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node sum_522)   --->   "%and_ln64_794 = and i1 %or_ln64_362, i1 %tmp_1170" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2486 'and' 'and_ln64_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node sum_522)   --->   "%zext_ln64_127 = zext i1 %and_ln64_794" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2487 'zext' 'zext_ln64_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2488 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_522 = add i16 %sum_133, i16 %zext_ln64_127" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2488 'add' 'sum_522' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_522, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2489 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_795)   --->   "%xor_ln64_470 = xor i1 %tmp_1172, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2490 'xor' 'xor_ln64_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2491 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_795 = and i1 %tmp_1171, i1 %xor_ln64_470" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2491 'and' 'and_ln64_795' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2492 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_234, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2492 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2493 [1/1] (0.57ns)   --->   "%icmp_ln64_490 = icmp_eq  i3 %tmp_414, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2493 'icmp' 'icmp_ln64_490' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2494 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_234, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2494 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2495 [1/1] (0.70ns)   --->   "%icmp_ln64_491 = icmp_eq  i4 %tmp_416, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2495 'icmp' 'icmp_ln64_491' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2496 [1/1] (0.70ns)   --->   "%icmp_ln64_492 = icmp_eq  i4 %tmp_416, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2496 'icmp' 'icmp_ln64_492' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_798)   --->   "%select_ln64_470 = select i1 %and_ln64_795, i1 %icmp_ln64_491, i1 %icmp_ln64_492" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2497 'select' 'select_ln64_470' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_799)   --->   "%tmp_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_234, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2498 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_799)   --->   "%xor_ln64_888 = xor i1 %tmp_1173, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2499 'xor' 'xor_ln64_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_799)   --->   "%and_ln64_796 = and i1 %icmp_ln64_490, i1 %xor_ln64_888" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2500 'and' 'and_ln64_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_799)   --->   "%select_ln64_471 = select i1 %and_ln64_795, i1 %and_ln64_796, i1 %icmp_ln64_491" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2501 'select' 'select_ln64_471' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_364)   --->   "%and_ln64_797 = and i1 %and_ln64_795, i1 %icmp_ln64_491" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2502 'and' 'and_ln64_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_798)   --->   "%xor_ln64_471 = xor i1 %select_ln64_470, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2503 'xor' 'xor_ln64_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_798)   --->   "%or_ln64_363 = or i1 %tmp_1172, i1 %xor_ln64_471" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2504 'or' 'or_ln64_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_798)   --->   "%xor_ln64_472 = xor i1 %tmp_1168, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2505 'xor' 'xor_ln64_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2506 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_798 = and i1 %or_ln64_363, i1 %xor_ln64_472" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2506 'and' 'and_ln64_798' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2507 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_799 = and i1 %tmp_1172, i1 %select_ln64_471" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2507 'and' 'and_ln64_799' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_364)   --->   "%or_ln64_708 = or i1 %and_ln64_797, i1 %and_ln64_799" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2508 'or' 'or_ln64_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_364)   --->   "%xor_ln64_473 = xor i1 %or_ln64_708, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2509 'xor' 'xor_ln64_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_364)   --->   "%and_ln64_800 = and i1 %tmp_1168, i1 %xor_ln64_473" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2510 'and' 'and_ln64_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2511 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_364 = or i1 %and_ln64_798, i1 %and_ln64_800" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2511 'or' 'or_ln64_364' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2512 [1/1] (0.00ns)   --->   "%sext_ln64_218 = sext i16 %input_128_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2512 'sext' 'sext_ln64_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2513 [1/1] (1.94ns)   --->   "%mul_ln64_128 = mul i32 %sext_ln64_218, i32 %sext_ln64_218" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2513 'mul' 'mul_ln64_128' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_236)   --->   "%select_ln64_472 = select i1 %and_ln64_798, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2514 'select' 'select_ln64_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_236)   --->   "%select_ln64_473 = select i1 %or_ln64_364, i16 %select_ln64_472, i16 %sum_522" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2515 'select' 'select_ln64_473' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_236)   --->   "%shl_ln64_108 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_473, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2516 'bitconcatenate' 'shl_ln64_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_236)   --->   "%sext_ln64_219 = sext i28 %shl_ln64_108" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2517 'sext' 'sext_ln64_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2518 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_236 = add i32 %sext_ln64_219, i32 %mul_ln64_128" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2518 'add' 'add_ln64_236' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2519 [1/1] (0.00ns)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_236, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2519 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%sum_134 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_236, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2520 'partselect' 'sum_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%tmp_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_236, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2521 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_236, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2522 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2523 [1/1] (0.00ns)   --->   "%trunc_ln64_147 = trunc i32 %mul_ln64_128" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2523 'trunc' 'trunc_ln64_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2524 [1/1] (0.73ns)   --->   "%icmp_ln64_493 = icmp_ne  i11 %trunc_ln64_147, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2524 'icmp' 'icmp_ln64_493' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_802)   --->   "%tmp_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_236, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2525 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%or_ln64_365 = or i1 %tmp_1175, i1 %icmp_ln64_493" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2526 'or' 'or_ln64_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%and_ln64_801 = and i1 %or_ln64_365, i1 %tmp_1176" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2527 'and' 'and_ln64_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%zext_ln64_128 = zext i1 %and_ln64_801" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2528 'zext' 'zext_ln64_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2529 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_523 = add i16 %sum_134, i16 %zext_ln64_128" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2529 'add' 'sum_523' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_523, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2530 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_802)   --->   "%xor_ln64_474 = xor i1 %tmp_1178, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2531 'xor' 'xor_ln64_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2532 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_802 = and i1 %tmp_1177, i1 %xor_ln64_474" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2532 'and' 'and_ln64_802' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2533 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_236, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2533 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2534 [1/1] (0.57ns)   --->   "%icmp_ln64_494 = icmp_eq  i3 %tmp_417, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2534 'icmp' 'icmp_ln64_494' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2535 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_236, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2535 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2536 [1/1] (0.70ns)   --->   "%icmp_ln64_495 = icmp_eq  i4 %tmp_419, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2536 'icmp' 'icmp_ln64_495' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2537 [1/1] (0.70ns)   --->   "%icmp_ln64_496 = icmp_eq  i4 %tmp_419, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2537 'icmp' 'icmp_ln64_496' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_805)   --->   "%select_ln64_474 = select i1 %and_ln64_802, i1 %icmp_ln64_495, i1 %icmp_ln64_496" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2538 'select' 'select_ln64_474' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_806)   --->   "%tmp_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_236, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2539 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_806)   --->   "%xor_ln64_889 = xor i1 %tmp_1179, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2540 'xor' 'xor_ln64_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_806)   --->   "%and_ln64_803 = and i1 %icmp_ln64_494, i1 %xor_ln64_889" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2541 'and' 'and_ln64_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_806)   --->   "%select_ln64_475 = select i1 %and_ln64_802, i1 %and_ln64_803, i1 %icmp_ln64_495" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2542 'select' 'select_ln64_475' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_367)   --->   "%and_ln64_804 = and i1 %and_ln64_802, i1 %icmp_ln64_495" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2543 'and' 'and_ln64_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_805)   --->   "%xor_ln64_475 = xor i1 %select_ln64_474, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2544 'xor' 'xor_ln64_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_805)   --->   "%or_ln64_366 = or i1 %tmp_1178, i1 %xor_ln64_475" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2545 'or' 'or_ln64_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_805)   --->   "%xor_ln64_476 = xor i1 %tmp_1174, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2546 'xor' 'xor_ln64_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2547 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_805 = and i1 %or_ln64_366, i1 %xor_ln64_476" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2547 'and' 'and_ln64_805' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2548 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_806 = and i1 %tmp_1178, i1 %select_ln64_475" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2548 'and' 'and_ln64_806' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_367)   --->   "%or_ln64_709 = or i1 %and_ln64_804, i1 %and_ln64_806" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2549 'or' 'or_ln64_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_367)   --->   "%xor_ln64_477 = xor i1 %or_ln64_709, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2550 'xor' 'xor_ln64_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_367)   --->   "%and_ln64_807 = and i1 %tmp_1174, i1 %xor_ln64_477" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2551 'and' 'and_ln64_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2552 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_367 = or i1 %and_ln64_805, i1 %and_ln64_807" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2552 'or' 'or_ln64_367' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln64_220 = sext i16 %input_129_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2553 'sext' 'sext_ln64_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2554 [1/1] (1.94ns)   --->   "%mul_ln64_129 = mul i32 %sext_ln64_220, i32 %sext_ln64_220" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2554 'mul' 'mul_ln64_129' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2555 [1/1] (0.00ns)   --->   "%trunc_ln64_148 = trunc i32 %mul_ln64_129" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2555 'trunc' 'trunc_ln64_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2556 [1/1] (0.73ns)   --->   "%icmp_ln64_497 = icmp_ne  i11 %trunc_ln64_148, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2556 'icmp' 'icmp_ln64_497' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_247)   --->   "%zext_ln64_229 = zext i27 %shl_ln64_113" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2557 'zext' 'zext_ln64_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2558 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_247 = add i32 %zext_ln64_229, i32 %mul_ln64_134" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2558 'add' 'add_ln64_247' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2559 [1/1] (0.00ns)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_247, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2559 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node sum_528)   --->   "%sum_140 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_247, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2560 'partselect' 'sum_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node sum_528)   --->   "%tmp_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_247, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2561 'bitselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node sum_528)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_247, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2562 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_839)   --->   "%tmp_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_247, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2563 'bitselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node sum_528)   --->   "%or_ln64_382 = or i1 %tmp_1212, i1 %icmp_ln64_516" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2564 'or' 'or_ln64_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node sum_528)   --->   "%and_ln64_838 = and i1 %or_ln64_382, i1 %tmp_1213" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2565 'and' 'and_ln64_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node sum_528)   --->   "%zext_ln64_134 = zext i1 %and_ln64_838" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2566 'zext' 'zext_ln64_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2567 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_528 = add i16 %sum_140, i16 %zext_ln64_134" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2567 'add' 'sum_528' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2568 [1/1] (0.00ns)   --->   "%tmp_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_528, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2568 'bitselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_839)   --->   "%xor_ln64_496 = xor i1 %tmp_1215, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2569 'xor' 'xor_ln64_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2570 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_839 = and i1 %tmp_1214, i1 %xor_ln64_496" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2570 'and' 'and_ln64_839' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2571 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_247, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2571 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2572 [1/1] (0.57ns)   --->   "%icmp_ln64_517 = icmp_eq  i3 %tmp_437, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2572 'icmp' 'icmp_ln64_517' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2573 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_247, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2573 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2574 [1/1] (0.70ns)   --->   "%icmp_ln64_518 = icmp_eq  i4 %tmp_439, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2574 'icmp' 'icmp_ln64_518' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2575 [1/1] (0.70ns)   --->   "%icmp_ln64_519 = icmp_eq  i4 %tmp_439, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2575 'icmp' 'icmp_ln64_519' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_842)   --->   "%select_ln64_496 = select i1 %and_ln64_839, i1 %icmp_ln64_518, i1 %icmp_ln64_519" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2576 'select' 'select_ln64_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_843)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_247, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2577 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_843)   --->   "%xor_ln64_894 = xor i1 %tmp_1216, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2578 'xor' 'xor_ln64_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_843)   --->   "%and_ln64_840 = and i1 %icmp_ln64_517, i1 %xor_ln64_894" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2579 'and' 'and_ln64_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_843)   --->   "%select_ln64_497 = select i1 %and_ln64_839, i1 %and_ln64_840, i1 %icmp_ln64_518" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2580 'select' 'select_ln64_497' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_384)   --->   "%and_ln64_841 = and i1 %and_ln64_839, i1 %icmp_ln64_518" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2581 'and' 'and_ln64_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_842)   --->   "%xor_ln64_497 = xor i1 %select_ln64_496, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2582 'xor' 'xor_ln64_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_842)   --->   "%or_ln64_383 = or i1 %tmp_1215, i1 %xor_ln64_497" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2583 'or' 'or_ln64_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_842)   --->   "%xor_ln64_498 = xor i1 %tmp_1211, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2584 'xor' 'xor_ln64_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2585 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_842 = and i1 %or_ln64_383, i1 %xor_ln64_498" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2585 'and' 'and_ln64_842' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2586 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_843 = and i1 %tmp_1215, i1 %select_ln64_497" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2586 'and' 'and_ln64_843' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_384)   --->   "%or_ln64_714 = or i1 %and_ln64_841, i1 %and_ln64_843" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2587 'or' 'or_ln64_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_384)   --->   "%xor_ln64_499 = xor i1 %or_ln64_714, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2588 'xor' 'xor_ln64_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_384)   --->   "%and_ln64_844 = and i1 %tmp_1211, i1 %xor_ln64_499" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2589 'and' 'and_ln64_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2590 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_384 = or i1 %and_ln64_842, i1 %and_ln64_844" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2590 'or' 'or_ln64_384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln64_230 = sext i16 %input_135_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2591 'sext' 'sext_ln64_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2592 [1/1] (1.94ns)   --->   "%mul_ln64_135 = mul i32 %sext_ln64_230, i32 %sext_ln64_230" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2592 'mul' 'mul_ln64_135' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_249)   --->   "%select_ln64_498 = select i1 %and_ln64_842, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2593 'select' 'select_ln64_498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_249)   --->   "%select_ln64_499 = select i1 %or_ln64_384, i16 %select_ln64_498, i16 %sum_528" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2594 'select' 'select_ln64_499' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_249)   --->   "%shl_ln64_114 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_499, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2595 'bitconcatenate' 'shl_ln64_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_249)   --->   "%sext_ln64_231 = sext i28 %shl_ln64_114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2596 'sext' 'sext_ln64_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2597 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_249 = add i32 %sext_ln64_231, i32 %mul_ln64_135" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2597 'add' 'add_ln64_249' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2598 [1/1] (0.00ns)   --->   "%tmp_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_249, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2598 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%sum_141 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_249, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2599 'partselect' 'sum_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_249, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2600 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%tmp_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_249, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2601 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2602 [1/1] (0.00ns)   --->   "%trunc_ln64_155 = trunc i32 %mul_ln64_135" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2602 'trunc' 'trunc_ln64_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2603 [1/1] (0.73ns)   --->   "%icmp_ln64_520 = icmp_ne  i11 %trunc_ln64_155, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2603 'icmp' 'icmp_ln64_520' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_846)   --->   "%tmp_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_249, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2604 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%or_ln64_385 = or i1 %tmp_1218, i1 %icmp_ln64_520" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2605 'or' 'or_ln64_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%and_ln64_845 = and i1 %or_ln64_385, i1 %tmp_1219" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2606 'and' 'and_ln64_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%zext_ln64_135 = zext i1 %and_ln64_845" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2607 'zext' 'zext_ln64_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2608 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_529 = add i16 %sum_141, i16 %zext_ln64_135" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2608 'add' 'sum_529' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2609 [1/1] (0.00ns)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_529, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2609 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_846)   --->   "%xor_ln64_500 = xor i1 %tmp_1221, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2610 'xor' 'xor_ln64_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2611 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_846 = and i1 %tmp_1220, i1 %xor_ln64_500" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2611 'and' 'and_ln64_846' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_440 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_249, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2612 'partselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2613 [1/1] (0.57ns)   --->   "%icmp_ln64_521 = icmp_eq  i3 %tmp_440, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2613 'icmp' 'icmp_ln64_521' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_249, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2614 'partselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2615 [1/1] (0.70ns)   --->   "%icmp_ln64_522 = icmp_eq  i4 %tmp_442, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2615 'icmp' 'icmp_ln64_522' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2616 [1/1] (0.70ns)   --->   "%icmp_ln64_523 = icmp_eq  i4 %tmp_442, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2616 'icmp' 'icmp_ln64_523' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_849)   --->   "%select_ln64_500 = select i1 %and_ln64_846, i1 %icmp_ln64_522, i1 %icmp_ln64_523" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2617 'select' 'select_ln64_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_850)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_249, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2618 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_850)   --->   "%xor_ln64_895 = xor i1 %tmp_1222, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2619 'xor' 'xor_ln64_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_850)   --->   "%and_ln64_847 = and i1 %icmp_ln64_521, i1 %xor_ln64_895" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2620 'and' 'and_ln64_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_850)   --->   "%select_ln64_501 = select i1 %and_ln64_846, i1 %and_ln64_847, i1 %icmp_ln64_522" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2621 'select' 'select_ln64_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_387)   --->   "%and_ln64_848 = and i1 %and_ln64_846, i1 %icmp_ln64_522" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2622 'and' 'and_ln64_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_849)   --->   "%xor_ln64_501 = xor i1 %select_ln64_500, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2623 'xor' 'xor_ln64_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_849)   --->   "%or_ln64_386 = or i1 %tmp_1221, i1 %xor_ln64_501" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2624 'or' 'or_ln64_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_849)   --->   "%xor_ln64_502 = xor i1 %tmp_1217, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2625 'xor' 'xor_ln64_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2626 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_849 = and i1 %or_ln64_386, i1 %xor_ln64_502" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2626 'and' 'and_ln64_849' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2627 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_850 = and i1 %tmp_1221, i1 %select_ln64_501" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2627 'and' 'and_ln64_850' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_387)   --->   "%or_ln64_715 = or i1 %and_ln64_848, i1 %and_ln64_850" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2628 'or' 'or_ln64_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_387)   --->   "%xor_ln64_503 = xor i1 %or_ln64_715, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2629 'xor' 'xor_ln64_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_387)   --->   "%and_ln64_851 = and i1 %tmp_1217, i1 %xor_ln64_503" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2630 'and' 'and_ln64_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2631 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_387 = or i1 %and_ln64_849, i1 %and_ln64_851" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2631 'or' 'or_ln64_387' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln64_232 = sext i16 %input_136_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2632 'sext' 'sext_ln64_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2633 [1/1] (1.94ns)   --->   "%mul_ln64_136 = mul i32 %sext_ln64_232, i32 %sext_ln64_232" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2633 'mul' 'mul_ln64_136' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2634 [1/1] (0.00ns)   --->   "%trunc_ln64_156 = trunc i32 %mul_ln64_136" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2634 'trunc' 'trunc_ln64_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2635 [1/1] (0.73ns)   --->   "%icmp_ln64_524 = icmp_ne  i11 %trunc_ln64_156, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2635 'icmp' 'icmp_ln64_524' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_260)   --->   "%zext_ln64_230 = zext i27 %shl_ln64_119" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2636 'zext' 'zext_ln64_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2637 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_260 = add i32 %zext_ln64_230, i32 %mul_ln64_141" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2637 'add' 'add_ln64_260' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2638 [1/1] (0.00ns)   --->   "%tmp_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_260, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2638 'bitselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node sum_534)   --->   "%sum_147 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_260, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2639 'partselect' 'sum_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node sum_534)   --->   "%tmp_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_260, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2640 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node sum_534)   --->   "%tmp_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_260, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2641 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_883)   --->   "%tmp_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_260, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2642 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node sum_534)   --->   "%or_ln64_402 = or i1 %tmp_1255, i1 %icmp_ln64_543" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2643 'or' 'or_ln64_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node sum_534)   --->   "%and_ln64_882 = and i1 %or_ln64_402, i1 %tmp_1256" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2644 'and' 'and_ln64_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node sum_534)   --->   "%zext_ln64_141 = zext i1 %and_ln64_882" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2645 'zext' 'zext_ln64_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2646 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_534 = add i16 %sum_147, i16 %zext_ln64_141" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2646 'add' 'sum_534' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2647 [1/1] (0.00ns)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_534, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2647 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_883)   --->   "%xor_ln64_522 = xor i1 %tmp_1258, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2648 'xor' 'xor_ln64_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2649 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_883 = and i1 %tmp_1257, i1 %xor_ln64_522" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2649 'and' 'and_ln64_883' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2650 [1/1] (0.00ns)   --->   "%tmp_460 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_260, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2650 'partselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2651 [1/1] (0.57ns)   --->   "%icmp_ln64_544 = icmp_eq  i3 %tmp_460, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2651 'icmp' 'icmp_ln64_544' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2652 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_260, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2652 'partselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2653 [1/1] (0.70ns)   --->   "%icmp_ln64_545 = icmp_eq  i4 %tmp_462, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2653 'icmp' 'icmp_ln64_545' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2654 [1/1] (0.70ns)   --->   "%icmp_ln64_546 = icmp_eq  i4 %tmp_462, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2654 'icmp' 'icmp_ln64_546' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_886)   --->   "%select_ln64_522 = select i1 %and_ln64_883, i1 %icmp_ln64_545, i1 %icmp_ln64_546" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2655 'select' 'select_ln64_522' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_887)   --->   "%tmp_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_260, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2656 'bitselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_887)   --->   "%xor_ln64_900 = xor i1 %tmp_1259, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2657 'xor' 'xor_ln64_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_887)   --->   "%and_ln64_884 = and i1 %icmp_ln64_544, i1 %xor_ln64_900" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2658 'and' 'and_ln64_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_887)   --->   "%select_ln64_523 = select i1 %and_ln64_883, i1 %and_ln64_884, i1 %icmp_ln64_545" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2659 'select' 'select_ln64_523' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_404)   --->   "%and_ln64_885 = and i1 %and_ln64_883, i1 %icmp_ln64_545" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2660 'and' 'and_ln64_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_886)   --->   "%xor_ln64_523 = xor i1 %select_ln64_522, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2661 'xor' 'xor_ln64_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_886)   --->   "%or_ln64_403 = or i1 %tmp_1258, i1 %xor_ln64_523" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2662 'or' 'or_ln64_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_886)   --->   "%xor_ln64_524 = xor i1 %tmp_1254, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2663 'xor' 'xor_ln64_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_886 = and i1 %or_ln64_403, i1 %xor_ln64_524" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2664 'and' 'and_ln64_886' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_887 = and i1 %tmp_1258, i1 %select_ln64_523" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2665 'and' 'and_ln64_887' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_404)   --->   "%or_ln64_720 = or i1 %and_ln64_885, i1 %and_ln64_887" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2666 'or' 'or_ln64_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_404)   --->   "%xor_ln64_525 = xor i1 %or_ln64_720, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2667 'xor' 'xor_ln64_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_404)   --->   "%and_ln64_888 = and i1 %tmp_1254, i1 %xor_ln64_525" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2668 'and' 'and_ln64_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2669 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_404 = or i1 %and_ln64_886, i1 %and_ln64_888" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2669 'or' 'or_ln64_404' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln64_242 = sext i16 %input_142_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2670 'sext' 'sext_ln64_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2671 [1/1] (1.94ns)   --->   "%mul_ln64_142 = mul i32 %sext_ln64_242, i32 %sext_ln64_242" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2671 'mul' 'mul_ln64_142' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_262)   --->   "%select_ln64_524 = select i1 %and_ln64_886, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2672 'select' 'select_ln64_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_262)   --->   "%select_ln64_525 = select i1 %or_ln64_404, i16 %select_ln64_524, i16 %sum_534" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2673 'select' 'select_ln64_525' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_262)   --->   "%shl_ln64_120 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_525, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2674 'bitconcatenate' 'shl_ln64_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_262)   --->   "%sext_ln64_243 = sext i28 %shl_ln64_120" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2675 'sext' 'sext_ln64_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2676 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_262 = add i32 %sext_ln64_243, i32 %mul_ln64_142" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2676 'add' 'add_ln64_262' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2677 [1/1] (0.00ns)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_262, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2677 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%sum_148 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_262, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2678 'partselect' 'sum_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_262, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2679 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%tmp_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_262, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2680 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2681 [1/1] (0.00ns)   --->   "%trunc_ln64_163 = trunc i32 %mul_ln64_142" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2681 'trunc' 'trunc_ln64_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2682 [1/1] (0.73ns)   --->   "%icmp_ln64_547 = icmp_ne  i11 %trunc_ln64_163, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2682 'icmp' 'icmp_ln64_547' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_890)   --->   "%tmp_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_262, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2683 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%or_ln64_405 = or i1 %tmp_1261, i1 %icmp_ln64_547" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2684 'or' 'or_ln64_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%and_ln64_889 = and i1 %or_ln64_405, i1 %tmp_1262" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2685 'and' 'and_ln64_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%zext_ln64_142 = zext i1 %and_ln64_889" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2686 'zext' 'zext_ln64_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2687 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_535 = add i16 %sum_148, i16 %zext_ln64_142" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2687 'add' 'sum_535' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2688 [1/1] (0.00ns)   --->   "%tmp_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_535, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2688 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_890)   --->   "%xor_ln64_526 = xor i1 %tmp_1264, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2689 'xor' 'xor_ln64_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2690 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_890 = and i1 %tmp_1263, i1 %xor_ln64_526" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2690 'and' 'and_ln64_890' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2691 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_262, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2691 'partselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2692 [1/1] (0.57ns)   --->   "%icmp_ln64_548 = icmp_eq  i3 %tmp_463, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2692 'icmp' 'icmp_ln64_548' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2693 [1/1] (0.00ns)   --->   "%tmp_465 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_262, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2693 'partselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2694 [1/1] (0.70ns)   --->   "%icmp_ln64_549 = icmp_eq  i4 %tmp_465, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2694 'icmp' 'icmp_ln64_549' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2695 [1/1] (0.70ns)   --->   "%icmp_ln64_550 = icmp_eq  i4 %tmp_465, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2695 'icmp' 'icmp_ln64_550' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_893)   --->   "%select_ln64_526 = select i1 %and_ln64_890, i1 %icmp_ln64_549, i1 %icmp_ln64_550" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2696 'select' 'select_ln64_526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_894)   --->   "%tmp_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_262, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2697 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_894)   --->   "%xor_ln64_901 = xor i1 %tmp_1265, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2698 'xor' 'xor_ln64_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_894)   --->   "%and_ln64_891 = and i1 %icmp_ln64_548, i1 %xor_ln64_901" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2699 'and' 'and_ln64_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_894)   --->   "%select_ln64_527 = select i1 %and_ln64_890, i1 %and_ln64_891, i1 %icmp_ln64_549" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2700 'select' 'select_ln64_527' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_407)   --->   "%and_ln64_892 = and i1 %and_ln64_890, i1 %icmp_ln64_549" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2701 'and' 'and_ln64_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_893)   --->   "%xor_ln64_527 = xor i1 %select_ln64_526, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2702 'xor' 'xor_ln64_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_893)   --->   "%or_ln64_406 = or i1 %tmp_1264, i1 %xor_ln64_527" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2703 'or' 'or_ln64_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_893)   --->   "%xor_ln64_528 = xor i1 %tmp_1260, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2704 'xor' 'xor_ln64_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2705 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_893 = and i1 %or_ln64_406, i1 %xor_ln64_528" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2705 'and' 'and_ln64_893' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2706 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_894 = and i1 %tmp_1264, i1 %select_ln64_527" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2706 'and' 'and_ln64_894' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_407)   --->   "%or_ln64_721 = or i1 %and_ln64_892, i1 %and_ln64_894" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2707 'or' 'or_ln64_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_407)   --->   "%xor_ln64_529 = xor i1 %or_ln64_721, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2708 'xor' 'xor_ln64_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_407)   --->   "%and_ln64_895 = and i1 %tmp_1260, i1 %xor_ln64_529" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2709 'and' 'and_ln64_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2710 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_407 = or i1 %and_ln64_893, i1 %and_ln64_895" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2710 'or' 'or_ln64_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln64_244 = sext i16 %input_143_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2711 'sext' 'sext_ln64_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2712 [1/1] (1.94ns)   --->   "%mul_ln64_143 = mul i32 %sext_ln64_244, i32 %sext_ln64_244" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2712 'mul' 'mul_ln64_143' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2713 [1/1] (0.00ns)   --->   "%trunc_ln64_164 = trunc i32 %mul_ln64_143" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2713 'trunc' 'trunc_ln64_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2714 [1/1] (0.73ns)   --->   "%icmp_ln64_551 = icmp_ne  i11 %trunc_ln64_164, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2714 'icmp' 'icmp_ln64_551' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_273)   --->   "%zext_ln64_231 = zext i27 %shl_ln64_125" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2715 'zext' 'zext_ln64_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2716 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_273 = add i32 %zext_ln64_231, i32 %mul_ln64_148" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2716 'add' 'add_ln64_273' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2717 [1/1] (0.00ns)   --->   "%tmp_1297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_273, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2717 'bitselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node sum_540)   --->   "%sum_154 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_273, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2718 'partselect' 'sum_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node sum_540)   --->   "%tmp_1298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_273, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2719 'bitselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node sum_540)   --->   "%tmp_1299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_273, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2720 'bitselect' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_927)   --->   "%tmp_1300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_273, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2721 'bitselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node sum_540)   --->   "%or_ln64_422 = or i1 %tmp_1298, i1 %icmp_ln64_570" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2722 'or' 'or_ln64_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node sum_540)   --->   "%and_ln64_926 = and i1 %or_ln64_422, i1 %tmp_1299" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2723 'and' 'and_ln64_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node sum_540)   --->   "%zext_ln64_148 = zext i1 %and_ln64_926" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2724 'zext' 'zext_ln64_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2725 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_540 = add i16 %sum_154, i16 %zext_ln64_148" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2725 'add' 'sum_540' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2726 [1/1] (0.00ns)   --->   "%tmp_1301 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_540, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2726 'bitselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_927)   --->   "%xor_ln64_548 = xor i1 %tmp_1301, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2727 'xor' 'xor_ln64_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2728 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_927 = and i1 %tmp_1300, i1 %xor_ln64_548" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2728 'and' 'and_ln64_927' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_273, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2729 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2730 [1/1] (0.57ns)   --->   "%icmp_ln64_571 = icmp_eq  i3 %tmp_483, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2730 'icmp' 'icmp_ln64_571' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2731 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_273, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2731 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2732 [1/1] (0.70ns)   --->   "%icmp_ln64_572 = icmp_eq  i4 %tmp_485, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2732 'icmp' 'icmp_ln64_572' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2733 [1/1] (0.70ns)   --->   "%icmp_ln64_573 = icmp_eq  i4 %tmp_485, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2733 'icmp' 'icmp_ln64_573' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_930)   --->   "%select_ln64_548 = select i1 %and_ln64_927, i1 %icmp_ln64_572, i1 %icmp_ln64_573" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2734 'select' 'select_ln64_548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_931)   --->   "%tmp_1302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_273, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2735 'bitselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_931)   --->   "%xor_ln64_906 = xor i1 %tmp_1302, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2736 'xor' 'xor_ln64_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_931)   --->   "%and_ln64_928 = and i1 %icmp_ln64_571, i1 %xor_ln64_906" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2737 'and' 'and_ln64_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_931)   --->   "%select_ln64_549 = select i1 %and_ln64_927, i1 %and_ln64_928, i1 %icmp_ln64_572" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2738 'select' 'select_ln64_549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_424)   --->   "%and_ln64_929 = and i1 %and_ln64_927, i1 %icmp_ln64_572" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2739 'and' 'and_ln64_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_930)   --->   "%xor_ln64_549 = xor i1 %select_ln64_548, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2740 'xor' 'xor_ln64_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_930)   --->   "%or_ln64_423 = or i1 %tmp_1301, i1 %xor_ln64_549" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2741 'or' 'or_ln64_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_930)   --->   "%xor_ln64_550 = xor i1 %tmp_1297, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2742 'xor' 'xor_ln64_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2743 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_930 = and i1 %or_ln64_423, i1 %xor_ln64_550" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2743 'and' 'and_ln64_930' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2744 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_931 = and i1 %tmp_1301, i1 %select_ln64_549" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2744 'and' 'and_ln64_931' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_424)   --->   "%or_ln64_726 = or i1 %and_ln64_929, i1 %and_ln64_931" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2745 'or' 'or_ln64_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_424)   --->   "%xor_ln64_551 = xor i1 %or_ln64_726, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2746 'xor' 'xor_ln64_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_424)   --->   "%and_ln64_932 = and i1 %tmp_1297, i1 %xor_ln64_551" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2747 'and' 'and_ln64_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2748 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_424 = or i1 %and_ln64_930, i1 %and_ln64_932" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2748 'or' 'or_ln64_424' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln64_254 = sext i16 %input_149_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2749 'sext' 'sext_ln64_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2750 [1/1] (1.94ns)   --->   "%mul_ln64_149 = mul i32 %sext_ln64_254, i32 %sext_ln64_254" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2750 'mul' 'mul_ln64_149' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_275)   --->   "%select_ln64_550 = select i1 %and_ln64_930, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2751 'select' 'select_ln64_550' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_275)   --->   "%select_ln64_551 = select i1 %or_ln64_424, i16 %select_ln64_550, i16 %sum_540" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2752 'select' 'select_ln64_551' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_275)   --->   "%shl_ln64_126 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_551, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2753 'bitconcatenate' 'shl_ln64_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_275)   --->   "%sext_ln64_255 = sext i28 %shl_ln64_126" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2754 'sext' 'sext_ln64_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2755 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_275 = add i32 %sext_ln64_255, i32 %mul_ln64_149" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2755 'add' 'add_ln64_275' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2756 [1/1] (0.00ns)   --->   "%tmp_1303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_275, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2756 'bitselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%sum_155 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_275, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2757 'partselect' 'sum_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%tmp_1304 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_275, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2758 'bitselect' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%tmp_1305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_275, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2759 'bitselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2760 [1/1] (0.00ns)   --->   "%trunc_ln64_171 = trunc i32 %mul_ln64_149" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2760 'trunc' 'trunc_ln64_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2761 [1/1] (0.73ns)   --->   "%icmp_ln64_574 = icmp_ne  i11 %trunc_ln64_171, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2761 'icmp' 'icmp_ln64_574' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_934)   --->   "%tmp_1306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_275, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2762 'bitselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%or_ln64_425 = or i1 %tmp_1304, i1 %icmp_ln64_574" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2763 'or' 'or_ln64_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%and_ln64_933 = and i1 %or_ln64_425, i1 %tmp_1305" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2764 'and' 'and_ln64_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%zext_ln64_149 = zext i1 %and_ln64_933" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2765 'zext' 'zext_ln64_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2766 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_541 = add i16 %sum_155, i16 %zext_ln64_149" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2766 'add' 'sum_541' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_1307 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_541, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2767 'bitselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_934)   --->   "%xor_ln64_552 = xor i1 %tmp_1307, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2768 'xor' 'xor_ln64_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2769 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_934 = and i1 %tmp_1306, i1 %xor_ln64_552" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2769 'and' 'and_ln64_934' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_275, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2770 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2771 [1/1] (0.57ns)   --->   "%icmp_ln64_575 = icmp_eq  i3 %tmp_486, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2771 'icmp' 'icmp_ln64_575' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2772 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_275, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2772 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2773 [1/1] (0.70ns)   --->   "%icmp_ln64_576 = icmp_eq  i4 %tmp_488, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2773 'icmp' 'icmp_ln64_576' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2774 [1/1] (0.70ns)   --->   "%icmp_ln64_577 = icmp_eq  i4 %tmp_488, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2774 'icmp' 'icmp_ln64_577' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_937)   --->   "%select_ln64_552 = select i1 %and_ln64_934, i1 %icmp_ln64_576, i1 %icmp_ln64_577" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2775 'select' 'select_ln64_552' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_938)   --->   "%tmp_1308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_275, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2776 'bitselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_938)   --->   "%xor_ln64_907 = xor i1 %tmp_1308, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2777 'xor' 'xor_ln64_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_938)   --->   "%and_ln64_935 = and i1 %icmp_ln64_575, i1 %xor_ln64_907" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2778 'and' 'and_ln64_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_938)   --->   "%select_ln64_553 = select i1 %and_ln64_934, i1 %and_ln64_935, i1 %icmp_ln64_576" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2779 'select' 'select_ln64_553' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_427)   --->   "%and_ln64_936 = and i1 %and_ln64_934, i1 %icmp_ln64_576" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2780 'and' 'and_ln64_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_937)   --->   "%xor_ln64_553 = xor i1 %select_ln64_552, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2781 'xor' 'xor_ln64_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_937)   --->   "%or_ln64_426 = or i1 %tmp_1307, i1 %xor_ln64_553" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2782 'or' 'or_ln64_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_937)   --->   "%xor_ln64_554 = xor i1 %tmp_1303, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2783 'xor' 'xor_ln64_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2784 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_937 = and i1 %or_ln64_426, i1 %xor_ln64_554" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2784 'and' 'and_ln64_937' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2785 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_938 = and i1 %tmp_1307, i1 %select_ln64_553" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2785 'and' 'and_ln64_938' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_427)   --->   "%or_ln64_727 = or i1 %and_ln64_936, i1 %and_ln64_938" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2786 'or' 'or_ln64_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_427)   --->   "%xor_ln64_555 = xor i1 %or_ln64_727, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2787 'xor' 'xor_ln64_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_427)   --->   "%and_ln64_939 = and i1 %tmp_1303, i1 %xor_ln64_555" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2788 'and' 'and_ln64_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2789 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_427 = or i1 %and_ln64_937, i1 %and_ln64_939" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2789 'or' 'or_ln64_427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln64_256 = sext i16 %input_150_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2790 'sext' 'sext_ln64_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2791 [1/1] (1.94ns)   --->   "%mul_ln64_150 = mul i32 %sext_ln64_256, i32 %sext_ln64_256" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2791 'mul' 'mul_ln64_150' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2792 [1/1] (0.00ns)   --->   "%trunc_ln64_172 = trunc i32 %mul_ln64_150" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2792 'trunc' 'trunc_ln64_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2793 [1/1] (0.73ns)   --->   "%icmp_ln64_578 = icmp_ne  i11 %trunc_ln64_172, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2793 'icmp' 'icmp_ln64_578' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_286)   --->   "%zext_ln64_232 = zext i27 %shl_ln64_131" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2794 'zext' 'zext_ln64_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2795 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_286 = add i32 %zext_ln64_232, i32 %mul_ln64_155" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2795 'add' 'add_ln64_286' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2796 [1/1] (0.00ns)   --->   "%tmp_1340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_286, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2796 'bitselect' 'tmp_1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node sum_546)   --->   "%sum_161 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_286, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2797 'partselect' 'sum_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node sum_546)   --->   "%tmp_1341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_286, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2798 'bitselect' 'tmp_1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node sum_546)   --->   "%tmp_1342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_286, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2799 'bitselect' 'tmp_1342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_971)   --->   "%tmp_1343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_286, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2800 'bitselect' 'tmp_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node sum_546)   --->   "%or_ln64_442 = or i1 %tmp_1341, i1 %icmp_ln64_597" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2801 'or' 'or_ln64_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node sum_546)   --->   "%and_ln64_970 = and i1 %or_ln64_442, i1 %tmp_1342" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2802 'and' 'and_ln64_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node sum_546)   --->   "%zext_ln64_155 = zext i1 %and_ln64_970" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2803 'zext' 'zext_ln64_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2804 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_546 = add i16 %sum_161, i16 %zext_ln64_155" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2804 'add' 'sum_546' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2805 [1/1] (0.00ns)   --->   "%tmp_1344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_546, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2805 'bitselect' 'tmp_1344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_971)   --->   "%xor_ln64_574 = xor i1 %tmp_1344, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2806 'xor' 'xor_ln64_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2807 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_971 = and i1 %tmp_1343, i1 %xor_ln64_574" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2807 'and' 'and_ln64_971' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2808 [1/1] (0.00ns)   --->   "%tmp_506 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_286, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2808 'partselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2809 [1/1] (0.57ns)   --->   "%icmp_ln64_598 = icmp_eq  i3 %tmp_506, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2809 'icmp' 'icmp_ln64_598' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2810 [1/1] (0.00ns)   --->   "%tmp_508 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_286, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2810 'partselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2811 [1/1] (0.70ns)   --->   "%icmp_ln64_599 = icmp_eq  i4 %tmp_508, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2811 'icmp' 'icmp_ln64_599' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2812 [1/1] (0.70ns)   --->   "%icmp_ln64_600 = icmp_eq  i4 %tmp_508, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2812 'icmp' 'icmp_ln64_600' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_974)   --->   "%select_ln64_574 = select i1 %and_ln64_971, i1 %icmp_ln64_599, i1 %icmp_ln64_600" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2813 'select' 'select_ln64_574' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_975)   --->   "%tmp_1345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_286, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2814 'bitselect' 'tmp_1345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_975)   --->   "%xor_ln64_912 = xor i1 %tmp_1345, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2815 'xor' 'xor_ln64_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_975)   --->   "%and_ln64_972 = and i1 %icmp_ln64_598, i1 %xor_ln64_912" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2816 'and' 'and_ln64_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_975)   --->   "%select_ln64_575 = select i1 %and_ln64_971, i1 %and_ln64_972, i1 %icmp_ln64_599" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2817 'select' 'select_ln64_575' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_444)   --->   "%and_ln64_973 = and i1 %and_ln64_971, i1 %icmp_ln64_599" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2818 'and' 'and_ln64_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_974)   --->   "%xor_ln64_575 = xor i1 %select_ln64_574, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2819 'xor' 'xor_ln64_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_974)   --->   "%or_ln64_443 = or i1 %tmp_1344, i1 %xor_ln64_575" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2820 'or' 'or_ln64_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_974)   --->   "%xor_ln64_576 = xor i1 %tmp_1340, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2821 'xor' 'xor_ln64_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2822 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_974 = and i1 %or_ln64_443, i1 %xor_ln64_576" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2822 'and' 'and_ln64_974' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2823 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_975 = and i1 %tmp_1344, i1 %select_ln64_575" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2823 'and' 'and_ln64_975' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_444)   --->   "%or_ln64_732 = or i1 %and_ln64_973, i1 %and_ln64_975" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2824 'or' 'or_ln64_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_444)   --->   "%xor_ln64_577 = xor i1 %or_ln64_732, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2825 'xor' 'xor_ln64_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_444)   --->   "%and_ln64_976 = and i1 %tmp_1340, i1 %xor_ln64_577" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2826 'and' 'and_ln64_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2827 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_444 = or i1 %and_ln64_974, i1 %and_ln64_976" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2827 'or' 'or_ln64_444' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln64_266 = sext i16 %input_156_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2828 'sext' 'sext_ln64_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2829 [1/1] (1.94ns)   --->   "%mul_ln64_156 = mul i32 %sext_ln64_266, i32 %sext_ln64_266" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2829 'mul' 'mul_ln64_156' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_288)   --->   "%select_ln64_576 = select i1 %and_ln64_974, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2830 'select' 'select_ln64_576' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_288)   --->   "%select_ln64_577 = select i1 %or_ln64_444, i16 %select_ln64_576, i16 %sum_546" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2831 'select' 'select_ln64_577' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_288)   --->   "%shl_ln64_132 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_577, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2832 'bitconcatenate' 'shl_ln64_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_288)   --->   "%sext_ln64_267 = sext i28 %shl_ln64_132" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2833 'sext' 'sext_ln64_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2834 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_288 = add i32 %sext_ln64_267, i32 %mul_ln64_156" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2834 'add' 'add_ln64_288' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2835 [1/1] (0.00ns)   --->   "%tmp_1346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_288, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2835 'bitselect' 'tmp_1346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%sum_162 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_288, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2836 'partselect' 'sum_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%tmp_1347 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_288, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2837 'bitselect' 'tmp_1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%tmp_1348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_288, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2838 'bitselect' 'tmp_1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2839 [1/1] (0.00ns)   --->   "%trunc_ln64_179 = trunc i32 %mul_ln64_156" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2839 'trunc' 'trunc_ln64_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2840 [1/1] (0.73ns)   --->   "%icmp_ln64_601 = icmp_ne  i11 %trunc_ln64_179, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2840 'icmp' 'icmp_ln64_601' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_978)   --->   "%tmp_1349 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_288, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2841 'bitselect' 'tmp_1349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%or_ln64_445 = or i1 %tmp_1347, i1 %icmp_ln64_601" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2842 'or' 'or_ln64_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%and_ln64_977 = and i1 %or_ln64_445, i1 %tmp_1348" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2843 'and' 'and_ln64_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%zext_ln64_156 = zext i1 %and_ln64_977" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2844 'zext' 'zext_ln64_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2845 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_547 = add i16 %sum_162, i16 %zext_ln64_156" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2845 'add' 'sum_547' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2846 [1/1] (0.00ns)   --->   "%tmp_1350 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_547, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2846 'bitselect' 'tmp_1350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_978)   --->   "%xor_ln64_578 = xor i1 %tmp_1350, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2847 'xor' 'xor_ln64_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2848 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_978 = and i1 %tmp_1349, i1 %xor_ln64_578" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2848 'and' 'and_ln64_978' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2849 [1/1] (0.00ns)   --->   "%tmp_509 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_288, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2849 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2850 [1/1] (0.57ns)   --->   "%icmp_ln64_602 = icmp_eq  i3 %tmp_509, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2850 'icmp' 'icmp_ln64_602' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2851 [1/1] (0.00ns)   --->   "%tmp_511 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_288, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2851 'partselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2852 [1/1] (0.70ns)   --->   "%icmp_ln64_603 = icmp_eq  i4 %tmp_511, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2852 'icmp' 'icmp_ln64_603' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2853 [1/1] (0.70ns)   --->   "%icmp_ln64_604 = icmp_eq  i4 %tmp_511, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2853 'icmp' 'icmp_ln64_604' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_981)   --->   "%select_ln64_578 = select i1 %and_ln64_978, i1 %icmp_ln64_603, i1 %icmp_ln64_604" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2854 'select' 'select_ln64_578' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_982)   --->   "%tmp_1351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_288, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2855 'bitselect' 'tmp_1351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_982)   --->   "%xor_ln64_913 = xor i1 %tmp_1351, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2856 'xor' 'xor_ln64_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_982)   --->   "%and_ln64_979 = and i1 %icmp_ln64_602, i1 %xor_ln64_913" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2857 'and' 'and_ln64_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_982)   --->   "%select_ln64_579 = select i1 %and_ln64_978, i1 %and_ln64_979, i1 %icmp_ln64_603" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2858 'select' 'select_ln64_579' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_447)   --->   "%and_ln64_980 = and i1 %and_ln64_978, i1 %icmp_ln64_603" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2859 'and' 'and_ln64_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_981)   --->   "%xor_ln64_579 = xor i1 %select_ln64_578, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2860 'xor' 'xor_ln64_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_981)   --->   "%or_ln64_446 = or i1 %tmp_1350, i1 %xor_ln64_579" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2861 'or' 'or_ln64_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_981)   --->   "%xor_ln64_580 = xor i1 %tmp_1346, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2862 'xor' 'xor_ln64_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2863 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_981 = and i1 %or_ln64_446, i1 %xor_ln64_580" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2863 'and' 'and_ln64_981' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2864 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_982 = and i1 %tmp_1350, i1 %select_ln64_579" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2864 'and' 'and_ln64_982' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_447)   --->   "%or_ln64_733 = or i1 %and_ln64_980, i1 %and_ln64_982" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2865 'or' 'or_ln64_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_447)   --->   "%xor_ln64_581 = xor i1 %or_ln64_733, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2866 'xor' 'xor_ln64_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_447)   --->   "%and_ln64_983 = and i1 %tmp_1346, i1 %xor_ln64_581" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2867 'and' 'and_ln64_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2868 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_447 = or i1 %and_ln64_981, i1 %and_ln64_983" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2868 'or' 'or_ln64_447' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln64_268 = sext i16 %input_157_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2869 'sext' 'sext_ln64_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2870 [1/1] (1.94ns)   --->   "%mul_ln64_157 = mul i32 %sext_ln64_268, i32 %sext_ln64_268" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2870 'mul' 'mul_ln64_157' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2871 [1/1] (0.00ns)   --->   "%trunc_ln64_180 = trunc i32 %mul_ln64_157" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2871 'trunc' 'trunc_ln64_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2872 [1/1] (0.73ns)   --->   "%icmp_ln64_605 = icmp_ne  i11 %trunc_ln64_180, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2872 'icmp' 'icmp_ln64_605' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_299)   --->   "%zext_ln64_233 = zext i27 %shl_ln64_137" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2873 'zext' 'zext_ln64_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2874 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_299 = add i32 %zext_ln64_233, i32 %mul_ln64_162" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2874 'add' 'add_ln64_299' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2875 [1/1] (0.00ns)   --->   "%tmp_1383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_299, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2875 'bitselect' 'tmp_1383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node sum_552)   --->   "%sum_168 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_299, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2876 'partselect' 'sum_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node sum_552)   --->   "%tmp_1384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_299, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2877 'bitselect' 'tmp_1384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node sum_552)   --->   "%tmp_1385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_299, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2878 'bitselect' 'tmp_1385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1015)   --->   "%tmp_1386 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_299, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2879 'bitselect' 'tmp_1386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node sum_552)   --->   "%or_ln64_462 = or i1 %tmp_1384, i1 %icmp_ln64_624" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2880 'or' 'or_ln64_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node sum_552)   --->   "%and_ln64_1014 = and i1 %or_ln64_462, i1 %tmp_1385" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2881 'and' 'and_ln64_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node sum_552)   --->   "%zext_ln64_162 = zext i1 %and_ln64_1014" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2882 'zext' 'zext_ln64_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2883 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_552 = add i16 %sum_168, i16 %zext_ln64_162" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2883 'add' 'sum_552' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2884 [1/1] (0.00ns)   --->   "%tmp_1387 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_552, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2884 'bitselect' 'tmp_1387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1015)   --->   "%xor_ln64_600 = xor i1 %tmp_1387, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2885 'xor' 'xor_ln64_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2886 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1015 = and i1 %tmp_1386, i1 %xor_ln64_600" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2886 'and' 'and_ln64_1015' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2887 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_299, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2887 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2888 [1/1] (0.57ns)   --->   "%icmp_ln64_625 = icmp_eq  i3 %tmp_529, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2888 'icmp' 'icmp_ln64_625' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2889 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_299, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2889 'partselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2890 [1/1] (0.70ns)   --->   "%icmp_ln64_626 = icmp_eq  i4 %tmp_531, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2890 'icmp' 'icmp_ln64_626' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2891 [1/1] (0.70ns)   --->   "%icmp_ln64_627 = icmp_eq  i4 %tmp_531, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2891 'icmp' 'icmp_ln64_627' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1018)   --->   "%select_ln64_600 = select i1 %and_ln64_1015, i1 %icmp_ln64_626, i1 %icmp_ln64_627" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2892 'select' 'select_ln64_600' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1019)   --->   "%tmp_1388 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_299, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2893 'bitselect' 'tmp_1388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1019)   --->   "%xor_ln64_918 = xor i1 %tmp_1388, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2894 'xor' 'xor_ln64_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1019)   --->   "%and_ln64_1016 = and i1 %icmp_ln64_625, i1 %xor_ln64_918" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2895 'and' 'and_ln64_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1019)   --->   "%select_ln64_601 = select i1 %and_ln64_1015, i1 %and_ln64_1016, i1 %icmp_ln64_626" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2896 'select' 'select_ln64_601' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_464)   --->   "%and_ln64_1017 = and i1 %and_ln64_1015, i1 %icmp_ln64_626" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2897 'and' 'and_ln64_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1018)   --->   "%xor_ln64_601 = xor i1 %select_ln64_600, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2898 'xor' 'xor_ln64_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1018)   --->   "%or_ln64_463 = or i1 %tmp_1387, i1 %xor_ln64_601" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2899 'or' 'or_ln64_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1018)   --->   "%xor_ln64_602 = xor i1 %tmp_1383, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2900 'xor' 'xor_ln64_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2901 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1018 = and i1 %or_ln64_463, i1 %xor_ln64_602" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2901 'and' 'and_ln64_1018' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2902 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1019 = and i1 %tmp_1387, i1 %select_ln64_601" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2902 'and' 'and_ln64_1019' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_464)   --->   "%or_ln64_738 = or i1 %and_ln64_1017, i1 %and_ln64_1019" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2903 'or' 'or_ln64_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_464)   --->   "%xor_ln64_603 = xor i1 %or_ln64_738, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2904 'xor' 'xor_ln64_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_464)   --->   "%and_ln64_1020 = and i1 %tmp_1383, i1 %xor_ln64_603" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2905 'and' 'and_ln64_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2906 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_464 = or i1 %and_ln64_1018, i1 %and_ln64_1020" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2906 'or' 'or_ln64_464' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln64_278 = sext i16 %input_163_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2907 'sext' 'sext_ln64_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2908 [1/1] (1.94ns)   --->   "%mul_ln64_163 = mul i32 %sext_ln64_278, i32 %sext_ln64_278" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2908 'mul' 'mul_ln64_163' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_301)   --->   "%select_ln64_602 = select i1 %and_ln64_1018, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2909 'select' 'select_ln64_602' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_301)   --->   "%select_ln64_603 = select i1 %or_ln64_464, i16 %select_ln64_602, i16 %sum_552" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2910 'select' 'select_ln64_603' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_301)   --->   "%shl_ln64_138 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_603, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2911 'bitconcatenate' 'shl_ln64_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_301)   --->   "%sext_ln64_279 = sext i28 %shl_ln64_138" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2912 'sext' 'sext_ln64_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2913 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_301 = add i32 %sext_ln64_279, i32 %mul_ln64_163" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2913 'add' 'add_ln64_301' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_1389 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_301, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2914 'bitselect' 'tmp_1389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node sum_553)   --->   "%sum_169 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_301, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2915 'partselect' 'sum_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node sum_553)   --->   "%tmp_1390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_301, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2916 'bitselect' 'tmp_1390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node sum_553)   --->   "%tmp_1391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_301, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2917 'bitselect' 'tmp_1391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2918 [1/1] (0.00ns)   --->   "%trunc_ln64_187 = trunc i32 %mul_ln64_163" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2918 'trunc' 'trunc_ln64_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2919 [1/1] (0.73ns)   --->   "%icmp_ln64_628 = icmp_ne  i11 %trunc_ln64_187, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2919 'icmp' 'icmp_ln64_628' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1022)   --->   "%tmp_1392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_301, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2920 'bitselect' 'tmp_1392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node sum_553)   --->   "%or_ln64_465 = or i1 %tmp_1390, i1 %icmp_ln64_628" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2921 'or' 'or_ln64_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node sum_553)   --->   "%and_ln64_1021 = and i1 %or_ln64_465, i1 %tmp_1391" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2922 'and' 'and_ln64_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node sum_553)   --->   "%zext_ln64_163 = zext i1 %and_ln64_1021" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2923 'zext' 'zext_ln64_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2924 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_553 = add i16 %sum_169, i16 %zext_ln64_163" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2924 'add' 'sum_553' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_1393 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_553, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2925 'bitselect' 'tmp_1393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1022)   --->   "%xor_ln64_604 = xor i1 %tmp_1393, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2926 'xor' 'xor_ln64_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2927 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1022 = and i1 %tmp_1392, i1 %xor_ln64_604" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2927 'and' 'and_ln64_1022' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2928 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_301, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2928 'partselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2929 [1/1] (0.57ns)   --->   "%icmp_ln64_629 = icmp_eq  i3 %tmp_532, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2929 'icmp' 'icmp_ln64_629' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2930 [1/1] (0.00ns)   --->   "%tmp_534 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_301, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2930 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2931 [1/1] (0.70ns)   --->   "%icmp_ln64_630 = icmp_eq  i4 %tmp_534, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2931 'icmp' 'icmp_ln64_630' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2932 [1/1] (0.70ns)   --->   "%icmp_ln64_631 = icmp_eq  i4 %tmp_534, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2932 'icmp' 'icmp_ln64_631' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1025)   --->   "%select_ln64_604 = select i1 %and_ln64_1022, i1 %icmp_ln64_630, i1 %icmp_ln64_631" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2933 'select' 'select_ln64_604' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1026)   --->   "%tmp_1394 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_301, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2934 'bitselect' 'tmp_1394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1026)   --->   "%xor_ln64_919 = xor i1 %tmp_1394, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2935 'xor' 'xor_ln64_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1026)   --->   "%and_ln64_1023 = and i1 %icmp_ln64_629, i1 %xor_ln64_919" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2936 'and' 'and_ln64_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1026)   --->   "%select_ln64_605 = select i1 %and_ln64_1022, i1 %and_ln64_1023, i1 %icmp_ln64_630" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2937 'select' 'select_ln64_605' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_467)   --->   "%and_ln64_1024 = and i1 %and_ln64_1022, i1 %icmp_ln64_630" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2938 'and' 'and_ln64_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1025)   --->   "%xor_ln64_605 = xor i1 %select_ln64_604, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2939 'xor' 'xor_ln64_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1025)   --->   "%or_ln64_466 = or i1 %tmp_1393, i1 %xor_ln64_605" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2940 'or' 'or_ln64_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1025)   --->   "%xor_ln64_606 = xor i1 %tmp_1389, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2941 'xor' 'xor_ln64_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2942 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1025 = and i1 %or_ln64_466, i1 %xor_ln64_606" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2942 'and' 'and_ln64_1025' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2943 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1026 = and i1 %tmp_1393, i1 %select_ln64_605" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2943 'and' 'and_ln64_1026' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_467)   --->   "%or_ln64_739 = or i1 %and_ln64_1024, i1 %and_ln64_1026" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2944 'or' 'or_ln64_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_467)   --->   "%xor_ln64_607 = xor i1 %or_ln64_739, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2945 'xor' 'xor_ln64_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_467)   --->   "%and_ln64_1027 = and i1 %tmp_1389, i1 %xor_ln64_607" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2946 'and' 'and_ln64_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2947 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_467 = or i1 %and_ln64_1025, i1 %and_ln64_1027" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2947 'or' 'or_ln64_467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln64_280 = sext i16 %input_164_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2948 'sext' 'sext_ln64_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2949 [1/1] (1.94ns)   --->   "%mul_ln64_164 = mul i32 %sext_ln64_280, i32 %sext_ln64_280" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2949 'mul' 'mul_ln64_164' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2950 [1/1] (0.00ns)   --->   "%trunc_ln64_188 = trunc i32 %mul_ln64_164" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2950 'trunc' 'trunc_ln64_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2951 [1/1] (0.73ns)   --->   "%icmp_ln64_632 = icmp_ne  i11 %trunc_ln64_188, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2951 'icmp' 'icmp_ln64_632' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_312)   --->   "%zext_ln64_234 = zext i27 %shl_ln64_143" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2952 'zext' 'zext_ln64_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2953 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_312 = add i32 %zext_ln64_234, i32 %mul_ln64_169" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2953 'add' 'add_ln64_312' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2954 [1/1] (0.00ns)   --->   "%tmp_1426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_312, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2954 'bitselect' 'tmp_1426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node sum_558)   --->   "%sum_175 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_312, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2955 'partselect' 'sum_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node sum_558)   --->   "%tmp_1427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_312, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2956 'bitselect' 'tmp_1427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node sum_558)   --->   "%tmp_1428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_312, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2957 'bitselect' 'tmp_1428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1059)   --->   "%tmp_1429 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_312, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2958 'bitselect' 'tmp_1429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node sum_558)   --->   "%or_ln64_482 = or i1 %tmp_1427, i1 %icmp_ln64_651" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2959 'or' 'or_ln64_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node sum_558)   --->   "%and_ln64_1058 = and i1 %or_ln64_482, i1 %tmp_1428" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2960 'and' 'and_ln64_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node sum_558)   --->   "%zext_ln64_169 = zext i1 %and_ln64_1058" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2961 'zext' 'zext_ln64_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2962 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_558 = add i16 %sum_175, i16 %zext_ln64_169" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2962 'add' 'sum_558' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_1430 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_558, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2963 'bitselect' 'tmp_1430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1059)   --->   "%xor_ln64_626 = xor i1 %tmp_1430, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2964 'xor' 'xor_ln64_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2965 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1059 = and i1 %tmp_1429, i1 %xor_ln64_626" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2965 'and' 'and_ln64_1059' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2966 [1/1] (0.00ns)   --->   "%tmp_552 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_312, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2966 'partselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2967 [1/1] (0.57ns)   --->   "%icmp_ln64_652 = icmp_eq  i3 %tmp_552, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2967 'icmp' 'icmp_ln64_652' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2968 [1/1] (0.00ns)   --->   "%tmp_554 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_312, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2968 'partselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2969 [1/1] (0.70ns)   --->   "%icmp_ln64_653 = icmp_eq  i4 %tmp_554, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2969 'icmp' 'icmp_ln64_653' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2970 [1/1] (0.70ns)   --->   "%icmp_ln64_654 = icmp_eq  i4 %tmp_554, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2970 'icmp' 'icmp_ln64_654' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1062)   --->   "%select_ln64_626 = select i1 %and_ln64_1059, i1 %icmp_ln64_653, i1 %icmp_ln64_654" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2971 'select' 'select_ln64_626' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1063)   --->   "%tmp_1431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_312, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2972 'bitselect' 'tmp_1431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1063)   --->   "%xor_ln64_924 = xor i1 %tmp_1431, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2973 'xor' 'xor_ln64_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1063)   --->   "%and_ln64_1060 = and i1 %icmp_ln64_652, i1 %xor_ln64_924" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2974 'and' 'and_ln64_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1063)   --->   "%select_ln64_627 = select i1 %and_ln64_1059, i1 %and_ln64_1060, i1 %icmp_ln64_653" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2975 'select' 'select_ln64_627' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_484)   --->   "%and_ln64_1061 = and i1 %and_ln64_1059, i1 %icmp_ln64_653" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2976 'and' 'and_ln64_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1062)   --->   "%xor_ln64_627 = xor i1 %select_ln64_626, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2977 'xor' 'xor_ln64_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1062)   --->   "%or_ln64_483 = or i1 %tmp_1430, i1 %xor_ln64_627" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2978 'or' 'or_ln64_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1062)   --->   "%xor_ln64_628 = xor i1 %tmp_1426, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2979 'xor' 'xor_ln64_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2980 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1062 = and i1 %or_ln64_483, i1 %xor_ln64_628" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2980 'and' 'and_ln64_1062' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2981 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1063 = and i1 %tmp_1430, i1 %select_ln64_627" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2981 'and' 'and_ln64_1063' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_484)   --->   "%or_ln64_744 = or i1 %and_ln64_1061, i1 %and_ln64_1063" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2982 'or' 'or_ln64_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_484)   --->   "%xor_ln64_629 = xor i1 %or_ln64_744, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2983 'xor' 'xor_ln64_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_484)   --->   "%and_ln64_1064 = and i1 %tmp_1426, i1 %xor_ln64_629" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2984 'and' 'and_ln64_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2985 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_484 = or i1 %and_ln64_1062, i1 %and_ln64_1064" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2985 'or' 'or_ln64_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln64_290 = sext i16 %input_170_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2986 'sext' 'sext_ln64_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2987 [1/1] (1.94ns)   --->   "%mul_ln64_170 = mul i32 %sext_ln64_290, i32 %sext_ln64_290" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2987 'mul' 'mul_ln64_170' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_314)   --->   "%select_ln64_628 = select i1 %and_ln64_1062, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2988 'select' 'select_ln64_628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_314)   --->   "%select_ln64_629 = select i1 %or_ln64_484, i16 %select_ln64_628, i16 %sum_558" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2989 'select' 'select_ln64_629' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_314)   --->   "%shl_ln64_144 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_629, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2990 'bitconcatenate' 'shl_ln64_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_314)   --->   "%sext_ln64_291 = sext i28 %shl_ln64_144" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2991 'sext' 'sext_ln64_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2992 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_314 = add i32 %sext_ln64_291, i32 %mul_ln64_170" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2992 'add' 'add_ln64_314' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2993 [1/1] (0.00ns)   --->   "%tmp_1432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_314, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2993 'bitselect' 'tmp_1432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node sum_559)   --->   "%sum_176 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_314, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2994 'partselect' 'sum_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node sum_559)   --->   "%tmp_1433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_314, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 2995 'bitselect' 'tmp_1433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node sum_559)   --->   "%tmp_1434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_314, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2996 'bitselect' 'tmp_1434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2997 [1/1] (0.00ns)   --->   "%trunc_ln64_195 = trunc i32 %mul_ln64_170" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2997 'trunc' 'trunc_ln64_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2998 [1/1] (0.73ns)   --->   "%icmp_ln64_655 = icmp_ne  i11 %trunc_ln64_195, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2998 'icmp' 'icmp_ln64_655' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1066)   --->   "%tmp_1435 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_314, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 2999 'bitselect' 'tmp_1435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node sum_559)   --->   "%or_ln64_485 = or i1 %tmp_1433, i1 %icmp_ln64_655" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3000 'or' 'or_ln64_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node sum_559)   --->   "%and_ln64_1065 = and i1 %or_ln64_485, i1 %tmp_1434" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3001 'and' 'and_ln64_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node sum_559)   --->   "%zext_ln64_170 = zext i1 %and_ln64_1065" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3002 'zext' 'zext_ln64_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3003 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_559 = add i16 %sum_176, i16 %zext_ln64_170" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3003 'add' 'sum_559' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3004 [1/1] (0.00ns)   --->   "%tmp_1436 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_559, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3004 'bitselect' 'tmp_1436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1066)   --->   "%xor_ln64_630 = xor i1 %tmp_1436, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3005 'xor' 'xor_ln64_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3006 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1066 = and i1 %tmp_1435, i1 %xor_ln64_630" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3006 'and' 'and_ln64_1066' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3007 [1/1] (0.00ns)   --->   "%tmp_555 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_314, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3007 'partselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3008 [1/1] (0.57ns)   --->   "%icmp_ln64_656 = icmp_eq  i3 %tmp_555, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3008 'icmp' 'icmp_ln64_656' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3009 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_314, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3009 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3010 [1/1] (0.70ns)   --->   "%icmp_ln64_657 = icmp_eq  i4 %tmp_557, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3010 'icmp' 'icmp_ln64_657' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3011 [1/1] (0.70ns)   --->   "%icmp_ln64_658 = icmp_eq  i4 %tmp_557, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3011 'icmp' 'icmp_ln64_658' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1069)   --->   "%select_ln64_630 = select i1 %and_ln64_1066, i1 %icmp_ln64_657, i1 %icmp_ln64_658" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3012 'select' 'select_ln64_630' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1070)   --->   "%tmp_1437 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_314, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3013 'bitselect' 'tmp_1437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1070)   --->   "%xor_ln64_925 = xor i1 %tmp_1437, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3014 'xor' 'xor_ln64_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1070)   --->   "%and_ln64_1067 = and i1 %icmp_ln64_656, i1 %xor_ln64_925" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3015 'and' 'and_ln64_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1070)   --->   "%select_ln64_631 = select i1 %and_ln64_1066, i1 %and_ln64_1067, i1 %icmp_ln64_657" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3016 'select' 'select_ln64_631' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_487)   --->   "%and_ln64_1068 = and i1 %and_ln64_1066, i1 %icmp_ln64_657" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3017 'and' 'and_ln64_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1069)   --->   "%xor_ln64_631 = xor i1 %select_ln64_630, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3018 'xor' 'xor_ln64_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1069)   --->   "%or_ln64_486 = or i1 %tmp_1436, i1 %xor_ln64_631" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3019 'or' 'or_ln64_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1069)   --->   "%xor_ln64_632 = xor i1 %tmp_1432, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3020 'xor' 'xor_ln64_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3021 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1069 = and i1 %or_ln64_486, i1 %xor_ln64_632" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3021 'and' 'and_ln64_1069' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3022 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1070 = and i1 %tmp_1436, i1 %select_ln64_631" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3022 'and' 'and_ln64_1070' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_487)   --->   "%or_ln64_745 = or i1 %and_ln64_1068, i1 %and_ln64_1070" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3023 'or' 'or_ln64_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_487)   --->   "%xor_ln64_633 = xor i1 %or_ln64_745, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3024 'xor' 'xor_ln64_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_487)   --->   "%and_ln64_1071 = and i1 %tmp_1432, i1 %xor_ln64_633" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3025 'and' 'and_ln64_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3026 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_487 = or i1 %and_ln64_1069, i1 %and_ln64_1071" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3026 'or' 'or_ln64_487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3027 [1/1] (0.00ns)   --->   "%sext_ln64_292 = sext i16 %input_171_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3027 'sext' 'sext_ln64_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3028 [1/1] (1.94ns)   --->   "%mul_ln64_171 = mul i32 %sext_ln64_292, i32 %sext_ln64_292" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3028 'mul' 'mul_ln64_171' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3029 [1/1] (0.00ns)   --->   "%trunc_ln64_196 = trunc i32 %mul_ln64_171" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3029 'trunc' 'trunc_ln64_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3030 [1/1] (0.73ns)   --->   "%icmp_ln64_659 = icmp_ne  i11 %trunc_ln64_196, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3030 'icmp' 'icmp_ln64_659' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_325)   --->   "%zext_ln64_235 = zext i27 %shl_ln64_149" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3031 'zext' 'zext_ln64_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3032 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_325 = add i32 %zext_ln64_235, i32 %mul_ln64_176" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3032 'add' 'add_ln64_325' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3033 [1/1] (0.00ns)   --->   "%tmp_1469 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_325, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3033 'bitselect' 'tmp_1469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node sum_564)   --->   "%sum_182 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_325, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3034 'partselect' 'sum_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node sum_564)   --->   "%tmp_1470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_325, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3035 'bitselect' 'tmp_1470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node sum_564)   --->   "%tmp_1471 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_325, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3036 'bitselect' 'tmp_1471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1103)   --->   "%tmp_1472 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_325, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3037 'bitselect' 'tmp_1472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node sum_564)   --->   "%or_ln64_502 = or i1 %tmp_1470, i1 %icmp_ln64_678" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3038 'or' 'or_ln64_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node sum_564)   --->   "%and_ln64_1102 = and i1 %or_ln64_502, i1 %tmp_1471" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3039 'and' 'and_ln64_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node sum_564)   --->   "%zext_ln64_176 = zext i1 %and_ln64_1102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3040 'zext' 'zext_ln64_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3041 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_564 = add i16 %sum_182, i16 %zext_ln64_176" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3041 'add' 'sum_564' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3042 [1/1] (0.00ns)   --->   "%tmp_1473 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_564, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3042 'bitselect' 'tmp_1473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1103)   --->   "%xor_ln64_652 = xor i1 %tmp_1473, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3043 'xor' 'xor_ln64_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3044 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1103 = and i1 %tmp_1472, i1 %xor_ln64_652" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3044 'and' 'and_ln64_1103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3045 [1/1] (0.00ns)   --->   "%tmp_575 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_325, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3045 'partselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3046 [1/1] (0.57ns)   --->   "%icmp_ln64_679 = icmp_eq  i3 %tmp_575, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3046 'icmp' 'icmp_ln64_679' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3047 [1/1] (0.00ns)   --->   "%tmp_577 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_325, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3047 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3048 [1/1] (0.70ns)   --->   "%icmp_ln64_680 = icmp_eq  i4 %tmp_577, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3048 'icmp' 'icmp_ln64_680' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3049 [1/1] (0.70ns)   --->   "%icmp_ln64_681 = icmp_eq  i4 %tmp_577, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3049 'icmp' 'icmp_ln64_681' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1106)   --->   "%select_ln64_652 = select i1 %and_ln64_1103, i1 %icmp_ln64_680, i1 %icmp_ln64_681" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3050 'select' 'select_ln64_652' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1107)   --->   "%tmp_1474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_325, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3051 'bitselect' 'tmp_1474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1107)   --->   "%xor_ln64_930 = xor i1 %tmp_1474, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3052 'xor' 'xor_ln64_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1107)   --->   "%and_ln64_1104 = and i1 %icmp_ln64_679, i1 %xor_ln64_930" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3053 'and' 'and_ln64_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1107)   --->   "%select_ln64_653 = select i1 %and_ln64_1103, i1 %and_ln64_1104, i1 %icmp_ln64_680" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3054 'select' 'select_ln64_653' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_504)   --->   "%and_ln64_1105 = and i1 %and_ln64_1103, i1 %icmp_ln64_680" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3055 'and' 'and_ln64_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1106)   --->   "%xor_ln64_653 = xor i1 %select_ln64_652, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3056 'xor' 'xor_ln64_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1106)   --->   "%or_ln64_503 = or i1 %tmp_1473, i1 %xor_ln64_653" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3057 'or' 'or_ln64_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1106)   --->   "%xor_ln64_654 = xor i1 %tmp_1469, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3058 'xor' 'xor_ln64_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3059 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1106 = and i1 %or_ln64_503, i1 %xor_ln64_654" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3059 'and' 'and_ln64_1106' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3060 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1107 = and i1 %tmp_1473, i1 %select_ln64_653" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3060 'and' 'and_ln64_1107' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_504)   --->   "%or_ln64_750 = or i1 %and_ln64_1105, i1 %and_ln64_1107" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3061 'or' 'or_ln64_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_504)   --->   "%xor_ln64_655 = xor i1 %or_ln64_750, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3062 'xor' 'xor_ln64_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_504)   --->   "%and_ln64_1108 = and i1 %tmp_1469, i1 %xor_ln64_655" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3063 'and' 'and_ln64_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3064 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_504 = or i1 %and_ln64_1106, i1 %and_ln64_1108" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3064 'or' 'or_ln64_504' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln64_302 = sext i16 %input_177_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3065 'sext' 'sext_ln64_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3066 [1/1] (1.94ns)   --->   "%mul_ln64_177 = mul i32 %sext_ln64_302, i32 %sext_ln64_302" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3066 'mul' 'mul_ln64_177' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_327)   --->   "%select_ln64_654 = select i1 %and_ln64_1106, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3067 'select' 'select_ln64_654' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_327)   --->   "%select_ln64_655 = select i1 %or_ln64_504, i16 %select_ln64_654, i16 %sum_564" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3068 'select' 'select_ln64_655' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_327)   --->   "%shl_ln64_150 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_655, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3069 'bitconcatenate' 'shl_ln64_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_327)   --->   "%sext_ln64_303 = sext i28 %shl_ln64_150" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3070 'sext' 'sext_ln64_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3071 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_327 = add i32 %sext_ln64_303, i32 %mul_ln64_177" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3071 'add' 'add_ln64_327' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3072 [1/1] (0.00ns)   --->   "%tmp_1475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_327, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3072 'bitselect' 'tmp_1475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node sum_565)   --->   "%sum_183 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_327, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3073 'partselect' 'sum_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node sum_565)   --->   "%tmp_1476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_327, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3074 'bitselect' 'tmp_1476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node sum_565)   --->   "%tmp_1477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_327, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3075 'bitselect' 'tmp_1477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3076 [1/1] (0.00ns)   --->   "%trunc_ln64_203 = trunc i32 %mul_ln64_177" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3076 'trunc' 'trunc_ln64_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3077 [1/1] (0.73ns)   --->   "%icmp_ln64_682 = icmp_ne  i11 %trunc_ln64_203, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3077 'icmp' 'icmp_ln64_682' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1110)   --->   "%tmp_1478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_327, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3078 'bitselect' 'tmp_1478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node sum_565)   --->   "%or_ln64_505 = or i1 %tmp_1476, i1 %icmp_ln64_682" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3079 'or' 'or_ln64_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node sum_565)   --->   "%and_ln64_1109 = and i1 %or_ln64_505, i1 %tmp_1477" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3080 'and' 'and_ln64_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node sum_565)   --->   "%zext_ln64_177 = zext i1 %and_ln64_1109" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3081 'zext' 'zext_ln64_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3082 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_565 = add i16 %sum_183, i16 %zext_ln64_177" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3082 'add' 'sum_565' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3083 [1/1] (0.00ns)   --->   "%tmp_1479 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_565, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3083 'bitselect' 'tmp_1479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1110)   --->   "%xor_ln64_656 = xor i1 %tmp_1479, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3084 'xor' 'xor_ln64_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3085 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1110 = and i1 %tmp_1478, i1 %xor_ln64_656" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3085 'and' 'and_ln64_1110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3086 [1/1] (0.00ns)   --->   "%tmp_578 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_327, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3086 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3087 [1/1] (0.57ns)   --->   "%icmp_ln64_683 = icmp_eq  i3 %tmp_578, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3087 'icmp' 'icmp_ln64_683' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3088 [1/1] (0.00ns)   --->   "%tmp_580 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_327, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3088 'partselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3089 [1/1] (0.70ns)   --->   "%icmp_ln64_684 = icmp_eq  i4 %tmp_580, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3089 'icmp' 'icmp_ln64_684' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3090 [1/1] (0.70ns)   --->   "%icmp_ln64_685 = icmp_eq  i4 %tmp_580, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3090 'icmp' 'icmp_ln64_685' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1113)   --->   "%select_ln64_656 = select i1 %and_ln64_1110, i1 %icmp_ln64_684, i1 %icmp_ln64_685" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3091 'select' 'select_ln64_656' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1114)   --->   "%tmp_1480 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_327, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3092 'bitselect' 'tmp_1480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1114)   --->   "%xor_ln64_931 = xor i1 %tmp_1480, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3093 'xor' 'xor_ln64_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1114)   --->   "%and_ln64_1111 = and i1 %icmp_ln64_683, i1 %xor_ln64_931" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3094 'and' 'and_ln64_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1114)   --->   "%select_ln64_657 = select i1 %and_ln64_1110, i1 %and_ln64_1111, i1 %icmp_ln64_684" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3095 'select' 'select_ln64_657' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_507)   --->   "%and_ln64_1112 = and i1 %and_ln64_1110, i1 %icmp_ln64_684" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3096 'and' 'and_ln64_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1113)   --->   "%xor_ln64_657 = xor i1 %select_ln64_656, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3097 'xor' 'xor_ln64_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1113)   --->   "%or_ln64_506 = or i1 %tmp_1479, i1 %xor_ln64_657" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3098 'or' 'or_ln64_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1113)   --->   "%xor_ln64_658 = xor i1 %tmp_1475, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3099 'xor' 'xor_ln64_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3100 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1113 = and i1 %or_ln64_506, i1 %xor_ln64_658" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3100 'and' 'and_ln64_1113' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3101 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1114 = and i1 %tmp_1479, i1 %select_ln64_657" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3101 'and' 'and_ln64_1114' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_507)   --->   "%or_ln64_751 = or i1 %and_ln64_1112, i1 %and_ln64_1114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3102 'or' 'or_ln64_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_507)   --->   "%xor_ln64_659 = xor i1 %or_ln64_751, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3103 'xor' 'xor_ln64_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_507)   --->   "%and_ln64_1115 = and i1 %tmp_1475, i1 %xor_ln64_659" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3104 'and' 'and_ln64_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3105 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_507 = or i1 %and_ln64_1113, i1 %and_ln64_1115" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3105 'or' 'or_ln64_507' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln64_304 = sext i16 %input_178_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3106 'sext' 'sext_ln64_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3107 [1/1] (1.94ns)   --->   "%mul_ln64_178 = mul i32 %sext_ln64_304, i32 %sext_ln64_304" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3107 'mul' 'mul_ln64_178' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3108 [1/1] (0.00ns)   --->   "%trunc_ln64_204 = trunc i32 %mul_ln64_178" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3108 'trunc' 'trunc_ln64_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3109 [1/1] (0.73ns)   --->   "%icmp_ln64_686 = icmp_ne  i11 %trunc_ln64_204, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3109 'icmp' 'icmp_ln64_686' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_338)   --->   "%zext_ln64_236 = zext i27 %shl_ln64_155" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3110 'zext' 'zext_ln64_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3111 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_338 = add i32 %zext_ln64_236, i32 %mul_ln64_183" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3111 'add' 'add_ln64_338' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3112 [1/1] (0.00ns)   --->   "%tmp_1512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_338, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3112 'bitselect' 'tmp_1512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node sum_570)   --->   "%sum_189 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_338, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3113 'partselect' 'sum_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node sum_570)   --->   "%tmp_1513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_338, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3114 'bitselect' 'tmp_1513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node sum_570)   --->   "%tmp_1514 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_338, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3115 'bitselect' 'tmp_1514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1147)   --->   "%tmp_1515 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_338, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3116 'bitselect' 'tmp_1515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node sum_570)   --->   "%or_ln64_522 = or i1 %tmp_1513, i1 %icmp_ln64_705" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3117 'or' 'or_ln64_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node sum_570)   --->   "%and_ln64_1146 = and i1 %or_ln64_522, i1 %tmp_1514" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3118 'and' 'and_ln64_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node sum_570)   --->   "%zext_ln64_183 = zext i1 %and_ln64_1146" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3119 'zext' 'zext_ln64_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3120 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_570 = add i16 %sum_189, i16 %zext_ln64_183" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3120 'add' 'sum_570' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3121 [1/1] (0.00ns)   --->   "%tmp_1516 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_570, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3121 'bitselect' 'tmp_1516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1147)   --->   "%xor_ln64_678 = xor i1 %tmp_1516, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3122 'xor' 'xor_ln64_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3123 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1147 = and i1 %tmp_1515, i1 %xor_ln64_678" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3123 'and' 'and_ln64_1147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3124 [1/1] (0.00ns)   --->   "%tmp_598 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_338, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3124 'partselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3125 [1/1] (0.57ns)   --->   "%icmp_ln64_706 = icmp_eq  i3 %tmp_598, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3125 'icmp' 'icmp_ln64_706' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3126 [1/1] (0.00ns)   --->   "%tmp_600 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_338, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3126 'partselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3127 [1/1] (0.70ns)   --->   "%icmp_ln64_707 = icmp_eq  i4 %tmp_600, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3127 'icmp' 'icmp_ln64_707' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3128 [1/1] (0.70ns)   --->   "%icmp_ln64_708 = icmp_eq  i4 %tmp_600, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3128 'icmp' 'icmp_ln64_708' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1150)   --->   "%select_ln64_678 = select i1 %and_ln64_1147, i1 %icmp_ln64_707, i1 %icmp_ln64_708" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3129 'select' 'select_ln64_678' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1151)   --->   "%tmp_1517 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_338, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3130 'bitselect' 'tmp_1517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1151)   --->   "%xor_ln64_936 = xor i1 %tmp_1517, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3131 'xor' 'xor_ln64_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1151)   --->   "%and_ln64_1148 = and i1 %icmp_ln64_706, i1 %xor_ln64_936" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3132 'and' 'and_ln64_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1151)   --->   "%select_ln64_679 = select i1 %and_ln64_1147, i1 %and_ln64_1148, i1 %icmp_ln64_707" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3133 'select' 'select_ln64_679' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_524)   --->   "%and_ln64_1149 = and i1 %and_ln64_1147, i1 %icmp_ln64_707" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3134 'and' 'and_ln64_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1150)   --->   "%xor_ln64_679 = xor i1 %select_ln64_678, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3135 'xor' 'xor_ln64_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1150)   --->   "%or_ln64_523 = or i1 %tmp_1516, i1 %xor_ln64_679" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3136 'or' 'or_ln64_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1150)   --->   "%xor_ln64_680 = xor i1 %tmp_1512, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3137 'xor' 'xor_ln64_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1150 = and i1 %or_ln64_523, i1 %xor_ln64_680" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3138 'and' 'and_ln64_1150' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1151 = and i1 %tmp_1516, i1 %select_ln64_679" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3139 'and' 'and_ln64_1151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_524)   --->   "%or_ln64_756 = or i1 %and_ln64_1149, i1 %and_ln64_1151" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3140 'or' 'or_ln64_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_524)   --->   "%xor_ln64_681 = xor i1 %or_ln64_756, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3141 'xor' 'xor_ln64_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_524)   --->   "%and_ln64_1152 = and i1 %tmp_1512, i1 %xor_ln64_681" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3142 'and' 'and_ln64_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3143 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_524 = or i1 %and_ln64_1150, i1 %and_ln64_1152" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3143 'or' 'or_ln64_524' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln64_314 = sext i16 %input_184_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3144 'sext' 'sext_ln64_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3145 [1/1] (1.94ns)   --->   "%mul_ln64_184 = mul i32 %sext_ln64_314, i32 %sext_ln64_314" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3145 'mul' 'mul_ln64_184' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_340)   --->   "%select_ln64_680 = select i1 %and_ln64_1150, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3146 'select' 'select_ln64_680' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_340)   --->   "%select_ln64_681 = select i1 %or_ln64_524, i16 %select_ln64_680, i16 %sum_570" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3147 'select' 'select_ln64_681' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_340)   --->   "%shl_ln64_156 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_681, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3148 'bitconcatenate' 'shl_ln64_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_340)   --->   "%sext_ln64_315 = sext i28 %shl_ln64_156" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3149 'sext' 'sext_ln64_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3150 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_340 = add i32 %sext_ln64_315, i32 %mul_ln64_184" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3150 'add' 'add_ln64_340' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_1518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_340, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3151 'bitselect' 'tmp_1518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node sum_571)   --->   "%sum_190 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_340, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3152 'partselect' 'sum_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node sum_571)   --->   "%tmp_1519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_340, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3153 'bitselect' 'tmp_1519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node sum_571)   --->   "%tmp_1520 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_340, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3154 'bitselect' 'tmp_1520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3155 [1/1] (0.00ns)   --->   "%trunc_ln64_211 = trunc i32 %mul_ln64_184" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3155 'trunc' 'trunc_ln64_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3156 [1/1] (0.73ns)   --->   "%icmp_ln64_709 = icmp_ne  i11 %trunc_ln64_211, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3156 'icmp' 'icmp_ln64_709' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1154)   --->   "%tmp_1521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_340, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3157 'bitselect' 'tmp_1521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node sum_571)   --->   "%or_ln64_525 = or i1 %tmp_1519, i1 %icmp_ln64_709" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3158 'or' 'or_ln64_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node sum_571)   --->   "%and_ln64_1153 = and i1 %or_ln64_525, i1 %tmp_1520" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3159 'and' 'and_ln64_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node sum_571)   --->   "%zext_ln64_184 = zext i1 %and_ln64_1153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3160 'zext' 'zext_ln64_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3161 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_571 = add i16 %sum_190, i16 %zext_ln64_184" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3161 'add' 'sum_571' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3162 [1/1] (0.00ns)   --->   "%tmp_1522 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_571, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3162 'bitselect' 'tmp_1522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1154)   --->   "%xor_ln64_682 = xor i1 %tmp_1522, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3163 'xor' 'xor_ln64_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3164 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1154 = and i1 %tmp_1521, i1 %xor_ln64_682" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3164 'and' 'and_ln64_1154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3165 [1/1] (0.00ns)   --->   "%tmp_601 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_340, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3165 'partselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3166 [1/1] (0.57ns)   --->   "%icmp_ln64_710 = icmp_eq  i3 %tmp_601, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3166 'icmp' 'icmp_ln64_710' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3167 [1/1] (0.00ns)   --->   "%tmp_603 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_340, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3167 'partselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3168 [1/1] (0.70ns)   --->   "%icmp_ln64_711 = icmp_eq  i4 %tmp_603, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3168 'icmp' 'icmp_ln64_711' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3169 [1/1] (0.70ns)   --->   "%icmp_ln64_712 = icmp_eq  i4 %tmp_603, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3169 'icmp' 'icmp_ln64_712' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1157)   --->   "%select_ln64_682 = select i1 %and_ln64_1154, i1 %icmp_ln64_711, i1 %icmp_ln64_712" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3170 'select' 'select_ln64_682' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1158)   --->   "%tmp_1523 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_340, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3171 'bitselect' 'tmp_1523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1158)   --->   "%xor_ln64_937 = xor i1 %tmp_1523, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3172 'xor' 'xor_ln64_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1158)   --->   "%and_ln64_1155 = and i1 %icmp_ln64_710, i1 %xor_ln64_937" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3173 'and' 'and_ln64_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1158)   --->   "%select_ln64_683 = select i1 %and_ln64_1154, i1 %and_ln64_1155, i1 %icmp_ln64_711" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3174 'select' 'select_ln64_683' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_527)   --->   "%and_ln64_1156 = and i1 %and_ln64_1154, i1 %icmp_ln64_711" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3175 'and' 'and_ln64_1156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1157)   --->   "%xor_ln64_683 = xor i1 %select_ln64_682, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3176 'xor' 'xor_ln64_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1157)   --->   "%or_ln64_526 = or i1 %tmp_1522, i1 %xor_ln64_683" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3177 'or' 'or_ln64_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1157)   --->   "%xor_ln64_684 = xor i1 %tmp_1518, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3178 'xor' 'xor_ln64_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3179 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1157 = and i1 %or_ln64_526, i1 %xor_ln64_684" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3179 'and' 'and_ln64_1157' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3180 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1158 = and i1 %tmp_1522, i1 %select_ln64_683" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3180 'and' 'and_ln64_1158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_527)   --->   "%or_ln64_757 = or i1 %and_ln64_1156, i1 %and_ln64_1158" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3181 'or' 'or_ln64_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_527)   --->   "%xor_ln64_685 = xor i1 %or_ln64_757, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3182 'xor' 'xor_ln64_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_527)   --->   "%and_ln64_1159 = and i1 %tmp_1518, i1 %xor_ln64_685" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3183 'and' 'and_ln64_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3184 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_527 = or i1 %and_ln64_1157, i1 %and_ln64_1159" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3184 'or' 'or_ln64_527' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln64_316 = sext i16 %input_185_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3185 'sext' 'sext_ln64_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3186 [1/1] (1.94ns)   --->   "%mul_ln64_185 = mul i32 %sext_ln64_316, i32 %sext_ln64_316" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3186 'mul' 'mul_ln64_185' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3187 [1/1] (0.00ns)   --->   "%trunc_ln64_212 = trunc i32 %mul_ln64_185" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3187 'trunc' 'trunc_ln64_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3188 [1/1] (0.73ns)   --->   "%icmp_ln64_713 = icmp_ne  i11 %trunc_ln64_212, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3188 'icmp' 'icmp_ln64_713' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_351)   --->   "%zext_ln64_237 = zext i27 %shl_ln64_161" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3189 'zext' 'zext_ln64_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3190 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_351 = add i32 %zext_ln64_237, i32 %mul_ln64_190" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3190 'add' 'add_ln64_351' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3191 [1/1] (0.00ns)   --->   "%tmp_1555 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_351, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3191 'bitselect' 'tmp_1555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node sum_576)   --->   "%sum_196 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_351, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3192 'partselect' 'sum_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node sum_576)   --->   "%tmp_1556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_351, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3193 'bitselect' 'tmp_1556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node sum_576)   --->   "%tmp_1557 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_351, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3194 'bitselect' 'tmp_1557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1191)   --->   "%tmp_1558 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_351, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3195 'bitselect' 'tmp_1558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node sum_576)   --->   "%or_ln64_542 = or i1 %tmp_1556, i1 %icmp_ln64_732" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3196 'or' 'or_ln64_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node sum_576)   --->   "%and_ln64_1190 = and i1 %or_ln64_542, i1 %tmp_1557" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3197 'and' 'and_ln64_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node sum_576)   --->   "%zext_ln64_190 = zext i1 %and_ln64_1190" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3198 'zext' 'zext_ln64_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3199 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_576 = add i16 %sum_196, i16 %zext_ln64_190" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3199 'add' 'sum_576' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_1559 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_576, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3200 'bitselect' 'tmp_1559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1191)   --->   "%xor_ln64_704 = xor i1 %tmp_1559, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3201 'xor' 'xor_ln64_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3202 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1191 = and i1 %tmp_1558, i1 %xor_ln64_704" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3202 'and' 'and_ln64_1191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3203 [1/1] (0.00ns)   --->   "%tmp_621 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_351, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3203 'partselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3204 [1/1] (0.57ns)   --->   "%icmp_ln64_733 = icmp_eq  i3 %tmp_621, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3204 'icmp' 'icmp_ln64_733' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3205 [1/1] (0.00ns)   --->   "%tmp_623 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_351, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3205 'partselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3206 [1/1] (0.70ns)   --->   "%icmp_ln64_734 = icmp_eq  i4 %tmp_623, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3206 'icmp' 'icmp_ln64_734' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3207 [1/1] (0.70ns)   --->   "%icmp_ln64_735 = icmp_eq  i4 %tmp_623, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3207 'icmp' 'icmp_ln64_735' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1194)   --->   "%select_ln64_704 = select i1 %and_ln64_1191, i1 %icmp_ln64_734, i1 %icmp_ln64_735" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3208 'select' 'select_ln64_704' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1195)   --->   "%tmp_1560 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_351, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3209 'bitselect' 'tmp_1560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1195)   --->   "%xor_ln64_942 = xor i1 %tmp_1560, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3210 'xor' 'xor_ln64_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1195)   --->   "%and_ln64_1192 = and i1 %icmp_ln64_733, i1 %xor_ln64_942" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3211 'and' 'and_ln64_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1195)   --->   "%select_ln64_705 = select i1 %and_ln64_1191, i1 %and_ln64_1192, i1 %icmp_ln64_734" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3212 'select' 'select_ln64_705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_544)   --->   "%and_ln64_1193 = and i1 %and_ln64_1191, i1 %icmp_ln64_734" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3213 'and' 'and_ln64_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1194)   --->   "%xor_ln64_705 = xor i1 %select_ln64_704, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3214 'xor' 'xor_ln64_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1194)   --->   "%or_ln64_543 = or i1 %tmp_1559, i1 %xor_ln64_705" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3215 'or' 'or_ln64_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1194)   --->   "%xor_ln64_706 = xor i1 %tmp_1555, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3216 'xor' 'xor_ln64_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3217 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1194 = and i1 %or_ln64_543, i1 %xor_ln64_706" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3217 'and' 'and_ln64_1194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3218 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1195 = and i1 %tmp_1559, i1 %select_ln64_705" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3218 'and' 'and_ln64_1195' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_544)   --->   "%or_ln64_762 = or i1 %and_ln64_1193, i1 %and_ln64_1195" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3219 'or' 'or_ln64_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_544)   --->   "%xor_ln64_707 = xor i1 %or_ln64_762, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3220 'xor' 'xor_ln64_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_544)   --->   "%and_ln64_1196 = and i1 %tmp_1555, i1 %xor_ln64_707" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3221 'and' 'and_ln64_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3222 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_544 = or i1 %and_ln64_1194, i1 %and_ln64_1196" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3222 'or' 'or_ln64_544' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln64_326 = sext i16 %input_191_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3223 'sext' 'sext_ln64_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3224 [1/1] (1.94ns)   --->   "%mul_ln64_191 = mul i32 %sext_ln64_326, i32 %sext_ln64_326" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3224 'mul' 'mul_ln64_191' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_353)   --->   "%select_ln64_706 = select i1 %and_ln64_1194, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3225 'select' 'select_ln64_706' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_353)   --->   "%select_ln64_707 = select i1 %or_ln64_544, i16 %select_ln64_706, i16 %sum_576" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3226 'select' 'select_ln64_707' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_353)   --->   "%shl_ln64_162 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_707, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3227 'bitconcatenate' 'shl_ln64_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_353)   --->   "%sext_ln64_327 = sext i28 %shl_ln64_162" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3228 'sext' 'sext_ln64_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3229 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_353 = add i32 %sext_ln64_327, i32 %mul_ln64_191" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3229 'add' 'add_ln64_353' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3230 [1/1] (0.00ns)   --->   "%tmp_1561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_353, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3230 'bitselect' 'tmp_1561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node sum_577)   --->   "%sum_197 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_353, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3231 'partselect' 'sum_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node sum_577)   --->   "%tmp_1562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_353, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3232 'bitselect' 'tmp_1562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node sum_577)   --->   "%tmp_1563 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_353, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3233 'bitselect' 'tmp_1563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3234 [1/1] (0.00ns)   --->   "%trunc_ln64_219 = trunc i32 %mul_ln64_191" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3234 'trunc' 'trunc_ln64_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3235 [1/1] (0.73ns)   --->   "%icmp_ln64_736 = icmp_ne  i11 %trunc_ln64_219, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3235 'icmp' 'icmp_ln64_736' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1198)   --->   "%tmp_1564 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_353, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3236 'bitselect' 'tmp_1564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node sum_577)   --->   "%or_ln64_545 = or i1 %tmp_1562, i1 %icmp_ln64_736" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3237 'or' 'or_ln64_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node sum_577)   --->   "%and_ln64_1197 = and i1 %or_ln64_545, i1 %tmp_1563" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3238 'and' 'and_ln64_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node sum_577)   --->   "%zext_ln64_191 = zext i1 %and_ln64_1197" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3239 'zext' 'zext_ln64_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3240 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_577 = add i16 %sum_197, i16 %zext_ln64_191" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3240 'add' 'sum_577' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3241 [1/1] (0.00ns)   --->   "%tmp_1565 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_577, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3241 'bitselect' 'tmp_1565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1198)   --->   "%xor_ln64_708 = xor i1 %tmp_1565, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3242 'xor' 'xor_ln64_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3243 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1198 = and i1 %tmp_1564, i1 %xor_ln64_708" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3243 'and' 'and_ln64_1198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3244 [1/1] (0.00ns)   --->   "%tmp_624 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_353, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3244 'partselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3245 [1/1] (0.57ns)   --->   "%icmp_ln64_737 = icmp_eq  i3 %tmp_624, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3245 'icmp' 'icmp_ln64_737' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3246 [1/1] (0.00ns)   --->   "%tmp_626 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_353, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3246 'partselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3247 [1/1] (0.70ns)   --->   "%icmp_ln64_738 = icmp_eq  i4 %tmp_626, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3247 'icmp' 'icmp_ln64_738' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3248 [1/1] (0.70ns)   --->   "%icmp_ln64_739 = icmp_eq  i4 %tmp_626, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3248 'icmp' 'icmp_ln64_739' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1201)   --->   "%select_ln64_708 = select i1 %and_ln64_1198, i1 %icmp_ln64_738, i1 %icmp_ln64_739" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3249 'select' 'select_ln64_708' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1202)   --->   "%tmp_1566 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_353, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3250 'bitselect' 'tmp_1566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1202)   --->   "%xor_ln64_943 = xor i1 %tmp_1566, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3251 'xor' 'xor_ln64_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1202)   --->   "%and_ln64_1199 = and i1 %icmp_ln64_737, i1 %xor_ln64_943" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3252 'and' 'and_ln64_1199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1202)   --->   "%select_ln64_709 = select i1 %and_ln64_1198, i1 %and_ln64_1199, i1 %icmp_ln64_738" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3253 'select' 'select_ln64_709' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_547)   --->   "%and_ln64_1200 = and i1 %and_ln64_1198, i1 %icmp_ln64_738" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3254 'and' 'and_ln64_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1201)   --->   "%xor_ln64_709 = xor i1 %select_ln64_708, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3255 'xor' 'xor_ln64_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1201)   --->   "%or_ln64_546 = or i1 %tmp_1565, i1 %xor_ln64_709" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3256 'or' 'or_ln64_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1201)   --->   "%xor_ln64_710 = xor i1 %tmp_1561, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3257 'xor' 'xor_ln64_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3258 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1201 = and i1 %or_ln64_546, i1 %xor_ln64_710" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3258 'and' 'and_ln64_1201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3259 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1202 = and i1 %tmp_1565, i1 %select_ln64_709" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3259 'and' 'and_ln64_1202' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_547)   --->   "%or_ln64_763 = or i1 %and_ln64_1200, i1 %and_ln64_1202" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3260 'or' 'or_ln64_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_547)   --->   "%xor_ln64_711 = xor i1 %or_ln64_763, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3261 'xor' 'xor_ln64_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_547)   --->   "%and_ln64_1203 = and i1 %tmp_1561, i1 %xor_ln64_711" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3262 'and' 'and_ln64_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3263 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_547 = or i1 %and_ln64_1201, i1 %and_ln64_1203" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3263 'or' 'or_ln64_547' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln64_328 = sext i16 %input_192_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3264 'sext' 'sext_ln64_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3265 [1/1] (1.94ns)   --->   "%mul_ln64_192 = mul i32 %sext_ln64_328, i32 %sext_ln64_328" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3265 'mul' 'mul_ln64_192' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3266 [1/1] (0.00ns)   --->   "%trunc_ln64_220 = trunc i32 %mul_ln64_192" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3266 'trunc' 'trunc_ln64_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3267 [1/1] (0.73ns)   --->   "%icmp_ln64_740 = icmp_ne  i11 %trunc_ln64_220, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3267 'icmp' 'icmp_ln64_740' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_364)   --->   "%zext_ln64_238 = zext i27 %shl_ln64_167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3268 'zext' 'zext_ln64_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3269 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_364 = add i32 %zext_ln64_238, i32 %mul_ln64_197" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3269 'add' 'add_ln64_364' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_1598 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_364, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3270 'bitselect' 'tmp_1598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node sum_582)   --->   "%sum_203 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_364, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3271 'partselect' 'sum_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node sum_582)   --->   "%tmp_1599 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_364, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3272 'bitselect' 'tmp_1599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node sum_582)   --->   "%tmp_1600 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_364, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3273 'bitselect' 'tmp_1600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1235)   --->   "%tmp_1601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_364, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3274 'bitselect' 'tmp_1601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node sum_582)   --->   "%or_ln64_562 = or i1 %tmp_1599, i1 %icmp_ln64_759" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3275 'or' 'or_ln64_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node sum_582)   --->   "%and_ln64_1234 = and i1 %or_ln64_562, i1 %tmp_1600" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3276 'and' 'and_ln64_1234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node sum_582)   --->   "%zext_ln64_197 = zext i1 %and_ln64_1234" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3277 'zext' 'zext_ln64_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3278 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_582 = add i16 %sum_203, i16 %zext_ln64_197" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3278 'add' 'sum_582' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3279 [1/1] (0.00ns)   --->   "%tmp_1602 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_582, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3279 'bitselect' 'tmp_1602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1235)   --->   "%xor_ln64_730 = xor i1 %tmp_1602, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3280 'xor' 'xor_ln64_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1235 = and i1 %tmp_1601, i1 %xor_ln64_730" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3281 'and' 'and_ln64_1235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3282 [1/1] (0.00ns)   --->   "%tmp_644 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_364, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3282 'partselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3283 [1/1] (0.57ns)   --->   "%icmp_ln64_760 = icmp_eq  i3 %tmp_644, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3283 'icmp' 'icmp_ln64_760' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3284 [1/1] (0.00ns)   --->   "%tmp_646 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_364, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3284 'partselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3285 [1/1] (0.70ns)   --->   "%icmp_ln64_761 = icmp_eq  i4 %tmp_646, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3285 'icmp' 'icmp_ln64_761' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3286 [1/1] (0.70ns)   --->   "%icmp_ln64_762 = icmp_eq  i4 %tmp_646, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3286 'icmp' 'icmp_ln64_762' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1238)   --->   "%select_ln64_730 = select i1 %and_ln64_1235, i1 %icmp_ln64_761, i1 %icmp_ln64_762" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3287 'select' 'select_ln64_730' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1239)   --->   "%tmp_1603 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_364, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3288 'bitselect' 'tmp_1603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1239)   --->   "%xor_ln64_948 = xor i1 %tmp_1603, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3289 'xor' 'xor_ln64_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1239)   --->   "%and_ln64_1236 = and i1 %icmp_ln64_760, i1 %xor_ln64_948" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3290 'and' 'and_ln64_1236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1239)   --->   "%select_ln64_731 = select i1 %and_ln64_1235, i1 %and_ln64_1236, i1 %icmp_ln64_761" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3291 'select' 'select_ln64_731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_564)   --->   "%and_ln64_1237 = and i1 %and_ln64_1235, i1 %icmp_ln64_761" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3292 'and' 'and_ln64_1237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1238)   --->   "%xor_ln64_731 = xor i1 %select_ln64_730, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3293 'xor' 'xor_ln64_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1238)   --->   "%or_ln64_563 = or i1 %tmp_1602, i1 %xor_ln64_731" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3294 'or' 'or_ln64_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1238)   --->   "%xor_ln64_732 = xor i1 %tmp_1598, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3295 'xor' 'xor_ln64_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3296 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1238 = and i1 %or_ln64_563, i1 %xor_ln64_732" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3296 'and' 'and_ln64_1238' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3297 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1239 = and i1 %tmp_1602, i1 %select_ln64_731" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3297 'and' 'and_ln64_1239' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_564)   --->   "%or_ln64_768 = or i1 %and_ln64_1237, i1 %and_ln64_1239" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3298 'or' 'or_ln64_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_564)   --->   "%xor_ln64_733 = xor i1 %or_ln64_768, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3299 'xor' 'xor_ln64_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_564)   --->   "%and_ln64_1240 = and i1 %tmp_1598, i1 %xor_ln64_733" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3300 'and' 'and_ln64_1240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3301 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_564 = or i1 %and_ln64_1238, i1 %and_ln64_1240" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3301 'or' 'or_ln64_564' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln64_338 = sext i16 %input_198_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3302 'sext' 'sext_ln64_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3303 [1/1] (1.94ns)   --->   "%mul_ln64_198 = mul i32 %sext_ln64_338, i32 %sext_ln64_338" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3303 'mul' 'mul_ln64_198' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_366)   --->   "%select_ln64_732 = select i1 %and_ln64_1238, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3304 'select' 'select_ln64_732' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_366)   --->   "%select_ln64_733 = select i1 %or_ln64_564, i16 %select_ln64_732, i16 %sum_582" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3305 'select' 'select_ln64_733' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_366)   --->   "%shl_ln64_168 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_733, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3306 'bitconcatenate' 'shl_ln64_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_366)   --->   "%sext_ln64_339 = sext i28 %shl_ln64_168" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3307 'sext' 'sext_ln64_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3308 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_366 = add i32 %sext_ln64_339, i32 %mul_ln64_198" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3308 'add' 'add_ln64_366' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3309 [1/1] (0.00ns)   --->   "%tmp_1604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_366, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3309 'bitselect' 'tmp_1604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node sum_583)   --->   "%sum_204 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_366, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3310 'partselect' 'sum_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node sum_583)   --->   "%tmp_1605 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_366, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3311 'bitselect' 'tmp_1605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node sum_583)   --->   "%tmp_1606 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_366, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3312 'bitselect' 'tmp_1606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3313 [1/1] (0.00ns)   --->   "%trunc_ln64_227 = trunc i32 %mul_ln64_198" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3313 'trunc' 'trunc_ln64_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3314 [1/1] (0.73ns)   --->   "%icmp_ln64_763 = icmp_ne  i11 %trunc_ln64_227, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3314 'icmp' 'icmp_ln64_763' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1242)   --->   "%tmp_1607 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_366, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3315 'bitselect' 'tmp_1607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node sum_583)   --->   "%or_ln64_565 = or i1 %tmp_1605, i1 %icmp_ln64_763" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3316 'or' 'or_ln64_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node sum_583)   --->   "%and_ln64_1241 = and i1 %or_ln64_565, i1 %tmp_1606" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3317 'and' 'and_ln64_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node sum_583)   --->   "%zext_ln64_198 = zext i1 %and_ln64_1241" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3318 'zext' 'zext_ln64_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3319 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_583 = add i16 %sum_204, i16 %zext_ln64_198" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3319 'add' 'sum_583' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3320 [1/1] (0.00ns)   --->   "%tmp_1608 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_583, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3320 'bitselect' 'tmp_1608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1242)   --->   "%xor_ln64_734 = xor i1 %tmp_1608, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3321 'xor' 'xor_ln64_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3322 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1242 = and i1 %tmp_1607, i1 %xor_ln64_734" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3322 'and' 'and_ln64_1242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3323 [1/1] (0.00ns)   --->   "%tmp_647 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_366, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3323 'partselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3324 [1/1] (0.57ns)   --->   "%icmp_ln64_764 = icmp_eq  i3 %tmp_647, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3324 'icmp' 'icmp_ln64_764' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3325 [1/1] (0.00ns)   --->   "%tmp_649 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_366, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3325 'partselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3326 [1/1] (0.70ns)   --->   "%icmp_ln64_765 = icmp_eq  i4 %tmp_649, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3326 'icmp' 'icmp_ln64_765' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3327 [1/1] (0.70ns)   --->   "%icmp_ln64_766 = icmp_eq  i4 %tmp_649, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3327 'icmp' 'icmp_ln64_766' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1245)   --->   "%select_ln64_734 = select i1 %and_ln64_1242, i1 %icmp_ln64_765, i1 %icmp_ln64_766" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3328 'select' 'select_ln64_734' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1246)   --->   "%tmp_1609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_366, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3329 'bitselect' 'tmp_1609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1246)   --->   "%xor_ln64_949 = xor i1 %tmp_1609, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3330 'xor' 'xor_ln64_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1246)   --->   "%and_ln64_1243 = and i1 %icmp_ln64_764, i1 %xor_ln64_949" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3331 'and' 'and_ln64_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1246)   --->   "%select_ln64_735 = select i1 %and_ln64_1242, i1 %and_ln64_1243, i1 %icmp_ln64_765" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3332 'select' 'select_ln64_735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_567)   --->   "%and_ln64_1244 = and i1 %and_ln64_1242, i1 %icmp_ln64_765" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3333 'and' 'and_ln64_1244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1245)   --->   "%xor_ln64_735 = xor i1 %select_ln64_734, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3334 'xor' 'xor_ln64_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1245)   --->   "%or_ln64_566 = or i1 %tmp_1608, i1 %xor_ln64_735" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3335 'or' 'or_ln64_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1245)   --->   "%xor_ln64_736 = xor i1 %tmp_1604, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3336 'xor' 'xor_ln64_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3337 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1245 = and i1 %or_ln64_566, i1 %xor_ln64_736" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3337 'and' 'and_ln64_1245' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3338 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1246 = and i1 %tmp_1608, i1 %select_ln64_735" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3338 'and' 'and_ln64_1246' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_567)   --->   "%or_ln64_769 = or i1 %and_ln64_1244, i1 %and_ln64_1246" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3339 'or' 'or_ln64_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_567)   --->   "%xor_ln64_737 = xor i1 %or_ln64_769, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3340 'xor' 'xor_ln64_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_567)   --->   "%and_ln64_1247 = and i1 %tmp_1604, i1 %xor_ln64_737" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3341 'and' 'and_ln64_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3342 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_567 = or i1 %and_ln64_1245, i1 %and_ln64_1247" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3342 'or' 'or_ln64_567' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3343 [1/1] (0.00ns)   --->   "%sext_ln64_340 = sext i16 %input_199_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3343 'sext' 'sext_ln64_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3344 [1/1] (1.94ns)   --->   "%mul_ln64_199 = mul i32 %sext_ln64_340, i32 %sext_ln64_340" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3344 'mul' 'mul_ln64_199' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3345 [1/1] (0.00ns)   --->   "%trunc_ln64_228 = trunc i32 %mul_ln64_199" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3345 'trunc' 'trunc_ln64_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3346 [1/1] (0.73ns)   --->   "%icmp_ln64_767 = icmp_ne  i11 %trunc_ln64_228, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3346 'icmp' 'icmp_ln64_767' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_377)   --->   "%zext_ln64_239 = zext i27 %shl_ln64_173" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3347 'zext' 'zext_ln64_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3348 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_377 = add i32 %zext_ln64_239, i32 %mul_ln64_204" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3348 'add' 'add_ln64_377' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3349 [1/1] (0.00ns)   --->   "%tmp_1641 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_377, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3349 'bitselect' 'tmp_1641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node sum_588)   --->   "%sum_210 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_377, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3350 'partselect' 'sum_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node sum_588)   --->   "%tmp_1642 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_377, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3351 'bitselect' 'tmp_1642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node sum_588)   --->   "%tmp_1643 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_377, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3352 'bitselect' 'tmp_1643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1279)   --->   "%tmp_1644 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_377, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3353 'bitselect' 'tmp_1644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node sum_588)   --->   "%or_ln64_582 = or i1 %tmp_1642, i1 %icmp_ln64_786" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3354 'or' 'or_ln64_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node sum_588)   --->   "%and_ln64_1278 = and i1 %or_ln64_582, i1 %tmp_1643" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3355 'and' 'and_ln64_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node sum_588)   --->   "%zext_ln64_204 = zext i1 %and_ln64_1278" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3356 'zext' 'zext_ln64_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3357 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_588 = add i16 %sum_210, i16 %zext_ln64_204" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3357 'add' 'sum_588' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3358 [1/1] (0.00ns)   --->   "%tmp_1645 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_588, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3358 'bitselect' 'tmp_1645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1279)   --->   "%xor_ln64_756 = xor i1 %tmp_1645, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3359 'xor' 'xor_ln64_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3360 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1279 = and i1 %tmp_1644, i1 %xor_ln64_756" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3360 'and' 'and_ln64_1279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3361 [1/1] (0.00ns)   --->   "%tmp_667 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_377, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3361 'partselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3362 [1/1] (0.57ns)   --->   "%icmp_ln64_787 = icmp_eq  i3 %tmp_667, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3362 'icmp' 'icmp_ln64_787' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3363 [1/1] (0.00ns)   --->   "%tmp_669 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_377, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3363 'partselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3364 [1/1] (0.70ns)   --->   "%icmp_ln64_788 = icmp_eq  i4 %tmp_669, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3364 'icmp' 'icmp_ln64_788' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3365 [1/1] (0.70ns)   --->   "%icmp_ln64_789 = icmp_eq  i4 %tmp_669, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3365 'icmp' 'icmp_ln64_789' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1282)   --->   "%select_ln64_756 = select i1 %and_ln64_1279, i1 %icmp_ln64_788, i1 %icmp_ln64_789" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3366 'select' 'select_ln64_756' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1283)   --->   "%tmp_1646 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_377, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3367 'bitselect' 'tmp_1646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1283)   --->   "%xor_ln64_954 = xor i1 %tmp_1646, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3368 'xor' 'xor_ln64_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1283)   --->   "%and_ln64_1280 = and i1 %icmp_ln64_787, i1 %xor_ln64_954" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3369 'and' 'and_ln64_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1283)   --->   "%select_ln64_757 = select i1 %and_ln64_1279, i1 %and_ln64_1280, i1 %icmp_ln64_788" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3370 'select' 'select_ln64_757' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_584)   --->   "%and_ln64_1281 = and i1 %and_ln64_1279, i1 %icmp_ln64_788" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3371 'and' 'and_ln64_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1282)   --->   "%xor_ln64_757 = xor i1 %select_ln64_756, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3372 'xor' 'xor_ln64_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1282)   --->   "%or_ln64_583 = or i1 %tmp_1645, i1 %xor_ln64_757" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3373 'or' 'or_ln64_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1282)   --->   "%xor_ln64_758 = xor i1 %tmp_1641, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3374 'xor' 'xor_ln64_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3375 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1282 = and i1 %or_ln64_583, i1 %xor_ln64_758" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3375 'and' 'and_ln64_1282' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3376 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1283 = and i1 %tmp_1645, i1 %select_ln64_757" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3376 'and' 'and_ln64_1283' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_584)   --->   "%or_ln64_774 = or i1 %and_ln64_1281, i1 %and_ln64_1283" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3377 'or' 'or_ln64_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_584)   --->   "%xor_ln64_759 = xor i1 %or_ln64_774, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3378 'xor' 'xor_ln64_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_584)   --->   "%and_ln64_1284 = and i1 %tmp_1641, i1 %xor_ln64_759" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3379 'and' 'and_ln64_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3380 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_584 = or i1 %and_ln64_1282, i1 %and_ln64_1284" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3380 'or' 'or_ln64_584' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln64_350 = sext i16 %input_205_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3381 'sext' 'sext_ln64_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3382 [1/1] (1.94ns)   --->   "%mul_ln64_205 = mul i32 %sext_ln64_350, i32 %sext_ln64_350" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3382 'mul' 'mul_ln64_205' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_379)   --->   "%select_ln64_758 = select i1 %and_ln64_1282, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3383 'select' 'select_ln64_758' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_379)   --->   "%select_ln64_759 = select i1 %or_ln64_584, i16 %select_ln64_758, i16 %sum_588" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3384 'select' 'select_ln64_759' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_379)   --->   "%shl_ln64_174 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_759, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3385 'bitconcatenate' 'shl_ln64_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_379)   --->   "%sext_ln64_351 = sext i28 %shl_ln64_174" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3386 'sext' 'sext_ln64_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3387 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_379 = add i32 %sext_ln64_351, i32 %mul_ln64_205" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3387 'add' 'add_ln64_379' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_1647 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_379, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3388 'bitselect' 'tmp_1647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node sum_589)   --->   "%sum_211 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_379, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3389 'partselect' 'sum_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node sum_589)   --->   "%tmp_1648 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_379, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3390 'bitselect' 'tmp_1648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node sum_589)   --->   "%tmp_1649 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_379, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3391 'bitselect' 'tmp_1649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3392 [1/1] (0.00ns)   --->   "%trunc_ln64_235 = trunc i32 %mul_ln64_205" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3392 'trunc' 'trunc_ln64_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3393 [1/1] (0.73ns)   --->   "%icmp_ln64_790 = icmp_ne  i11 %trunc_ln64_235, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3393 'icmp' 'icmp_ln64_790' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1286)   --->   "%tmp_1650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_379, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3394 'bitselect' 'tmp_1650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node sum_589)   --->   "%or_ln64_585 = or i1 %tmp_1648, i1 %icmp_ln64_790" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3395 'or' 'or_ln64_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node sum_589)   --->   "%and_ln64_1285 = and i1 %or_ln64_585, i1 %tmp_1649" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3396 'and' 'and_ln64_1285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node sum_589)   --->   "%zext_ln64_205 = zext i1 %and_ln64_1285" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3397 'zext' 'zext_ln64_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3398 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_589 = add i16 %sum_211, i16 %zext_ln64_205" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3398 'add' 'sum_589' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3399 [1/1] (0.00ns)   --->   "%tmp_1651 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_589, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3399 'bitselect' 'tmp_1651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1286)   --->   "%xor_ln64_760 = xor i1 %tmp_1651, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3400 'xor' 'xor_ln64_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3401 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1286 = and i1 %tmp_1650, i1 %xor_ln64_760" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3401 'and' 'and_ln64_1286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3402 [1/1] (0.00ns)   --->   "%tmp_670 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_379, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3402 'partselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3403 [1/1] (0.57ns)   --->   "%icmp_ln64_791 = icmp_eq  i3 %tmp_670, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3403 'icmp' 'icmp_ln64_791' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3404 [1/1] (0.00ns)   --->   "%tmp_672 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_379, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3404 'partselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3405 [1/1] (0.70ns)   --->   "%icmp_ln64_792 = icmp_eq  i4 %tmp_672, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3405 'icmp' 'icmp_ln64_792' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3406 [1/1] (0.70ns)   --->   "%icmp_ln64_793 = icmp_eq  i4 %tmp_672, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3406 'icmp' 'icmp_ln64_793' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1289)   --->   "%select_ln64_760 = select i1 %and_ln64_1286, i1 %icmp_ln64_792, i1 %icmp_ln64_793" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3407 'select' 'select_ln64_760' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1290)   --->   "%tmp_1652 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_379, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3408 'bitselect' 'tmp_1652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1290)   --->   "%xor_ln64_955 = xor i1 %tmp_1652, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3409 'xor' 'xor_ln64_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1290)   --->   "%and_ln64_1287 = and i1 %icmp_ln64_791, i1 %xor_ln64_955" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3410 'and' 'and_ln64_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1290)   --->   "%select_ln64_761 = select i1 %and_ln64_1286, i1 %and_ln64_1287, i1 %icmp_ln64_792" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3411 'select' 'select_ln64_761' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_587)   --->   "%and_ln64_1288 = and i1 %and_ln64_1286, i1 %icmp_ln64_792" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3412 'and' 'and_ln64_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1289)   --->   "%xor_ln64_761 = xor i1 %select_ln64_760, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3413 'xor' 'xor_ln64_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1289)   --->   "%or_ln64_586 = or i1 %tmp_1651, i1 %xor_ln64_761" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3414 'or' 'or_ln64_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1289)   --->   "%xor_ln64_762 = xor i1 %tmp_1647, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3415 'xor' 'xor_ln64_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3416 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1289 = and i1 %or_ln64_586, i1 %xor_ln64_762" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3416 'and' 'and_ln64_1289' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1290 = and i1 %tmp_1651, i1 %select_ln64_761" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3417 'and' 'and_ln64_1290' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_587)   --->   "%or_ln64_775 = or i1 %and_ln64_1288, i1 %and_ln64_1290" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3418 'or' 'or_ln64_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_587)   --->   "%xor_ln64_763 = xor i1 %or_ln64_775, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3419 'xor' 'xor_ln64_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_587)   --->   "%and_ln64_1291 = and i1 %tmp_1647, i1 %xor_ln64_763" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3420 'and' 'and_ln64_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3421 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_587 = or i1 %and_ln64_1289, i1 %and_ln64_1291" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3421 'or' 'or_ln64_587' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln64_352 = sext i16 %input_206_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3422 'sext' 'sext_ln64_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3423 [1/1] (1.94ns)   --->   "%mul_ln64_206 = mul i32 %sext_ln64_352, i32 %sext_ln64_352" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3423 'mul' 'mul_ln64_206' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3424 [1/1] (0.00ns)   --->   "%trunc_ln64_236 = trunc i32 %mul_ln64_206" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3424 'trunc' 'trunc_ln64_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3425 [1/1] (0.73ns)   --->   "%icmp_ln64_794 = icmp_ne  i11 %trunc_ln64_236, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3425 'icmp' 'icmp_ln64_794' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_4)   --->   "%select_ln64_8 = select i1 %and_ln64_13, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3426 'select' 'select_ln64_8' <Predicate = (or_ln64_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_4)   --->   "%select_ln64_9 = select i1 %or_ln64_7, i16 %select_ln64_8, i16 %sum_5" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3427 'select' 'select_ln64_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_4)   --->   "%shl_ln64_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_9, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3428 'bitconcatenate' 'shl_ln64_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_4)   --->   "%sext_ln64_5 = sext i28 %shl_ln64_2" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3429 'sext' 'sext_ln64_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3430 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_4 = add i32 %sext_ln64_5, i32 %mul_ln64_3" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3430 'add' 'add_ln64_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3431 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_4, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3431 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3432 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%sum_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_4, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3432 'partselect' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_4, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3433 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_4, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3434 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_17)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_4, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3435 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%or_ln64_8 = or i1 %tmp_43, i1 %icmp_ln64_11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3436 'or' 'or_ln64_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%and_ln64_16 = and i1 %or_ln64_8, i1 %tmp_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3437 'and' 'and_ln64_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%zext_ln64_3 = zext i1 %and_ln64_16" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3438 'zext' 'zext_ln64_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3439 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_7 = add i16 %sum_6, i16 %zext_ln64_3" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3439 'add' 'sum_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3440 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_7, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3440 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_17)   --->   "%xor_ln64_10 = xor i1 %tmp_47, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3441 'xor' 'xor_ln64_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3442 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_17 = and i1 %tmp_45, i1 %xor_ln64_10" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3442 'and' 'and_ln64_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3443 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_4, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3443 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3444 [1/1] (0.57ns)   --->   "%icmp_ln64_12 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3444 'icmp' 'icmp_ln64_12' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3445 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_4, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3445 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3446 [1/1] (0.70ns)   --->   "%icmp_ln64_13 = icmp_eq  i4 %tmp_9, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3446 'icmp' 'icmp_ln64_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3447 [1/1] (0.70ns)   --->   "%icmp_ln64_14 = icmp_eq  i4 %tmp_9, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3447 'icmp' 'icmp_ln64_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_20)   --->   "%select_ln64_10 = select i1 %and_ln64_17, i1 %icmp_ln64_13, i1 %icmp_ln64_14" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3448 'select' 'select_ln64_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_21)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_4, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3449 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_21)   --->   "%xor_ln64_782 = xor i1 %tmp_50, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3450 'xor' 'xor_ln64_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_21)   --->   "%and_ln64_18 = and i1 %icmp_ln64_12, i1 %xor_ln64_782" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3451 'and' 'and_ln64_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_21)   --->   "%select_ln64_11 = select i1 %and_ln64_17, i1 %and_ln64_18, i1 %icmp_ln64_13" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3452 'select' 'select_ln64_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_10)   --->   "%and_ln64_19 = and i1 %and_ln64_17, i1 %icmp_ln64_13" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3453 'and' 'and_ln64_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_20)   --->   "%xor_ln64_11 = xor i1 %select_ln64_10, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3454 'xor' 'xor_ln64_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_20)   --->   "%or_ln64_9 = or i1 %tmp_47, i1 %xor_ln64_11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3455 'or' 'or_ln64_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_20)   --->   "%xor_ln64_12 = xor i1 %tmp_42, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3456 'xor' 'xor_ln64_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_20 = and i1 %or_ln64_9, i1 %xor_ln64_12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3457 'and' 'and_ln64_20' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3458 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_21 = and i1 %tmp_47, i1 %select_ln64_11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3458 'and' 'and_ln64_21' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_10)   --->   "%or_ln64_602 = or i1 %and_ln64_19, i1 %and_ln64_21" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3459 'or' 'or_ln64_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_10)   --->   "%xor_ln64_13 = xor i1 %or_ln64_602, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3460 'xor' 'xor_ln64_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_10)   --->   "%and_ln64_22 = and i1 %tmp_42, i1 %xor_ln64_13" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3461 'and' 'and_ln64_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3462 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_10 = or i1 %and_ln64_20, i1 %and_ln64_22" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3462 'or' 'or_ln64_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln64_6 = sext i16 %input_4_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3463 'sext' 'sext_ln64_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3464 [1/1] (1.94ns)   --->   "%mul_ln64_4 = mul i32 %sext_ln64_6, i32 %sext_ln64_6" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3464 'mul' 'mul_ln64_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_6)   --->   "%select_ln64_12 = select i1 %and_ln64_20, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3465 'select' 'select_ln64_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_6)   --->   "%select_ln64_13 = select i1 %or_ln64_10, i16 %select_ln64_12, i16 %sum_7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3466 'select' 'select_ln64_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_6)   --->   "%shl_ln64_3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_13, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3467 'bitconcatenate' 'shl_ln64_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_6)   --->   "%sext_ln64_7 = sext i28 %shl_ln64_3" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3468 'sext' 'sext_ln64_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3469 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_6 = add i32 %sext_ln64_7, i32 %mul_ln64_4" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3469 'add' 'add_ln64_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3470 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_6, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3470 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%sum_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_6, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3471 'partselect' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_6, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3472 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_6, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3473 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3474 [1/1] (0.00ns)   --->   "%trunc_ln64_5 = trunc i32 %mul_ln64_4" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3474 'trunc' 'trunc_ln64_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3475 [1/1] (0.73ns)   --->   "%icmp_ln64_15 = icmp_ne  i11 %trunc_ln64_5, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3475 'icmp' 'icmp_ln64_15' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_24)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_6, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3476 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%or_ln64_11 = or i1 %tmp_56, i1 %icmp_ln64_15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3477 'or' 'or_ln64_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%and_ln64_23 = and i1 %or_ln64_11, i1 %tmp_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3478 'and' 'and_ln64_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%zext_ln64_4 = zext i1 %and_ln64_23" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3479 'zext' 'zext_ln64_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3480 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_9 = add i16 %sum_8, i16 %zext_ln64_4" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3480 'add' 'sum_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3481 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_9, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3481 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_24)   --->   "%xor_ln64_14 = xor i1 %tmp_65, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3482 'xor' 'xor_ln64_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3483 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_24 = and i1 %tmp_62, i1 %xor_ln64_14" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3483 'and' 'and_ln64_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3484 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_6, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3484 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3485 [1/1] (0.57ns)   --->   "%icmp_ln64_16 = icmp_eq  i3 %tmp_s, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3485 'icmp' 'icmp_ln64_16' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3486 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_6, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3486 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3487 [1/1] (0.70ns)   --->   "%icmp_ln64_17 = icmp_eq  i4 %tmp_11, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3487 'icmp' 'icmp_ln64_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3488 [1/1] (0.70ns)   --->   "%icmp_ln64_18 = icmp_eq  i4 %tmp_11, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3488 'icmp' 'icmp_ln64_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_27)   --->   "%select_ln64_14 = select i1 %and_ln64_24, i1 %icmp_ln64_17, i1 %icmp_ln64_18" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3489 'select' 'select_ln64_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_28)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_6, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3490 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_28)   --->   "%xor_ln64_783 = xor i1 %tmp_66, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3491 'xor' 'xor_ln64_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_28)   --->   "%and_ln64_25 = and i1 %icmp_ln64_16, i1 %xor_ln64_783" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3492 'and' 'and_ln64_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_28)   --->   "%select_ln64_15 = select i1 %and_ln64_24, i1 %and_ln64_25, i1 %icmp_ln64_17" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3493 'select' 'select_ln64_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_13)   --->   "%and_ln64_26 = and i1 %and_ln64_24, i1 %icmp_ln64_17" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3494 'and' 'and_ln64_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_27)   --->   "%xor_ln64_15 = xor i1 %select_ln64_14, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3495 'xor' 'xor_ln64_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_27)   --->   "%or_ln64_12 = or i1 %tmp_65, i1 %xor_ln64_15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3496 'or' 'or_ln64_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_27)   --->   "%xor_ln64_16 = xor i1 %tmp_53, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3497 'xor' 'xor_ln64_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3498 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_27 = and i1 %or_ln64_12, i1 %xor_ln64_16" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3498 'and' 'and_ln64_27' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3499 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_28 = and i1 %tmp_65, i1 %select_ln64_15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3499 'and' 'and_ln64_28' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_13)   --->   "%or_ln64_603 = or i1 %and_ln64_26, i1 %and_ln64_28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3500 'or' 'or_ln64_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_13)   --->   "%xor_ln64_17 = xor i1 %or_ln64_603, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3501 'xor' 'xor_ln64_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_13)   --->   "%and_ln64_29 = and i1 %tmp_53, i1 %xor_ln64_17" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3502 'and' 'and_ln64_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3503 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_13 = or i1 %and_ln64_27, i1 %and_ln64_29" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3503 'or' 'or_ln64_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln64_8 = sext i16 %input_5_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3504 'sext' 'sext_ln64_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3505 [1/1] (1.94ns)   --->   "%mul_ln64_5 = mul i32 %sext_ln64_8, i32 %sext_ln64_8" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3505 'mul' 'mul_ln64_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3506 [1/1] (0.00ns)   --->   "%trunc_ln64_6 = trunc i32 %mul_ln64_5" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3506 'trunc' 'trunc_ln64_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3507 [1/1] (0.73ns)   --->   "%icmp_ln64_19 = icmp_ne  i11 %trunc_ln64_6, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3507 'icmp' 'icmp_ln64_19' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_17)   --->   "%select_ln64_34 = select i1 %and_ln64_57, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3508 'select' 'select_ln64_34' <Predicate = (or_ln64_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_17)   --->   "%select_ln64_35 = select i1 %or_ln64_27, i16 %select_ln64_34, i16 %sum_421" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3509 'select' 'select_ln64_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_17)   --->   "%shl_ln64_8 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_35, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3510 'bitconcatenate' 'shl_ln64_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_17)   --->   "%sext_ln64_17 = sext i28 %shl_ln64_8" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3511 'sext' 'sext_ln64_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3512 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_17 = add i32 %sext_ln64_17, i32 %mul_ln64_10" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3512 'add' 'add_ln64_17' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3513 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_17, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3513 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node sum_422)   --->   "%sum_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_17, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3514 'partselect' 'sum_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node sum_422)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_17, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3515 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node sum_422)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_17, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3516 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_61)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_17, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3517 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node sum_422)   --->   "%or_ln64_28 = or i1 %tmp_139, i1 %icmp_ln64_38" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3518 'or' 'or_ln64_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node sum_422)   --->   "%and_ln64_60 = and i1 %or_ln64_28, i1 %tmp_142" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3519 'and' 'and_ln64_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node sum_422)   --->   "%zext_ln64_10 = zext i1 %and_ln64_60" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3520 'zext' 'zext_ln64_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3521 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_422 = add i16 %sum_16, i16 %zext_ln64_10" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3521 'add' 'sum_422' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3522 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_422, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3522 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_61)   --->   "%xor_ln64_36 = xor i1 %tmp_148, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3523 'xor' 'xor_ln64_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3524 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_61 = and i1 %tmp_145, i1 %xor_ln64_36" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3524 'and' 'and_ln64_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3525 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_17, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3525 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3526 [1/1] (0.57ns)   --->   "%icmp_ln64_39 = icmp_eq  i3 %tmp_29, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3526 'icmp' 'icmp_ln64_39' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3527 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_17, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3527 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3528 [1/1] (0.70ns)   --->   "%icmp_ln64_40 = icmp_eq  i4 %tmp_31, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3528 'icmp' 'icmp_ln64_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3529 [1/1] (0.70ns)   --->   "%icmp_ln64_41 = icmp_eq  i4 %tmp_31, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3529 'icmp' 'icmp_ln64_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_64)   --->   "%select_ln64_36 = select i1 %and_ln64_61, i1 %icmp_ln64_40, i1 %icmp_ln64_41" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3530 'select' 'select_ln64_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_65)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_17, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3531 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_65)   --->   "%xor_ln64_788 = xor i1 %tmp_151, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3532 'xor' 'xor_ln64_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_65)   --->   "%and_ln64_62 = and i1 %icmp_ln64_39, i1 %xor_ln64_788" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3533 'and' 'and_ln64_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_65)   --->   "%select_ln64_37 = select i1 %and_ln64_61, i1 %and_ln64_62, i1 %icmp_ln64_40" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3534 'select' 'select_ln64_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_30)   --->   "%and_ln64_63 = and i1 %and_ln64_61, i1 %icmp_ln64_40" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3535 'and' 'and_ln64_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_64)   --->   "%xor_ln64_37 = xor i1 %select_ln64_36, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3536 'xor' 'xor_ln64_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_64)   --->   "%or_ln64_29 = or i1 %tmp_148, i1 %xor_ln64_37" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3537 'or' 'or_ln64_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_64)   --->   "%xor_ln64_38 = xor i1 %tmp_137, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3538 'xor' 'xor_ln64_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_64 = and i1 %or_ln64_29, i1 %xor_ln64_38" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3539 'and' 'and_ln64_64' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3540 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_65 = and i1 %tmp_148, i1 %select_ln64_37" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3540 'and' 'and_ln64_65' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_30)   --->   "%or_ln64_608 = or i1 %and_ln64_63, i1 %and_ln64_65" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3541 'or' 'or_ln64_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_30)   --->   "%xor_ln64_39 = xor i1 %or_ln64_608, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3542 'xor' 'xor_ln64_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_30)   --->   "%and_ln64_66 = and i1 %tmp_137, i1 %xor_ln64_39" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3543 'and' 'and_ln64_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3544 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_30 = or i1 %and_ln64_64, i1 %and_ln64_66" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3544 'or' 'or_ln64_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln64_18 = sext i16 %input_11_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3545 'sext' 'sext_ln64_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3546 [1/1] (1.94ns)   --->   "%mul_ln64_11 = mul i32 %sext_ln64_18, i32 %sext_ln64_18" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3546 'mul' 'mul_ln64_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_19)   --->   "%select_ln64_38 = select i1 %and_ln64_64, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3547 'select' 'select_ln64_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_19)   --->   "%select_ln64_39 = select i1 %or_ln64_30, i16 %select_ln64_38, i16 %sum_422" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3548 'select' 'select_ln64_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_19)   --->   "%shl_ln64_9 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_39, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3549 'bitconcatenate' 'shl_ln64_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_19)   --->   "%sext_ln64_19 = sext i28 %shl_ln64_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3550 'sext' 'sext_ln64_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3551 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_19 = add i32 %sext_ln64_19, i32 %mul_ln64_11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3551 'add' 'add_ln64_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3552 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_19, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3552 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%sum_17 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_19, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3553 'partselect' 'sum_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_19, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3554 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_19, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3555 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3556 [1/1] (0.00ns)   --->   "%trunc_ln64_13 = trunc i32 %mul_ln64_11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3556 'trunc' 'trunc_ln64_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3557 [1/1] (0.73ns)   --->   "%icmp_ln64_42 = icmp_ne  i11 %trunc_ln64_13, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3557 'icmp' 'icmp_ln64_42' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_68)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_19, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3558 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%or_ln64_31 = or i1 %tmp_157, i1 %icmp_ln64_42" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3559 'or' 'or_ln64_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%and_ln64_67 = and i1 %or_ln64_31, i1 %tmp_158" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3560 'and' 'and_ln64_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%zext_ln64_11 = zext i1 %and_ln64_67" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3561 'zext' 'zext_ln64_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3562 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_423 = add i16 %sum_17, i16 %zext_ln64_11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3562 'add' 'sum_423' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3563 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_423, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3563 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_68)   --->   "%xor_ln64_40 = xor i1 %tmp_160, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3564 'xor' 'xor_ln64_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3565 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_68 = and i1 %tmp_159, i1 %xor_ln64_40" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3565 'and' 'and_ln64_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3566 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_19, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3566 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3567 [1/1] (0.57ns)   --->   "%icmp_ln64_43 = icmp_eq  i3 %tmp_32, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3567 'icmp' 'icmp_ln64_43' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3568 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_19, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3568 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3569 [1/1] (0.70ns)   --->   "%icmp_ln64_44 = icmp_eq  i4 %tmp_34, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3569 'icmp' 'icmp_ln64_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3570 [1/1] (0.70ns)   --->   "%icmp_ln64_45 = icmp_eq  i4 %tmp_34, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3570 'icmp' 'icmp_ln64_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_71)   --->   "%select_ln64_40 = select i1 %and_ln64_68, i1 %icmp_ln64_44, i1 %icmp_ln64_45" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3571 'select' 'select_ln64_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_72)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_19, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3572 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_72)   --->   "%xor_ln64_789 = xor i1 %tmp_162, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3573 'xor' 'xor_ln64_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_72)   --->   "%and_ln64_69 = and i1 %icmp_ln64_43, i1 %xor_ln64_789" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3574 'and' 'and_ln64_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_72)   --->   "%select_ln64_41 = select i1 %and_ln64_68, i1 %and_ln64_69, i1 %icmp_ln64_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3575 'select' 'select_ln64_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_33)   --->   "%and_ln64_70 = and i1 %and_ln64_68, i1 %icmp_ln64_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3576 'and' 'and_ln64_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_71)   --->   "%xor_ln64_41 = xor i1 %select_ln64_40, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3577 'xor' 'xor_ln64_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_71)   --->   "%or_ln64_32 = or i1 %tmp_160, i1 %xor_ln64_41" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3578 'or' 'or_ln64_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_71)   --->   "%xor_ln64_42 = xor i1 %tmp_154, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3579 'xor' 'xor_ln64_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_71 = and i1 %or_ln64_32, i1 %xor_ln64_42" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3580 'and' 'and_ln64_71' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3581 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_72 = and i1 %tmp_160, i1 %select_ln64_41" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3581 'and' 'and_ln64_72' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_33)   --->   "%or_ln64_609 = or i1 %and_ln64_70, i1 %and_ln64_72" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3582 'or' 'or_ln64_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_33)   --->   "%xor_ln64_43 = xor i1 %or_ln64_609, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3583 'xor' 'xor_ln64_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_33)   --->   "%and_ln64_73 = and i1 %tmp_154, i1 %xor_ln64_43" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3584 'and' 'and_ln64_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3585 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_33 = or i1 %and_ln64_71, i1 %and_ln64_73" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3585 'or' 'or_ln64_33' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln64_20 = sext i16 %input_12_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3586 'sext' 'sext_ln64_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3587 [1/1] (1.94ns)   --->   "%mul_ln64_12 = mul i32 %sext_ln64_20, i32 %sext_ln64_20" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3587 'mul' 'mul_ln64_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3588 [1/1] (0.00ns)   --->   "%trunc_ln64_14 = trunc i32 %mul_ln64_12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3588 'trunc' 'trunc_ln64_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3589 [1/1] (0.73ns)   --->   "%icmp_ln64_46 = icmp_ne  i11 %trunc_ln64_14, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3589 'icmp' 'icmp_ln64_46' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_30)   --->   "%select_ln64_60 = select i1 %and_ln64_101, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3590 'select' 'select_ln64_60' <Predicate = (or_ln64_47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_30)   --->   "%select_ln64_61 = select i1 %or_ln64_47, i16 %select_ln64_60, i16 %sum_427" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3591 'select' 'select_ln64_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_30)   --->   "%shl_ln64_13 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_61, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3592 'bitconcatenate' 'shl_ln64_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_30)   --->   "%sext_ln64_29 = sext i28 %shl_ln64_13" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3593 'sext' 'sext_ln64_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3594 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_30 = add i32 %sext_ln64_29, i32 %mul_ln64_17" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3594 'add' 'add_ln64_30' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3595 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_30, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3595 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node sum_428)   --->   "%sum_23 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_30, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3596 'partselect' 'sum_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node sum_428)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_30, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3597 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node sum_428)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_30, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3598 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_105)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_30, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3599 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node sum_428)   --->   "%or_ln64_48 = or i1 %tmp_240, i1 %icmp_ln64_65" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3600 'or' 'or_ln64_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node sum_428)   --->   "%and_ln64_104 = and i1 %or_ln64_48, i1 %tmp_243" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3601 'and' 'and_ln64_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node sum_428)   --->   "%zext_ln64_17 = zext i1 %and_ln64_104" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3602 'zext' 'zext_ln64_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3603 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_428 = add i16 %sum_23, i16 %zext_ln64_17" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3603 'add' 'sum_428' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3604 [1/1] (0.00ns)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_428, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3604 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_105)   --->   "%xor_ln64_62 = xor i1 %tmp_249, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3605 'xor' 'xor_ln64_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3606 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_105 = and i1 %tmp_246, i1 %xor_ln64_62" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3606 'and' 'and_ln64_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3607 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_30, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3607 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3608 [1/1] (0.57ns)   --->   "%icmp_ln64_66 = icmp_eq  i3 %tmp_52, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3608 'icmp' 'icmp_ln64_66' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3609 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_30, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3609 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3610 [1/1] (0.70ns)   --->   "%icmp_ln64_67 = icmp_eq  i4 %tmp_54, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3610 'icmp' 'icmp_ln64_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3611 [1/1] (0.70ns)   --->   "%icmp_ln64_68 = icmp_eq  i4 %tmp_54, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3611 'icmp' 'icmp_ln64_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_108)   --->   "%select_ln64_62 = select i1 %and_ln64_105, i1 %icmp_ln64_67, i1 %icmp_ln64_68" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3612 'select' 'select_ln64_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_109)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_30, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3613 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_109)   --->   "%xor_ln64_794 = xor i1 %tmp_250, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3614 'xor' 'xor_ln64_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_109)   --->   "%and_ln64_106 = and i1 %icmp_ln64_66, i1 %xor_ln64_794" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3615 'and' 'and_ln64_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_109)   --->   "%select_ln64_63 = select i1 %and_ln64_105, i1 %and_ln64_106, i1 %icmp_ln64_67" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3616 'select' 'select_ln64_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_50)   --->   "%and_ln64_107 = and i1 %and_ln64_105, i1 %icmp_ln64_67" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3617 'and' 'and_ln64_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_108)   --->   "%xor_ln64_63 = xor i1 %select_ln64_62, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3618 'xor' 'xor_ln64_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_108)   --->   "%or_ln64_49 = or i1 %tmp_249, i1 %xor_ln64_63" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3619 'or' 'or_ln64_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_108)   --->   "%xor_ln64_64 = xor i1 %tmp_237, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3620 'xor' 'xor_ln64_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3621 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_108 = and i1 %or_ln64_49, i1 %xor_ln64_64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3621 'and' 'and_ln64_108' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3622 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_109 = and i1 %tmp_249, i1 %select_ln64_63" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3622 'and' 'and_ln64_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_50)   --->   "%or_ln64_614 = or i1 %and_ln64_107, i1 %and_ln64_109" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3623 'or' 'or_ln64_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_50)   --->   "%xor_ln64_65 = xor i1 %or_ln64_614, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3624 'xor' 'xor_ln64_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_50)   --->   "%and_ln64_110 = and i1 %tmp_237, i1 %xor_ln64_65" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3625 'and' 'and_ln64_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3626 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_50 = or i1 %and_ln64_108, i1 %and_ln64_110" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3626 'or' 'or_ln64_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln64_30 = sext i16 %input_18_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3627 'sext' 'sext_ln64_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3628 [1/1] (1.94ns)   --->   "%mul_ln64_18 = mul i32 %sext_ln64_30, i32 %sext_ln64_30" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3628 'mul' 'mul_ln64_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_32)   --->   "%select_ln64_64 = select i1 %and_ln64_108, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3629 'select' 'select_ln64_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_32)   --->   "%select_ln64_65 = select i1 %or_ln64_50, i16 %select_ln64_64, i16 %sum_428" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3630 'select' 'select_ln64_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_32)   --->   "%shl_ln64_14 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_65, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3631 'bitconcatenate' 'shl_ln64_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_32)   --->   "%sext_ln64_31 = sext i28 %shl_ln64_14" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3632 'sext' 'sext_ln64_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3633 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_32 = add i32 %sext_ln64_31, i32 %mul_ln64_18" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3633 'add' 'add_ln64_32' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3634 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_32, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3634 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%sum_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_32, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3635 'partselect' 'sum_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_32, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3636 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_32, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3637 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3638 [1/1] (0.00ns)   --->   "%trunc_ln64_21 = trunc i32 %mul_ln64_18" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3638 'trunc' 'trunc_ln64_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3639 [1/1] (0.73ns)   --->   "%icmp_ln64_69 = icmp_ne  i11 %trunc_ln64_21, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3639 'icmp' 'icmp_ln64_69' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_112)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_32, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3640 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%or_ln64_51 = or i1 %tmp_252, i1 %icmp_ln64_69" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3641 'or' 'or_ln64_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%and_ln64_111 = and i1 %or_ln64_51, i1 %tmp_254" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3642 'and' 'and_ln64_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%zext_ln64_18 = zext i1 %and_ln64_111" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3643 'zext' 'zext_ln64_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3644 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_429 = add i16 %sum_24, i16 %zext_ln64_18" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3644 'add' 'sum_429' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3645 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_429, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3645 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_112)   --->   "%xor_ln64_66 = xor i1 %tmp_260, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3646 'xor' 'xor_ln64_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3647 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_112 = and i1 %tmp_257, i1 %xor_ln64_66" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3647 'and' 'and_ln64_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3648 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_32, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3648 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3649 [1/1] (0.57ns)   --->   "%icmp_ln64_70 = icmp_eq  i3 %tmp_55, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3649 'icmp' 'icmp_ln64_70' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3650 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_32, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3650 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3651 [1/1] (0.70ns)   --->   "%icmp_ln64_71 = icmp_eq  i4 %tmp_57, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3651 'icmp' 'icmp_ln64_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3652 [1/1] (0.70ns)   --->   "%icmp_ln64_72 = icmp_eq  i4 %tmp_57, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3652 'icmp' 'icmp_ln64_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_115)   --->   "%select_ln64_66 = select i1 %and_ln64_112, i1 %icmp_ln64_71, i1 %icmp_ln64_72" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3653 'select' 'select_ln64_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_116)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_32, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3654 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_116)   --->   "%xor_ln64_795 = xor i1 %tmp_263, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3655 'xor' 'xor_ln64_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_116)   --->   "%and_ln64_113 = and i1 %icmp_ln64_70, i1 %xor_ln64_795" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3656 'and' 'and_ln64_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_116)   --->   "%select_ln64_67 = select i1 %and_ln64_112, i1 %and_ln64_113, i1 %icmp_ln64_71" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3657 'select' 'select_ln64_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_53)   --->   "%and_ln64_114 = and i1 %and_ln64_112, i1 %icmp_ln64_71" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3658 'and' 'and_ln64_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_115)   --->   "%xor_ln64_67 = xor i1 %select_ln64_66, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3659 'xor' 'xor_ln64_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_115)   --->   "%or_ln64_52 = or i1 %tmp_260, i1 %xor_ln64_67" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3660 'or' 'or_ln64_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_115)   --->   "%xor_ln64_68 = xor i1 %tmp_251, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3661 'xor' 'xor_ln64_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3662 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_115 = and i1 %or_ln64_52, i1 %xor_ln64_68" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3662 'and' 'and_ln64_115' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3663 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_116 = and i1 %tmp_260, i1 %select_ln64_67" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3663 'and' 'and_ln64_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_53)   --->   "%or_ln64_615 = or i1 %and_ln64_114, i1 %and_ln64_116" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3664 'or' 'or_ln64_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_53)   --->   "%xor_ln64_69 = xor i1 %or_ln64_615, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3665 'xor' 'xor_ln64_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_53)   --->   "%and_ln64_117 = and i1 %tmp_251, i1 %xor_ln64_69" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3666 'and' 'and_ln64_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3667 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_53 = or i1 %and_ln64_115, i1 %and_ln64_117" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3667 'or' 'or_ln64_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln64_32 = sext i16 %input_19_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3668 'sext' 'sext_ln64_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3669 [1/1] (1.94ns)   --->   "%mul_ln64_19 = mul i32 %sext_ln64_32, i32 %sext_ln64_32" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3669 'mul' 'mul_ln64_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3670 [1/1] (0.00ns)   --->   "%trunc_ln64_22 = trunc i32 %mul_ln64_19" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3670 'trunc' 'trunc_ln64_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3671 [1/1] (0.73ns)   --->   "%icmp_ln64_73 = icmp_ne  i11 %trunc_ln64_22, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3671 'icmp' 'icmp_ln64_73' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_43)   --->   "%select_ln64_86 = select i1 %and_ln64_145, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3672 'select' 'select_ln64_86' <Predicate = (or_ln64_67)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_43)   --->   "%select_ln64_87 = select i1 %or_ln64_67, i16 %select_ln64_86, i16 %sum_433" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3673 'select' 'select_ln64_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_43)   --->   "%shl_ln64_19 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_87, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3674 'bitconcatenate' 'shl_ln64_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_43)   --->   "%sext_ln64_41 = sext i28 %shl_ln64_19" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3675 'sext' 'sext_ln64_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3676 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_43 = add i32 %sext_ln64_41, i32 %mul_ln64_24" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3676 'add' 'add_ln64_43' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3677 [1/1] (0.00ns)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_43, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3677 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node sum_434)   --->   "%sum_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_43, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3678 'partselect' 'sum_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node sum_434)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_43, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3679 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node sum_434)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_43, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3680 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_149)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_43, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3681 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3682 [1/1] (0.00ns) (grouped into LUT with out node sum_434)   --->   "%or_ln64_68 = or i1 %tmp_341, i1 %icmp_ln64_92" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3682 'or' 'or_ln64_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node sum_434)   --->   "%and_ln64_148 = and i1 %or_ln64_68, i1 %tmp_342" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3683 'and' 'and_ln64_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node sum_434)   --->   "%zext_ln64_24 = zext i1 %and_ln64_148" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3684 'zext' 'zext_ln64_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3685 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_434 = add i16 %sum_30, i16 %zext_ln64_24" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3685 'add' 'sum_434' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3686 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_434, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3686 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_149)   --->   "%xor_ln64_88 = xor i1 %tmp_344, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3687 'xor' 'xor_ln64_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3688 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_149 = and i1 %tmp_343, i1 %xor_ln64_88" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3688 'and' 'and_ln64_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3689 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_43, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3689 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3690 [1/1] (0.57ns)   --->   "%icmp_ln64_93 = icmp_eq  i3 %tmp_75, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3690 'icmp' 'icmp_ln64_93' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3691 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_43, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3691 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3692 [1/1] (0.70ns)   --->   "%icmp_ln64_94 = icmp_eq  i4 %tmp_77, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3692 'icmp' 'icmp_ln64_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3693 [1/1] (0.70ns)   --->   "%icmp_ln64_95 = icmp_eq  i4 %tmp_77, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3693 'icmp' 'icmp_ln64_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_152)   --->   "%select_ln64_88 = select i1 %and_ln64_149, i1 %icmp_ln64_94, i1 %icmp_ln64_95" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3694 'select' 'select_ln64_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_153)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_43, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3695 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3696 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_153)   --->   "%xor_ln64_800 = xor i1 %tmp_346, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3696 'xor' 'xor_ln64_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_153)   --->   "%and_ln64_150 = and i1 %icmp_ln64_93, i1 %xor_ln64_800" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3697 'and' 'and_ln64_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_153)   --->   "%select_ln64_89 = select i1 %and_ln64_149, i1 %and_ln64_150, i1 %icmp_ln64_94" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3698 'select' 'select_ln64_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_70)   --->   "%and_ln64_151 = and i1 %and_ln64_149, i1 %icmp_ln64_94" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3699 'and' 'and_ln64_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_152)   --->   "%xor_ln64_89 = xor i1 %select_ln64_88, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3700 'xor' 'xor_ln64_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3701 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_152)   --->   "%or_ln64_69 = or i1 %tmp_344, i1 %xor_ln64_89" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3701 'or' 'or_ln64_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_152)   --->   "%xor_ln64_90 = xor i1 %tmp_338, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3702 'xor' 'xor_ln64_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3703 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_152 = and i1 %or_ln64_69, i1 %xor_ln64_90" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3703 'and' 'and_ln64_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3704 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_153 = and i1 %tmp_344, i1 %select_ln64_89" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3704 'and' 'and_ln64_153' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_70)   --->   "%or_ln64_620 = or i1 %and_ln64_151, i1 %and_ln64_153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3705 'or' 'or_ln64_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_70)   --->   "%xor_ln64_91 = xor i1 %or_ln64_620, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3706 'xor' 'xor_ln64_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_70)   --->   "%and_ln64_154 = and i1 %tmp_338, i1 %xor_ln64_91" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3707 'and' 'and_ln64_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3708 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_70 = or i1 %and_ln64_152, i1 %and_ln64_154" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3708 'or' 'or_ln64_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln64_42 = sext i16 %input_25_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3709 'sext' 'sext_ln64_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3710 [1/1] (1.94ns)   --->   "%mul_ln64_25 = mul i32 %sext_ln64_42, i32 %sext_ln64_42" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3710 'mul' 'mul_ln64_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_45)   --->   "%select_ln64_90 = select i1 %and_ln64_152, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3711 'select' 'select_ln64_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3712 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_45)   --->   "%select_ln64_91 = select i1 %or_ln64_70, i16 %select_ln64_90, i16 %sum_434" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3712 'select' 'select_ln64_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_45)   --->   "%shl_ln64_20 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_91, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3713 'bitconcatenate' 'shl_ln64_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_45)   --->   "%sext_ln64_43 = sext i28 %shl_ln64_20" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3714 'sext' 'sext_ln64_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3715 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_45 = add i32 %sext_ln64_43, i32 %mul_ln64_25" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3715 'add' 'add_ln64_45' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3716 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_45, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3716 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%sum_31 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_45, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3717 'partselect' 'sum_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_45, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3718 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_45, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3719 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3720 [1/1] (0.00ns)   --->   "%trunc_ln64_29 = trunc i32 %mul_ln64_25" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3720 'trunc' 'trunc_ln64_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3721 [1/1] (0.73ns)   --->   "%icmp_ln64_96 = icmp_ne  i11 %trunc_ln64_29, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3721 'icmp' 'icmp_ln64_96' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_156)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_45, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3722 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%or_ln64_71 = or i1 %tmp_352, i1 %icmp_ln64_96" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3723 'or' 'or_ln64_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%and_ln64_155 = and i1 %or_ln64_71, i1 %tmp_355" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3724 'and' 'and_ln64_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%zext_ln64_25 = zext i1 %and_ln64_155" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3725 'zext' 'zext_ln64_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3726 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_435 = add i16 %sum_31, i16 %zext_ln64_25" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3726 'add' 'sum_435' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3727 [1/1] (0.00ns)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_435, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3727 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_156)   --->   "%xor_ln64_92 = xor i1 %tmp_361, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3728 'xor' 'xor_ln64_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3729 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_156 = and i1 %tmp_358, i1 %xor_ln64_92" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3729 'and' 'and_ln64_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3730 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_45, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3730 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3731 [1/1] (0.57ns)   --->   "%icmp_ln64_97 = icmp_eq  i3 %tmp_78, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3731 'icmp' 'icmp_ln64_97' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3732 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_45, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3732 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3733 [1/1] (0.70ns)   --->   "%icmp_ln64_98 = icmp_eq  i4 %tmp_80, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3733 'icmp' 'icmp_ln64_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3734 [1/1] (0.70ns)   --->   "%icmp_ln64_99 = icmp_eq  i4 %tmp_80, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3734 'icmp' 'icmp_ln64_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_159)   --->   "%select_ln64_92 = select i1 %and_ln64_156, i1 %icmp_ln64_98, i1 %icmp_ln64_99" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3735 'select' 'select_ln64_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_160)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_45, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3736 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_160)   --->   "%xor_ln64_801 = xor i1 %tmp_364, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3737 'xor' 'xor_ln64_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_160)   --->   "%and_ln64_157 = and i1 %icmp_ln64_97, i1 %xor_ln64_801" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3738 'and' 'and_ln64_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_160)   --->   "%select_ln64_93 = select i1 %and_ln64_156, i1 %and_ln64_157, i1 %icmp_ln64_98" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3739 'select' 'select_ln64_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_73)   --->   "%and_ln64_158 = and i1 %and_ln64_156, i1 %icmp_ln64_98" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3740 'and' 'and_ln64_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_159)   --->   "%xor_ln64_93 = xor i1 %select_ln64_92, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3741 'xor' 'xor_ln64_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_159)   --->   "%or_ln64_72 = or i1 %tmp_361, i1 %xor_ln64_93" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3742 'or' 'or_ln64_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_159)   --->   "%xor_ln64_94 = xor i1 %tmp_349, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3743 'xor' 'xor_ln64_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3744 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_159 = and i1 %or_ln64_72, i1 %xor_ln64_94" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3744 'and' 'and_ln64_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3745 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_160 = and i1 %tmp_361, i1 %select_ln64_93" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3745 'and' 'and_ln64_160' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_73)   --->   "%or_ln64_621 = or i1 %and_ln64_158, i1 %and_ln64_160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3746 'or' 'or_ln64_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_73)   --->   "%xor_ln64_95 = xor i1 %or_ln64_621, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3747 'xor' 'xor_ln64_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_73)   --->   "%and_ln64_161 = and i1 %tmp_349, i1 %xor_ln64_95" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3748 'and' 'and_ln64_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3749 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_73 = or i1 %and_ln64_159, i1 %and_ln64_161" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3749 'or' 'or_ln64_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3750 [1/1] (0.00ns)   --->   "%sext_ln64_44 = sext i16 %input_26_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3750 'sext' 'sext_ln64_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3751 [1/1] (1.94ns)   --->   "%mul_ln64_26 = mul i32 %sext_ln64_44, i32 %sext_ln64_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3751 'mul' 'mul_ln64_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3752 [1/1] (0.00ns)   --->   "%trunc_ln64_30 = trunc i32 %mul_ln64_26" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3752 'trunc' 'trunc_ln64_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3753 [1/1] (0.73ns)   --->   "%icmp_ln64_100 = icmp_ne  i11 %trunc_ln64_30, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3753 'icmp' 'icmp_ln64_100' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_56)   --->   "%select_ln64_112 = select i1 %and_ln64_189, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3754 'select' 'select_ln64_112' <Predicate = (or_ln64_87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_56)   --->   "%select_ln64_113 = select i1 %or_ln64_87, i16 %select_ln64_112, i16 %sum_439" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3755 'select' 'select_ln64_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_56)   --->   "%shl_ln64_25 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_113, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3756 'bitconcatenate' 'shl_ln64_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_56)   --->   "%sext_ln64_53 = sext i28 %shl_ln64_25" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3757 'sext' 'sext_ln64_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3758 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_56 = add i32 %sext_ln64_53, i32 %mul_ln64_31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3758 'add' 'add_ln64_56' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3759 [1/1] (0.00ns)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_56, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3759 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node sum_440)   --->   "%sum_37 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_56, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3760 'partselect' 'sum_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node sum_440)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_56, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3761 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node sum_440)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_56, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3762 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_193)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_56, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3763 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node sum_440)   --->   "%or_ln64_88 = or i1 %tmp_436, i1 %icmp_ln64_119" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3764 'or' 'or_ln64_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node sum_440)   --->   "%and_ln64_192 = and i1 %or_ln64_88, i1 %tmp_438" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3765 'and' 'and_ln64_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node sum_440)   --->   "%zext_ln64_31 = zext i1 %and_ln64_192" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3766 'zext' 'zext_ln64_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3767 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_440 = add i16 %sum_37, i16 %zext_ln64_31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3767 'add' 'sum_440' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3768 [1/1] (0.00ns)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_440, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3768 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_193)   --->   "%xor_ln64_114 = xor i1 %tmp_444, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3769 'xor' 'xor_ln64_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3770 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_193 = and i1 %tmp_441, i1 %xor_ln64_114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3770 'and' 'and_ln64_193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3771 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_56, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3771 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3772 [1/1] (0.57ns)   --->   "%icmp_ln64_120 = icmp_eq  i3 %tmp_98, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3772 'icmp' 'icmp_ln64_120' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3773 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_56, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3773 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3774 [1/1] (0.70ns)   --->   "%icmp_ln64_121 = icmp_eq  i4 %tmp_100, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3774 'icmp' 'icmp_ln64_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3775 [1/1] (0.70ns)   --->   "%icmp_ln64_122 = icmp_eq  i4 %tmp_100, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3775 'icmp' 'icmp_ln64_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_196)   --->   "%select_ln64_114 = select i1 %and_ln64_193, i1 %icmp_ln64_121, i1 %icmp_ln64_122" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3776 'select' 'select_ln64_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_197)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_56, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3777 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_197)   --->   "%xor_ln64_806 = xor i1 %tmp_447, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3778 'xor' 'xor_ln64_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_197)   --->   "%and_ln64_194 = and i1 %icmp_ln64_120, i1 %xor_ln64_806" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3779 'and' 'and_ln64_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_197)   --->   "%select_ln64_115 = select i1 %and_ln64_193, i1 %and_ln64_194, i1 %icmp_ln64_121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3780 'select' 'select_ln64_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_90)   --->   "%and_ln64_195 = and i1 %and_ln64_193, i1 %icmp_ln64_121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3781 'and' 'and_ln64_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_196)   --->   "%xor_ln64_115 = xor i1 %select_ln64_114, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3782 'xor' 'xor_ln64_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_196)   --->   "%or_ln64_89 = or i1 %tmp_444, i1 %xor_ln64_115" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3783 'or' 'or_ln64_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_196)   --->   "%xor_ln64_116 = xor i1 %tmp_435, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3784 'xor' 'xor_ln64_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3785 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_196 = and i1 %or_ln64_89, i1 %xor_ln64_116" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3785 'and' 'and_ln64_196' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3786 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_197 = and i1 %tmp_444, i1 %select_ln64_115" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3786 'and' 'and_ln64_197' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_90)   --->   "%or_ln64_626 = or i1 %and_ln64_195, i1 %and_ln64_197" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3787 'or' 'or_ln64_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_90)   --->   "%xor_ln64_117 = xor i1 %or_ln64_626, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3788 'xor' 'xor_ln64_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_90)   --->   "%and_ln64_198 = and i1 %tmp_435, i1 %xor_ln64_117" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3789 'and' 'and_ln64_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3790 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_90 = or i1 %and_ln64_196, i1 %and_ln64_198" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3790 'or' 'or_ln64_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln64_54 = sext i16 %input_32_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3791 'sext' 'sext_ln64_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3792 [1/1] (1.94ns)   --->   "%mul_ln64_32 = mul i32 %sext_ln64_54, i32 %sext_ln64_54" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3792 'mul' 'mul_ln64_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_58)   --->   "%select_ln64_116 = select i1 %and_ln64_196, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3793 'select' 'select_ln64_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_58)   --->   "%select_ln64_117 = select i1 %or_ln64_90, i16 %select_ln64_116, i16 %sum_440" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3794 'select' 'select_ln64_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_58)   --->   "%shl_ln64_26 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_117, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3795 'bitconcatenate' 'shl_ln64_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_58)   --->   "%sext_ln64_55 = sext i28 %shl_ln64_26" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3796 'sext' 'sext_ln64_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3797 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_58 = add i32 %sext_ln64_55, i32 %mul_ln64_32" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3797 'add' 'add_ln64_58' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3798 [1/1] (0.00ns)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_58, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3798 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%sum_38 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_58, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3799 'partselect' 'sum_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_58, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3800 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_58, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3801 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3802 [1/1] (0.00ns)   --->   "%trunc_ln64_37 = trunc i32 %mul_ln64_32" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3802 'trunc' 'trunc_ln64_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3803 [1/1] (0.73ns)   --->   "%icmp_ln64_123 = icmp_ne  i11 %trunc_ln64_37, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3803 'icmp' 'icmp_ln64_123' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_200)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_58, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3804 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%or_ln64_91 = or i1 %tmp_453, i1 %icmp_ln64_123" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3805 'or' 'or_ln64_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%and_ln64_199 = and i1 %or_ln64_91, i1 %tmp_456" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3806 'and' 'and_ln64_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%zext_ln64_32 = zext i1 %and_ln64_199" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3807 'zext' 'zext_ln64_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3808 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_441 = add i16 %sum_38, i16 %zext_ln64_32" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3808 'add' 'sum_441' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3809 [1/1] (0.00ns)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_441, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3809 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_200)   --->   "%xor_ln64_118 = xor i1 %tmp_458, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3810 'xor' 'xor_ln64_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3811 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_200 = and i1 %tmp_457, i1 %xor_ln64_118" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3811 'and' 'and_ln64_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3812 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_58, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3812 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3813 [1/1] (0.57ns)   --->   "%icmp_ln64_124 = icmp_eq  i3 %tmp_101, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3813 'icmp' 'icmp_ln64_124' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3814 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_58, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3814 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3815 [1/1] (0.70ns)   --->   "%icmp_ln64_125 = icmp_eq  i4 %tmp_103, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3815 'icmp' 'icmp_ln64_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3816 [1/1] (0.70ns)   --->   "%icmp_ln64_126 = icmp_eq  i4 %tmp_103, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3816 'icmp' 'icmp_ln64_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_203)   --->   "%select_ln64_118 = select i1 %and_ln64_200, i1 %icmp_ln64_125, i1 %icmp_ln64_126" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3817 'select' 'select_ln64_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_204)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_58, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3818 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_204)   --->   "%xor_ln64_807 = xor i1 %tmp_459, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3819 'xor' 'xor_ln64_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_204)   --->   "%and_ln64_201 = and i1 %icmp_ln64_124, i1 %xor_ln64_807" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3820 'and' 'and_ln64_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_204)   --->   "%select_ln64_119 = select i1 %and_ln64_200, i1 %and_ln64_201, i1 %icmp_ln64_125" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3821 'select' 'select_ln64_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3822 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_93)   --->   "%and_ln64_202 = and i1 %and_ln64_200, i1 %icmp_ln64_125" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3822 'and' 'and_ln64_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_203)   --->   "%xor_ln64_119 = xor i1 %select_ln64_118, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3823 'xor' 'xor_ln64_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_203)   --->   "%or_ln64_92 = or i1 %tmp_458, i1 %xor_ln64_119" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3824 'or' 'or_ln64_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_203)   --->   "%xor_ln64_120 = xor i1 %tmp_450, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3825 'xor' 'xor_ln64_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3826 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_203 = and i1 %or_ln64_92, i1 %xor_ln64_120" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3826 'and' 'and_ln64_203' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3827 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_204 = and i1 %tmp_458, i1 %select_ln64_119" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3827 'and' 'and_ln64_204' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_93)   --->   "%or_ln64_627 = or i1 %and_ln64_202, i1 %and_ln64_204" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3828 'or' 'or_ln64_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_93)   --->   "%xor_ln64_121 = xor i1 %or_ln64_627, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3829 'xor' 'xor_ln64_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_93)   --->   "%and_ln64_205 = and i1 %tmp_450, i1 %xor_ln64_121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3830 'and' 'and_ln64_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3831 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_93 = or i1 %and_ln64_203, i1 %and_ln64_205" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3831 'or' 'or_ln64_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln64_56 = sext i16 %input_33_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3832 'sext' 'sext_ln64_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3833 [1/1] (1.94ns)   --->   "%mul_ln64_33 = mul i32 %sext_ln64_56, i32 %sext_ln64_56" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3833 'mul' 'mul_ln64_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3834 [1/1] (0.00ns)   --->   "%trunc_ln64_38 = trunc i32 %mul_ln64_33" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3834 'trunc' 'trunc_ln64_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3835 [1/1] (0.73ns)   --->   "%icmp_ln64_127 = icmp_ne  i11 %trunc_ln64_38, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3835 'icmp' 'icmp_ln64_127' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_69)   --->   "%select_ln64_138 = select i1 %and_ln64_233, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3836 'select' 'select_ln64_138' <Predicate = (or_ln64_107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3837 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_69)   --->   "%select_ln64_139 = select i1 %or_ln64_107, i16 %select_ln64_138, i16 %sum_445" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3837 'select' 'select_ln64_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_69)   --->   "%shl_ln64_31 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_139, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3838 'bitconcatenate' 'shl_ln64_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_69)   --->   "%sext_ln64_65 = sext i28 %shl_ln64_31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3839 'sext' 'sext_ln64_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3840 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_69 = add i32 %sext_ln64_65, i32 %mul_ln64_38" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3840 'add' 'add_ln64_69' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3841 [1/1] (0.00ns)   --->   "%tmp_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_69, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3841 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node sum_446)   --->   "%sum_44 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_69, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3842 'partselect' 'sum_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node sum_446)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_69, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3843 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node sum_446)   --->   "%tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_69, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3844 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_237)   --->   "%tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_69, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3845 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node sum_446)   --->   "%or_ln64_108 = or i1 %tmp_536, i1 %icmp_ln64_146" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3846 'or' 'or_ln64_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node sum_446)   --->   "%and_ln64_236 = and i1 %or_ln64_108, i1 %tmp_539" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3847 'and' 'and_ln64_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node sum_446)   --->   "%zext_ln64_38 = zext i1 %and_ln64_236" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3848 'zext' 'zext_ln64_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3849 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_446 = add i16 %sum_44, i16 %zext_ln64_38" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3849 'add' 'sum_446' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3850 [1/1] (0.00ns)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_446, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3850 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_237)   --->   "%xor_ln64_140 = xor i1 %tmp_545, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3851 'xor' 'xor_ln64_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3852 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_237 = and i1 %tmp_542, i1 %xor_ln64_140" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3852 'and' 'and_ln64_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3853 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_69, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3853 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3854 [1/1] (0.57ns)   --->   "%icmp_ln64_147 = icmp_eq  i3 %tmp_121, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3854 'icmp' 'icmp_ln64_147' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3855 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_69, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3855 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3856 [1/1] (0.70ns)   --->   "%icmp_ln64_148 = icmp_eq  i4 %tmp_123, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3856 'icmp' 'icmp_ln64_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3857 [1/1] (0.70ns)   --->   "%icmp_ln64_149 = icmp_eq  i4 %tmp_123, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3857 'icmp' 'icmp_ln64_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_240)   --->   "%select_ln64_140 = select i1 %and_ln64_237, i1 %icmp_ln64_148, i1 %icmp_ln64_149" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3858 'select' 'select_ln64_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_241)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_69, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3859 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_241)   --->   "%xor_ln64_812 = xor i1 %tmp_548, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3860 'xor' 'xor_ln64_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3861 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_241)   --->   "%and_ln64_238 = and i1 %icmp_ln64_147, i1 %xor_ln64_812" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3861 'and' 'and_ln64_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_241)   --->   "%select_ln64_141 = select i1 %and_ln64_237, i1 %and_ln64_238, i1 %icmp_ln64_148" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3862 'select' 'select_ln64_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_110)   --->   "%and_ln64_239 = and i1 %and_ln64_237, i1 %icmp_ln64_148" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3863 'and' 'and_ln64_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_240)   --->   "%xor_ln64_141 = xor i1 %select_ln64_140, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3864 'xor' 'xor_ln64_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_240)   --->   "%or_ln64_109 = or i1 %tmp_545, i1 %xor_ln64_141" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3865 'or' 'or_ln64_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_240)   --->   "%xor_ln64_142 = xor i1 %tmp_533, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3866 'xor' 'xor_ln64_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3867 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_240 = and i1 %or_ln64_109, i1 %xor_ln64_142" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3867 'and' 'and_ln64_240' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3868 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_241 = and i1 %tmp_545, i1 %select_ln64_141" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3868 'and' 'and_ln64_241' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3869 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_110)   --->   "%or_ln64_632 = or i1 %and_ln64_239, i1 %and_ln64_241" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3869 'or' 'or_ln64_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_110)   --->   "%xor_ln64_143 = xor i1 %or_ln64_632, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3870 'xor' 'xor_ln64_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_110)   --->   "%and_ln64_242 = and i1 %tmp_533, i1 %xor_ln64_143" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3871 'and' 'and_ln64_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3872 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_110 = or i1 %and_ln64_240, i1 %and_ln64_242" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3872 'or' 'or_ln64_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3873 [1/1] (0.00ns)   --->   "%sext_ln64_66 = sext i16 %input_39_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3873 'sext' 'sext_ln64_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3874 [1/1] (1.94ns)   --->   "%mul_ln64_39 = mul i32 %sext_ln64_66, i32 %sext_ln64_66" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3874 'mul' 'mul_ln64_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_71)   --->   "%select_ln64_142 = select i1 %and_ln64_240, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3875 'select' 'select_ln64_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_71)   --->   "%select_ln64_143 = select i1 %or_ln64_110, i16 %select_ln64_142, i16 %sum_446" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3876 'select' 'select_ln64_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_71)   --->   "%shl_ln64_32 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_143, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3877 'bitconcatenate' 'shl_ln64_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_71)   --->   "%sext_ln64_67 = sext i28 %shl_ln64_32" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3878 'sext' 'sext_ln64_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3879 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_71 = add i32 %sext_ln64_67, i32 %mul_ln64_39" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3879 'add' 'add_ln64_71' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3880 [1/1] (0.00ns)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_71, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3880 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%sum_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_71, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3881 'partselect' 'sum_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_71, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3882 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_71, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3883 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3884 [1/1] (0.00ns)   --->   "%trunc_ln64_45 = trunc i32 %mul_ln64_39" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3884 'trunc' 'trunc_ln64_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3885 [1/1] (0.73ns)   --->   "%icmp_ln64_150 = icmp_ne  i11 %trunc_ln64_45, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3885 'icmp' 'icmp_ln64_150' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_244)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_71, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3886 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3887 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%or_ln64_111 = or i1 %tmp_550, i1 %icmp_ln64_150" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3887 'or' 'or_ln64_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3888 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%and_ln64_243 = and i1 %or_ln64_111, i1 %tmp_551" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3888 'and' 'and_ln64_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%zext_ln64_39 = zext i1 %and_ln64_243" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3889 'zext' 'zext_ln64_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3890 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_447 = add i16 %sum_45, i16 %zext_ln64_39" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3890 'add' 'sum_447' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3891 [1/1] (0.00ns)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_447, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3891 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_244)   --->   "%xor_ln64_144 = xor i1 %tmp_556, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3892 'xor' 'xor_ln64_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3893 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_244 = and i1 %tmp_553, i1 %xor_ln64_144" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3893 'and' 'and_ln64_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3894 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_71, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3894 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3895 [1/1] (0.57ns)   --->   "%icmp_ln64_151 = icmp_eq  i3 %tmp_124, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3895 'icmp' 'icmp_ln64_151' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3896 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_71, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3896 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3897 [1/1] (0.70ns)   --->   "%icmp_ln64_152 = icmp_eq  i4 %tmp_126, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3897 'icmp' 'icmp_ln64_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3898 [1/1] (0.70ns)   --->   "%icmp_ln64_153 = icmp_eq  i4 %tmp_126, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3898 'icmp' 'icmp_ln64_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_247)   --->   "%select_ln64_144 = select i1 %and_ln64_244, i1 %icmp_ln64_152, i1 %icmp_ln64_153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3899 'select' 'select_ln64_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_248)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_71, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3900 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3901 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_248)   --->   "%xor_ln64_813 = xor i1 %tmp_559, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3901 'xor' 'xor_ln64_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3902 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_248)   --->   "%and_ln64_245 = and i1 %icmp_ln64_151, i1 %xor_ln64_813" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3902 'and' 'and_ln64_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3903 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_248)   --->   "%select_ln64_145 = select i1 %and_ln64_244, i1 %and_ln64_245, i1 %icmp_ln64_152" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3903 'select' 'select_ln64_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3904 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_113)   --->   "%and_ln64_246 = and i1 %and_ln64_244, i1 %icmp_ln64_152" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3904 'and' 'and_ln64_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_247)   --->   "%xor_ln64_145 = xor i1 %select_ln64_144, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3905 'xor' 'xor_ln64_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_247)   --->   "%or_ln64_112 = or i1 %tmp_556, i1 %xor_ln64_145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3906 'or' 'or_ln64_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_247)   --->   "%xor_ln64_146 = xor i1 %tmp_549, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3907 'xor' 'xor_ln64_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3908 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_247 = and i1 %or_ln64_112, i1 %xor_ln64_146" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3908 'and' 'and_ln64_247' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3909 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_248 = and i1 %tmp_556, i1 %select_ln64_145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3909 'and' 'and_ln64_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_113)   --->   "%or_ln64_633 = or i1 %and_ln64_246, i1 %and_ln64_248" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3910 'or' 'or_ln64_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_113)   --->   "%xor_ln64_147 = xor i1 %or_ln64_633, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3911 'xor' 'xor_ln64_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_113)   --->   "%and_ln64_249 = and i1 %tmp_549, i1 %xor_ln64_147" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3912 'and' 'and_ln64_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3913 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_113 = or i1 %and_ln64_247, i1 %and_ln64_249" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3913 'or' 'or_ln64_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln64_68 = sext i16 %input_40_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3914 'sext' 'sext_ln64_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3915 [1/1] (1.94ns)   --->   "%mul_ln64_40 = mul i32 %sext_ln64_68, i32 %sext_ln64_68" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3915 'mul' 'mul_ln64_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3916 [1/1] (0.00ns)   --->   "%trunc_ln64_46 = trunc i32 %mul_ln64_40" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3916 'trunc' 'trunc_ln64_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3917 [1/1] (0.73ns)   --->   "%icmp_ln64_154 = icmp_ne  i11 %trunc_ln64_46, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3917 'icmp' 'icmp_ln64_154' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_82)   --->   "%select_ln64_164 = select i1 %and_ln64_277, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3918 'select' 'select_ln64_164' <Predicate = (or_ln64_127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_82)   --->   "%select_ln64_165 = select i1 %or_ln64_127, i16 %select_ln64_164, i16 %sum_451" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3919 'select' 'select_ln64_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_82)   --->   "%shl_ln64_37 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_165, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3920 'bitconcatenate' 'shl_ln64_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_82)   --->   "%sext_ln64_77 = sext i28 %shl_ln64_37" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3921 'sext' 'sext_ln64_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3922 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_82 = add i32 %sext_ln64_77, i32 %mul_ln64_45" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3922 'add' 'add_ln64_82' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3923 [1/1] (0.00ns)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_82, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3923 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3924 [1/1] (0.00ns) (grouped into LUT with out node sum_452)   --->   "%sum_51 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_82, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3924 'partselect' 'sum_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node sum_452)   --->   "%tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_82, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3925 'bitselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node sum_452)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_82, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3926 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_281)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_82, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3927 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node sum_452)   --->   "%or_ln64_128 = or i1 %tmp_637, i1 %icmp_ln64_173" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3928 'or' 'or_ln64_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node sum_452)   --->   "%and_ln64_280 = and i1 %or_ln64_128, i1 %tmp_640" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3929 'and' 'and_ln64_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node sum_452)   --->   "%zext_ln64_45 = zext i1 %and_ln64_280" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3930 'zext' 'zext_ln64_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3931 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_452 = add i16 %sum_51, i16 %zext_ln64_45" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3931 'add' 'sum_452' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3932 [1/1] (0.00ns)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_452, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3932 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_281)   --->   "%xor_ln64_166 = xor i1 %tmp_642, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3933 'xor' 'xor_ln64_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3934 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_281 = and i1 %tmp_641, i1 %xor_ln64_166" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3934 'and' 'and_ln64_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3935 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_82, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3935 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3936 [1/1] (0.57ns)   --->   "%icmp_ln64_174 = icmp_eq  i3 %tmp_144, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3936 'icmp' 'icmp_ln64_174' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3937 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_82, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3937 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3938 [1/1] (0.70ns)   --->   "%icmp_ln64_175 = icmp_eq  i4 %tmp_146, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3938 'icmp' 'icmp_ln64_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3939 [1/1] (0.70ns)   --->   "%icmp_ln64_176 = icmp_eq  i4 %tmp_146, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3939 'icmp' 'icmp_ln64_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_284)   --->   "%select_ln64_166 = select i1 %and_ln64_281, i1 %icmp_ln64_175, i1 %icmp_ln64_176" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3940 'select' 'select_ln64_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_285)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_82, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3941 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_285)   --->   "%xor_ln64_818 = xor i1 %tmp_643, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3942 'xor' 'xor_ln64_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_285)   --->   "%and_ln64_282 = and i1 %icmp_ln64_174, i1 %xor_ln64_818" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3943 'and' 'and_ln64_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_285)   --->   "%select_ln64_167 = select i1 %and_ln64_281, i1 %and_ln64_282, i1 %icmp_ln64_175" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3944 'select' 'select_ln64_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_130)   --->   "%and_ln64_283 = and i1 %and_ln64_281, i1 %icmp_ln64_175" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3945 'and' 'and_ln64_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_284)   --->   "%xor_ln64_167 = xor i1 %select_ln64_166, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3946 'xor' 'xor_ln64_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_284)   --->   "%or_ln64_129 = or i1 %tmp_642, i1 %xor_ln64_167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3947 'or' 'or_ln64_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_284)   --->   "%xor_ln64_168 = xor i1 %tmp_634, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3948 'xor' 'xor_ln64_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3949 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_284 = and i1 %or_ln64_129, i1 %xor_ln64_168" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3949 'and' 'and_ln64_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3950 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_285 = and i1 %tmp_642, i1 %select_ln64_167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3950 'and' 'and_ln64_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_130)   --->   "%or_ln64_638 = or i1 %and_ln64_283, i1 %and_ln64_285" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3951 'or' 'or_ln64_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_130)   --->   "%xor_ln64_169 = xor i1 %or_ln64_638, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3952 'xor' 'xor_ln64_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_130)   --->   "%and_ln64_286 = and i1 %tmp_634, i1 %xor_ln64_169" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3953 'and' 'and_ln64_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3954 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_130 = or i1 %and_ln64_284, i1 %and_ln64_286" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3954 'or' 'or_ln64_130' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln64_78 = sext i16 %input_46_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3955 'sext' 'sext_ln64_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3956 [1/1] (1.94ns)   --->   "%mul_ln64_46 = mul i32 %sext_ln64_78, i32 %sext_ln64_78" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3956 'mul' 'mul_ln64_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_84)   --->   "%select_ln64_168 = select i1 %and_ln64_284, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3957 'select' 'select_ln64_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_84)   --->   "%select_ln64_169 = select i1 %or_ln64_130, i16 %select_ln64_168, i16 %sum_452" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3958 'select' 'select_ln64_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_84)   --->   "%shl_ln64_38 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_169, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3959 'bitconcatenate' 'shl_ln64_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_84)   --->   "%sext_ln64_79 = sext i28 %shl_ln64_38" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3960 'sext' 'sext_ln64_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3961 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_84 = add i32 %sext_ln64_79, i32 %mul_ln64_46" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3961 'add' 'add_ln64_84' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3962 [1/1] (0.00ns)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_84, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3962 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%sum_52 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_84, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3963 'partselect' 'sum_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_84, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 3964 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_84, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3965 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3966 [1/1] (0.00ns)   --->   "%trunc_ln64_53 = trunc i32 %mul_ln64_46" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3966 'trunc' 'trunc_ln64_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3967 [1/1] (0.73ns)   --->   "%icmp_ln64_177 = icmp_ne  i11 %trunc_ln64_53, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3967 'icmp' 'icmp_ln64_177' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_288)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_84, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3968 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%or_ln64_131 = or i1 %tmp_648, i1 %icmp_ln64_177" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3969 'or' 'or_ln64_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%and_ln64_287 = and i1 %or_ln64_131, i1 %tmp_651" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3970 'and' 'and_ln64_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3971 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%zext_ln64_46 = zext i1 %and_ln64_287" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3971 'zext' 'zext_ln64_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3972 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_453 = add i16 %sum_52, i16 %zext_ln64_46" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3972 'add' 'sum_453' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3973 [1/1] (0.00ns)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_453, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3973 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_288)   --->   "%xor_ln64_170 = xor i1 %tmp_657, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3974 'xor' 'xor_ln64_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3975 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_288 = and i1 %tmp_654, i1 %xor_ln64_170" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3975 'and' 'and_ln64_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3976 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_84, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3976 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3977 [1/1] (0.57ns)   --->   "%icmp_ln64_178 = icmp_eq  i3 %tmp_147, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3977 'icmp' 'icmp_ln64_178' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3978 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_84, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3978 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3979 [1/1] (0.70ns)   --->   "%icmp_ln64_179 = icmp_eq  i4 %tmp_149, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3979 'icmp' 'icmp_ln64_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3980 [1/1] (0.70ns)   --->   "%icmp_ln64_180 = icmp_eq  i4 %tmp_149, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3980 'icmp' 'icmp_ln64_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_291)   --->   "%select_ln64_170 = select i1 %and_ln64_288, i1 %icmp_ln64_179, i1 %icmp_ln64_180" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3981 'select' 'select_ln64_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_292)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_84, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3982 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_292)   --->   "%xor_ln64_819 = xor i1 %tmp_660, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3983 'xor' 'xor_ln64_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_292)   --->   "%and_ln64_289 = and i1 %icmp_ln64_178, i1 %xor_ln64_819" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3984 'and' 'and_ln64_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_292)   --->   "%select_ln64_171 = select i1 %and_ln64_288, i1 %and_ln64_289, i1 %icmp_ln64_179" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3985 'select' 'select_ln64_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_133)   --->   "%and_ln64_290 = and i1 %and_ln64_288, i1 %icmp_ln64_179" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3986 'and' 'and_ln64_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_291)   --->   "%xor_ln64_171 = xor i1 %select_ln64_170, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3987 'xor' 'xor_ln64_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_291)   --->   "%or_ln64_132 = or i1 %tmp_657, i1 %xor_ln64_171" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3988 'or' 'or_ln64_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_291)   --->   "%xor_ln64_172 = xor i1 %tmp_645, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3989 'xor' 'xor_ln64_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3990 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_291 = and i1 %or_ln64_132, i1 %xor_ln64_172" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3990 'and' 'and_ln64_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3991 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_292 = and i1 %tmp_657, i1 %select_ln64_171" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3991 'and' 'and_ln64_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_133)   --->   "%or_ln64_639 = or i1 %and_ln64_290, i1 %and_ln64_292" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3992 'or' 'or_ln64_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3993 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_133)   --->   "%xor_ln64_173 = xor i1 %or_ln64_639, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3993 'xor' 'xor_ln64_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3994 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_133)   --->   "%and_ln64_293 = and i1 %tmp_645, i1 %xor_ln64_173" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3994 'and' 'and_ln64_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3995 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_133 = or i1 %and_ln64_291, i1 %and_ln64_293" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3995 'or' 'or_ln64_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3996 [1/1] (0.00ns)   --->   "%sext_ln64_80 = sext i16 %input_47_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3996 'sext' 'sext_ln64_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3997 [1/1] (1.94ns)   --->   "%mul_ln64_47 = mul i32 %sext_ln64_80, i32 %sext_ln64_80" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3997 'mul' 'mul_ln64_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3998 [1/1] (0.00ns)   --->   "%trunc_ln64_54 = trunc i32 %mul_ln64_47" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3998 'trunc' 'trunc_ln64_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3999 [1/1] (0.73ns)   --->   "%icmp_ln64_181 = icmp_ne  i11 %trunc_ln64_54, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 3999 'icmp' 'icmp_ln64_181' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_95)   --->   "%select_ln64_190 = select i1 %and_ln64_321, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4000 'select' 'select_ln64_190' <Predicate = (or_ln64_147)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_95)   --->   "%select_ln64_191 = select i1 %or_ln64_147, i16 %select_ln64_190, i16 %sum_457" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4001 'select' 'select_ln64_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_95)   --->   "%shl_ln64_43 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_191, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4002 'bitconcatenate' 'shl_ln64_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_95)   --->   "%sext_ln64_89 = sext i28 %shl_ln64_43" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4003 'sext' 'sext_ln64_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4004 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_95 = add i32 %sext_ln64_89, i32 %mul_ln64_52" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4004 'add' 'add_ln64_95' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4005 [1/1] (0.00ns)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_95, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4005 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node sum_458)   --->   "%sum_58 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_95, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4006 'partselect' 'sum_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node sum_458)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_95, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4007 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node sum_458)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_95, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4008 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_325)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_95, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4009 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node sum_458)   --->   "%or_ln64_148 = or i1 %tmp_708, i1 %icmp_ln64_200" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4010 'or' 'or_ln64_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node sum_458)   --->   "%and_ln64_324 = and i1 %or_ln64_148, i1 %tmp_709" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4011 'and' 'and_ln64_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node sum_458)   --->   "%zext_ln64_52 = zext i1 %and_ln64_324" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4012 'zext' 'zext_ln64_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4013 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_458 = add i16 %sum_58, i16 %zext_ln64_52" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4013 'add' 'sum_458' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4014 [1/1] (0.00ns)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_458, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4014 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_325)   --->   "%xor_ln64_192 = xor i1 %tmp_711, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4015 'xor' 'xor_ln64_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4016 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_325 = and i1 %tmp_710, i1 %xor_ln64_192" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4016 'and' 'and_ln64_325' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4017 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_95, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4017 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4018 [1/1] (0.57ns)   --->   "%icmp_ln64_201 = icmp_eq  i3 %tmp_167, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4018 'icmp' 'icmp_ln64_201' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4019 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_95, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4019 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4020 [1/1] (0.70ns)   --->   "%icmp_ln64_202 = icmp_eq  i4 %tmp_169, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4020 'icmp' 'icmp_ln64_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4021 [1/1] (0.70ns)   --->   "%icmp_ln64_203 = icmp_eq  i4 %tmp_169, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4021 'icmp' 'icmp_ln64_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_328)   --->   "%select_ln64_192 = select i1 %and_ln64_325, i1 %icmp_ln64_202, i1 %icmp_ln64_203" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4022 'select' 'select_ln64_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_329)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_95, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4023 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_329)   --->   "%xor_ln64_824 = xor i1 %tmp_712, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4024 'xor' 'xor_ln64_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_329)   --->   "%and_ln64_326 = and i1 %icmp_ln64_201, i1 %xor_ln64_824" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4025 'and' 'and_ln64_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_329)   --->   "%select_ln64_193 = select i1 %and_ln64_325, i1 %and_ln64_326, i1 %icmp_ln64_202" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4026 'select' 'select_ln64_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_150)   --->   "%and_ln64_327 = and i1 %and_ln64_325, i1 %icmp_ln64_202" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4027 'and' 'and_ln64_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_328)   --->   "%xor_ln64_193 = xor i1 %select_ln64_192, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4028 'xor' 'xor_ln64_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_328)   --->   "%or_ln64_149 = or i1 %tmp_711, i1 %xor_ln64_193" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4029 'or' 'or_ln64_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_328)   --->   "%xor_ln64_194 = xor i1 %tmp_707, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4030 'xor' 'xor_ln64_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4031 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_328 = and i1 %or_ln64_149, i1 %xor_ln64_194" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4031 'and' 'and_ln64_328' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4032 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_329 = and i1 %tmp_711, i1 %select_ln64_193" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4032 'and' 'and_ln64_329' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_150)   --->   "%or_ln64_644 = or i1 %and_ln64_327, i1 %and_ln64_329" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4033 'or' 'or_ln64_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_150)   --->   "%xor_ln64_195 = xor i1 %or_ln64_644, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4034 'xor' 'xor_ln64_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4035 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_150)   --->   "%and_ln64_330 = and i1 %tmp_707, i1 %xor_ln64_195" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4035 'and' 'and_ln64_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4036 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_150 = or i1 %and_ln64_328, i1 %and_ln64_330" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4036 'or' 'or_ln64_150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln64_90 = sext i16 %input_53_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4037 'sext' 'sext_ln64_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4038 [1/1] (1.94ns)   --->   "%mul_ln64_53 = mul i32 %sext_ln64_90, i32 %sext_ln64_90" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4038 'mul' 'mul_ln64_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_97)   --->   "%select_ln64_194 = select i1 %and_ln64_328, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4039 'select' 'select_ln64_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_97)   --->   "%select_ln64_195 = select i1 %or_ln64_150, i16 %select_ln64_194, i16 %sum_458" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4040 'select' 'select_ln64_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_97)   --->   "%shl_ln64_44 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_195, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4041 'bitconcatenate' 'shl_ln64_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_97)   --->   "%sext_ln64_91 = sext i28 %shl_ln64_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4042 'sext' 'sext_ln64_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4043 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_97 = add i32 %sext_ln64_91, i32 %mul_ln64_53" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4043 'add' 'add_ln64_97' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4044 [1/1] (0.00ns)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_97, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4044 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%sum_59 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_97, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4045 'partselect' 'sum_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_97, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4046 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_97, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4047 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4048 [1/1] (0.00ns)   --->   "%trunc_ln64_61 = trunc i32 %mul_ln64_53" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4048 'trunc' 'trunc_ln64_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4049 [1/1] (0.73ns)   --->   "%icmp_ln64_204 = icmp_ne  i11 %trunc_ln64_61, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4049 'icmp' 'icmp_ln64_204' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_332)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_97, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4050 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%or_ln64_151 = or i1 %tmp_714, i1 %icmp_ln64_204" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4051 'or' 'or_ln64_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%and_ln64_331 = and i1 %or_ln64_151, i1 %tmp_715" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4052 'and' 'and_ln64_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%zext_ln64_53 = zext i1 %and_ln64_331" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4053 'zext' 'zext_ln64_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4054 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_459 = add i16 %sum_59, i16 %zext_ln64_53" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4054 'add' 'sum_459' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4055 [1/1] (0.00ns)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_459, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4055 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_332)   --->   "%xor_ln64_196 = xor i1 %tmp_717, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4056 'xor' 'xor_ln64_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4057 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_332 = and i1 %tmp_716, i1 %xor_ln64_196" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4057 'and' 'and_ln64_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4058 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_97, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4058 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4059 [1/1] (0.57ns)   --->   "%icmp_ln64_205 = icmp_eq  i3 %tmp_170, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4059 'icmp' 'icmp_ln64_205' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4060 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_97, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4060 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4061 [1/1] (0.70ns)   --->   "%icmp_ln64_206 = icmp_eq  i4 %tmp_172, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4061 'icmp' 'icmp_ln64_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4062 [1/1] (0.70ns)   --->   "%icmp_ln64_207 = icmp_eq  i4 %tmp_172, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4062 'icmp' 'icmp_ln64_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_335)   --->   "%select_ln64_196 = select i1 %and_ln64_332, i1 %icmp_ln64_206, i1 %icmp_ln64_207" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4063 'select' 'select_ln64_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_336)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_97, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4064 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_336)   --->   "%xor_ln64_825 = xor i1 %tmp_718, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4065 'xor' 'xor_ln64_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_336)   --->   "%and_ln64_333 = and i1 %icmp_ln64_205, i1 %xor_ln64_825" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4066 'and' 'and_ln64_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_336)   --->   "%select_ln64_197 = select i1 %and_ln64_332, i1 %and_ln64_333, i1 %icmp_ln64_206" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4067 'select' 'select_ln64_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_153)   --->   "%and_ln64_334 = and i1 %and_ln64_332, i1 %icmp_ln64_206" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4068 'and' 'and_ln64_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_335)   --->   "%xor_ln64_197 = xor i1 %select_ln64_196, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4069 'xor' 'xor_ln64_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_335)   --->   "%or_ln64_152 = or i1 %tmp_717, i1 %xor_ln64_197" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4070 'or' 'or_ln64_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_335)   --->   "%xor_ln64_198 = xor i1 %tmp_713, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4071 'xor' 'xor_ln64_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4072 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_335 = and i1 %or_ln64_152, i1 %xor_ln64_198" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4072 'and' 'and_ln64_335' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4073 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_336 = and i1 %tmp_717, i1 %select_ln64_197" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4073 'and' 'and_ln64_336' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_153)   --->   "%or_ln64_645 = or i1 %and_ln64_334, i1 %and_ln64_336" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4074 'or' 'or_ln64_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_153)   --->   "%xor_ln64_199 = xor i1 %or_ln64_645, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4075 'xor' 'xor_ln64_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_153)   --->   "%and_ln64_337 = and i1 %tmp_713, i1 %xor_ln64_199" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4076 'and' 'and_ln64_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4077 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_153 = or i1 %and_ln64_335, i1 %and_ln64_337" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4077 'or' 'or_ln64_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4078 [1/1] (0.00ns)   --->   "%sext_ln64_92 = sext i16 %input_54_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4078 'sext' 'sext_ln64_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4079 [1/1] (1.94ns)   --->   "%mul_ln64_54 = mul i32 %sext_ln64_92, i32 %sext_ln64_92" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4079 'mul' 'mul_ln64_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4080 [1/1] (0.00ns)   --->   "%trunc_ln64_62 = trunc i32 %mul_ln64_54" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4080 'trunc' 'trunc_ln64_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4081 [1/1] (0.73ns)   --->   "%icmp_ln64_208 = icmp_ne  i11 %trunc_ln64_62, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4081 'icmp' 'icmp_ln64_208' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_108)   --->   "%select_ln64_216 = select i1 %and_ln64_365, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4082 'select' 'select_ln64_216' <Predicate = (or_ln64_167)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_108)   --->   "%select_ln64_217 = select i1 %or_ln64_167, i16 %select_ln64_216, i16 %sum_463" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4083 'select' 'select_ln64_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_108)   --->   "%shl_ln64_49 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_217, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4084 'bitconcatenate' 'shl_ln64_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_108)   --->   "%sext_ln64_101 = sext i28 %shl_ln64_49" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4085 'sext' 'sext_ln64_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4086 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_108 = add i32 %sext_ln64_101, i32 %mul_ln64_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4086 'add' 'add_ln64_108' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4087 [1/1] (0.00ns)   --->   "%tmp_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_108, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4087 'bitselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node sum_464)   --->   "%sum_65 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_108, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4088 'partselect' 'sum_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node sum_464)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_108, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4089 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node sum_464)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_108, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4090 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_369)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_108, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4091 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node sum_464)   --->   "%or_ln64_168 = or i1 %tmp_751, i1 %icmp_ln64_227" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4092 'or' 'or_ln64_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node sum_464)   --->   "%and_ln64_368 = and i1 %or_ln64_168, i1 %tmp_752" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4093 'and' 'and_ln64_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node sum_464)   --->   "%zext_ln64_59 = zext i1 %and_ln64_368" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4094 'zext' 'zext_ln64_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4095 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_464 = add i16 %sum_65, i16 %zext_ln64_59" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4095 'add' 'sum_464' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4096 [1/1] (0.00ns)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_464, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4096 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_369)   --->   "%xor_ln64_218 = xor i1 %tmp_754, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4097 'xor' 'xor_ln64_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4098 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_369 = and i1 %tmp_753, i1 %xor_ln64_218" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4098 'and' 'and_ln64_369' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4099 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_108, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4099 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4100 [1/1] (0.57ns)   --->   "%icmp_ln64_228 = icmp_eq  i3 %tmp_190, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4100 'icmp' 'icmp_ln64_228' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4101 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_108, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4101 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4102 [1/1] (0.70ns)   --->   "%icmp_ln64_229 = icmp_eq  i4 %tmp_192, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4102 'icmp' 'icmp_ln64_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4103 [1/1] (0.70ns)   --->   "%icmp_ln64_230 = icmp_eq  i4 %tmp_192, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4103 'icmp' 'icmp_ln64_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_372)   --->   "%select_ln64_218 = select i1 %and_ln64_369, i1 %icmp_ln64_229, i1 %icmp_ln64_230" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4104 'select' 'select_ln64_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_373)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_108, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4105 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_373)   --->   "%xor_ln64_830 = xor i1 %tmp_755, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4106 'xor' 'xor_ln64_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_373)   --->   "%and_ln64_370 = and i1 %icmp_ln64_228, i1 %xor_ln64_830" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4107 'and' 'and_ln64_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_373)   --->   "%select_ln64_219 = select i1 %and_ln64_369, i1 %and_ln64_370, i1 %icmp_ln64_229" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4108 'select' 'select_ln64_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_170)   --->   "%and_ln64_371 = and i1 %and_ln64_369, i1 %icmp_ln64_229" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4109 'and' 'and_ln64_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_372)   --->   "%xor_ln64_219 = xor i1 %select_ln64_218, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4110 'xor' 'xor_ln64_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_372)   --->   "%or_ln64_169 = or i1 %tmp_754, i1 %xor_ln64_219" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4111 'or' 'or_ln64_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_372)   --->   "%xor_ln64_220 = xor i1 %tmp_750, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4112 'xor' 'xor_ln64_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4113 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_372 = and i1 %or_ln64_169, i1 %xor_ln64_220" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4113 'and' 'and_ln64_372' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4114 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_373 = and i1 %tmp_754, i1 %select_ln64_219" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4114 'and' 'and_ln64_373' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_170)   --->   "%or_ln64_650 = or i1 %and_ln64_371, i1 %and_ln64_373" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4115 'or' 'or_ln64_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4116 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_170)   --->   "%xor_ln64_221 = xor i1 %or_ln64_650, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4116 'xor' 'xor_ln64_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_170)   --->   "%and_ln64_374 = and i1 %tmp_750, i1 %xor_ln64_221" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4117 'and' 'and_ln64_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4118 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_170 = or i1 %and_ln64_372, i1 %and_ln64_374" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4118 'or' 'or_ln64_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln64_102 = sext i16 %input_60_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4119 'sext' 'sext_ln64_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4120 [1/1] (1.94ns)   --->   "%mul_ln64_60 = mul i32 %sext_ln64_102, i32 %sext_ln64_102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4120 'mul' 'mul_ln64_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_110)   --->   "%select_ln64_220 = select i1 %and_ln64_372, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4121 'select' 'select_ln64_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_110)   --->   "%select_ln64_221 = select i1 %or_ln64_170, i16 %select_ln64_220, i16 %sum_464" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4122 'select' 'select_ln64_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_110)   --->   "%shl_ln64_50 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_221, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4123 'bitconcatenate' 'shl_ln64_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_110)   --->   "%sext_ln64_103 = sext i28 %shl_ln64_50" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4124 'sext' 'sext_ln64_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4125 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_110 = add i32 %sext_ln64_103, i32 %mul_ln64_60" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4125 'add' 'add_ln64_110' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4126 [1/1] (0.00ns)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_110, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4126 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%sum_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_110, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4127 'partselect' 'sum_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_110, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4128 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_110, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4129 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4130 [1/1] (0.00ns)   --->   "%trunc_ln64_69 = trunc i32 %mul_ln64_60" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4130 'trunc' 'trunc_ln64_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4131 [1/1] (0.73ns)   --->   "%icmp_ln64_231 = icmp_ne  i11 %trunc_ln64_69, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4131 'icmp' 'icmp_ln64_231' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_376)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_110, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4132 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%or_ln64_171 = or i1 %tmp_757, i1 %icmp_ln64_231" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4133 'or' 'or_ln64_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4134 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%and_ln64_375 = and i1 %or_ln64_171, i1 %tmp_758" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4134 'and' 'and_ln64_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%zext_ln64_60 = zext i1 %and_ln64_375" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4135 'zext' 'zext_ln64_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4136 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_465 = add i16 %sum_66, i16 %zext_ln64_60" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4136 'add' 'sum_465' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4137 [1/1] (0.00ns)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_465, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4137 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_376)   --->   "%xor_ln64_222 = xor i1 %tmp_760, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4138 'xor' 'xor_ln64_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4139 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_376 = and i1 %tmp_759, i1 %xor_ln64_222" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4139 'and' 'and_ln64_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4140 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_110, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4140 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4141 [1/1] (0.57ns)   --->   "%icmp_ln64_232 = icmp_eq  i3 %tmp_193, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4141 'icmp' 'icmp_ln64_232' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4142 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_110, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4142 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4143 [1/1] (0.70ns)   --->   "%icmp_ln64_233 = icmp_eq  i4 %tmp_195, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4143 'icmp' 'icmp_ln64_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4144 [1/1] (0.70ns)   --->   "%icmp_ln64_234 = icmp_eq  i4 %tmp_195, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4144 'icmp' 'icmp_ln64_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_379)   --->   "%select_ln64_222 = select i1 %and_ln64_376, i1 %icmp_ln64_233, i1 %icmp_ln64_234" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4145 'select' 'select_ln64_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_380)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_110, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4146 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_380)   --->   "%xor_ln64_831 = xor i1 %tmp_761, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4147 'xor' 'xor_ln64_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_380)   --->   "%and_ln64_377 = and i1 %icmp_ln64_232, i1 %xor_ln64_831" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4148 'and' 'and_ln64_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_380)   --->   "%select_ln64_223 = select i1 %and_ln64_376, i1 %and_ln64_377, i1 %icmp_ln64_233" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4149 'select' 'select_ln64_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_173)   --->   "%and_ln64_378 = and i1 %and_ln64_376, i1 %icmp_ln64_233" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4150 'and' 'and_ln64_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_379)   --->   "%xor_ln64_223 = xor i1 %select_ln64_222, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4151 'xor' 'xor_ln64_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_379)   --->   "%or_ln64_172 = or i1 %tmp_760, i1 %xor_ln64_223" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4152 'or' 'or_ln64_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_379)   --->   "%xor_ln64_224 = xor i1 %tmp_756, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4153 'xor' 'xor_ln64_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4154 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_379 = and i1 %or_ln64_172, i1 %xor_ln64_224" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4154 'and' 'and_ln64_379' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4155 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_380 = and i1 %tmp_760, i1 %select_ln64_223" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4155 'and' 'and_ln64_380' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_173)   --->   "%or_ln64_651 = or i1 %and_ln64_378, i1 %and_ln64_380" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4156 'or' 'or_ln64_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_173)   --->   "%xor_ln64_225 = xor i1 %or_ln64_651, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4157 'xor' 'xor_ln64_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_173)   --->   "%and_ln64_381 = and i1 %tmp_756, i1 %xor_ln64_225" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4158 'and' 'and_ln64_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4159 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_173 = or i1 %and_ln64_379, i1 %and_ln64_381" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4159 'or' 'or_ln64_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4160 [1/1] (0.00ns)   --->   "%sext_ln64_104 = sext i16 %input_61_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4160 'sext' 'sext_ln64_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4161 [1/1] (1.94ns)   --->   "%mul_ln64_61 = mul i32 %sext_ln64_104, i32 %sext_ln64_104" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4161 'mul' 'mul_ln64_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4162 [1/1] (0.00ns)   --->   "%trunc_ln64_70 = trunc i32 %mul_ln64_61" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4162 'trunc' 'trunc_ln64_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4163 [1/1] (0.73ns)   --->   "%icmp_ln64_235 = icmp_ne  i11 %trunc_ln64_70, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4163 'icmp' 'icmp_ln64_235' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4164 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_121)   --->   "%select_ln64_242 = select i1 %and_ln64_409, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4164 'select' 'select_ln64_242' <Predicate = (or_ln64_187)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_121)   --->   "%select_ln64_243 = select i1 %or_ln64_187, i16 %select_ln64_242, i16 %sum_469" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4165 'select' 'select_ln64_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_121)   --->   "%shl_ln64_55 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_243, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4166 'bitconcatenate' 'shl_ln64_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_121)   --->   "%sext_ln64_113 = sext i28 %shl_ln64_55" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4167 'sext' 'sext_ln64_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4168 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_121 = add i32 %sext_ln64_113, i32 %mul_ln64_66" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4168 'add' 'add_ln64_121' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4169 [1/1] (0.00ns)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_121, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4169 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node sum_470)   --->   "%sum_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_121, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4170 'partselect' 'sum_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node sum_470)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_121, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4171 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4172 [1/1] (0.00ns) (grouped into LUT with out node sum_470)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_121, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4172 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4173 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_413)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_121, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4173 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4174 [1/1] (0.00ns) (grouped into LUT with out node sum_470)   --->   "%or_ln64_188 = or i1 %tmp_794, i1 %icmp_ln64_254" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4174 'or' 'or_ln64_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node sum_470)   --->   "%and_ln64_412 = and i1 %or_ln64_188, i1 %tmp_795" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4175 'and' 'and_ln64_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node sum_470)   --->   "%zext_ln64_66 = zext i1 %and_ln64_412" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4176 'zext' 'zext_ln64_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4177 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_470 = add i16 %sum_72, i16 %zext_ln64_66" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4177 'add' 'sum_470' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4178 [1/1] (0.00ns)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_470, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4178 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_413)   --->   "%xor_ln64_244 = xor i1 %tmp_797, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4179 'xor' 'xor_ln64_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_413 = and i1 %tmp_796, i1 %xor_ln64_244" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4180 'and' 'and_ln64_413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4181 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_121, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4181 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4182 [1/1] (0.57ns)   --->   "%icmp_ln64_255 = icmp_eq  i3 %tmp_213, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4182 'icmp' 'icmp_ln64_255' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4183 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_121, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4183 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4184 [1/1] (0.70ns)   --->   "%icmp_ln64_256 = icmp_eq  i4 %tmp_215, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4184 'icmp' 'icmp_ln64_256' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4185 [1/1] (0.70ns)   --->   "%icmp_ln64_257 = icmp_eq  i4 %tmp_215, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4185 'icmp' 'icmp_ln64_257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_416)   --->   "%select_ln64_244 = select i1 %and_ln64_413, i1 %icmp_ln64_256, i1 %icmp_ln64_257" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4186 'select' 'select_ln64_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_417)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_121, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4187 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_417)   --->   "%xor_ln64_836 = xor i1 %tmp_798, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4188 'xor' 'xor_ln64_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_417)   --->   "%and_ln64_414 = and i1 %icmp_ln64_255, i1 %xor_ln64_836" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4189 'and' 'and_ln64_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_417)   --->   "%select_ln64_245 = select i1 %and_ln64_413, i1 %and_ln64_414, i1 %icmp_ln64_256" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4190 'select' 'select_ln64_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_190)   --->   "%and_ln64_415 = and i1 %and_ln64_413, i1 %icmp_ln64_256" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4191 'and' 'and_ln64_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_416)   --->   "%xor_ln64_245 = xor i1 %select_ln64_244, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4192 'xor' 'xor_ln64_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4193 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_416)   --->   "%or_ln64_189 = or i1 %tmp_797, i1 %xor_ln64_245" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4193 'or' 'or_ln64_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_416)   --->   "%xor_ln64_246 = xor i1 %tmp_793, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4194 'xor' 'xor_ln64_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4195 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_416 = and i1 %or_ln64_189, i1 %xor_ln64_246" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4195 'and' 'and_ln64_416' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4196 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_417 = and i1 %tmp_797, i1 %select_ln64_245" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4196 'and' 'and_ln64_417' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_190)   --->   "%or_ln64_656 = or i1 %and_ln64_415, i1 %and_ln64_417" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4197 'or' 'or_ln64_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_190)   --->   "%xor_ln64_247 = xor i1 %or_ln64_656, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4198 'xor' 'xor_ln64_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_190)   --->   "%and_ln64_418 = and i1 %tmp_793, i1 %xor_ln64_247" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4199 'and' 'and_ln64_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4200 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_190 = or i1 %and_ln64_416, i1 %and_ln64_418" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4200 'or' 'or_ln64_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4201 [1/1] (0.00ns)   --->   "%sext_ln64_114 = sext i16 %input_67_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4201 'sext' 'sext_ln64_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4202 [1/1] (1.94ns)   --->   "%mul_ln64_67 = mul i32 %sext_ln64_114, i32 %sext_ln64_114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4202 'mul' 'mul_ln64_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_123)   --->   "%select_ln64_246 = select i1 %and_ln64_416, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4203 'select' 'select_ln64_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_123)   --->   "%select_ln64_247 = select i1 %or_ln64_190, i16 %select_ln64_246, i16 %sum_470" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4204 'select' 'select_ln64_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_123)   --->   "%shl_ln64_56 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_247, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4205 'bitconcatenate' 'shl_ln64_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_123)   --->   "%sext_ln64_115 = sext i28 %shl_ln64_56" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4206 'sext' 'sext_ln64_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4207 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_123 = add i32 %sext_ln64_115, i32 %mul_ln64_67" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4207 'add' 'add_ln64_123' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4208 [1/1] (0.00ns)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_123, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4208 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%sum_73 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_123, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4209 'partselect' 'sum_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_123, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4210 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_123, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4211 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4212 [1/1] (0.00ns)   --->   "%trunc_ln64_77 = trunc i32 %mul_ln64_67" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4212 'trunc' 'trunc_ln64_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4213 [1/1] (0.73ns)   --->   "%icmp_ln64_258 = icmp_ne  i11 %trunc_ln64_77, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4213 'icmp' 'icmp_ln64_258' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_420)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_123, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4214 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%or_ln64_191 = or i1 %tmp_800, i1 %icmp_ln64_258" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4215 'or' 'or_ln64_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%and_ln64_419 = and i1 %or_ln64_191, i1 %tmp_801" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4216 'and' 'and_ln64_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%zext_ln64_67 = zext i1 %and_ln64_419" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4217 'zext' 'zext_ln64_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4218 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_471 = add i16 %sum_73, i16 %zext_ln64_67" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4218 'add' 'sum_471' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4219 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_471, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4219 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_420)   --->   "%xor_ln64_248 = xor i1 %tmp_803, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4220 'xor' 'xor_ln64_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4221 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_420 = and i1 %tmp_802, i1 %xor_ln64_248" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4221 'and' 'and_ln64_420' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4222 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_123, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4222 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4223 [1/1] (0.57ns)   --->   "%icmp_ln64_259 = icmp_eq  i3 %tmp_216, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4223 'icmp' 'icmp_ln64_259' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4224 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_123, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4224 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4225 [1/1] (0.70ns)   --->   "%icmp_ln64_260 = icmp_eq  i4 %tmp_218, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4225 'icmp' 'icmp_ln64_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4226 [1/1] (0.70ns)   --->   "%icmp_ln64_261 = icmp_eq  i4 %tmp_218, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4226 'icmp' 'icmp_ln64_261' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_423)   --->   "%select_ln64_248 = select i1 %and_ln64_420, i1 %icmp_ln64_260, i1 %icmp_ln64_261" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4227 'select' 'select_ln64_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_424)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_123, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4228 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_424)   --->   "%xor_ln64_837 = xor i1 %tmp_804, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4229 'xor' 'xor_ln64_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_424)   --->   "%and_ln64_421 = and i1 %icmp_ln64_259, i1 %xor_ln64_837" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4230 'and' 'and_ln64_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_424)   --->   "%select_ln64_249 = select i1 %and_ln64_420, i1 %and_ln64_421, i1 %icmp_ln64_260" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4231 'select' 'select_ln64_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4232 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_193)   --->   "%and_ln64_422 = and i1 %and_ln64_420, i1 %icmp_ln64_260" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4232 'and' 'and_ln64_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_423)   --->   "%xor_ln64_249 = xor i1 %select_ln64_248, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4233 'xor' 'xor_ln64_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_423)   --->   "%or_ln64_192 = or i1 %tmp_803, i1 %xor_ln64_249" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4234 'or' 'or_ln64_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_423)   --->   "%xor_ln64_250 = xor i1 %tmp_799, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4235 'xor' 'xor_ln64_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4236 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_423 = and i1 %or_ln64_192, i1 %xor_ln64_250" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4236 'and' 'and_ln64_423' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4237 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_424 = and i1 %tmp_803, i1 %select_ln64_249" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4237 'and' 'and_ln64_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_193)   --->   "%or_ln64_657 = or i1 %and_ln64_422, i1 %and_ln64_424" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4238 'or' 'or_ln64_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4239 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_193)   --->   "%xor_ln64_251 = xor i1 %or_ln64_657, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4239 'xor' 'xor_ln64_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_193)   --->   "%and_ln64_425 = and i1 %tmp_799, i1 %xor_ln64_251" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4240 'and' 'and_ln64_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4241 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_193 = or i1 %and_ln64_423, i1 %and_ln64_425" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4241 'or' 'or_ln64_193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln64_116 = sext i16 %input_68_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4242 'sext' 'sext_ln64_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4243 [1/1] (1.94ns)   --->   "%mul_ln64_68 = mul i32 %sext_ln64_116, i32 %sext_ln64_116" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4243 'mul' 'mul_ln64_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4244 [1/1] (0.00ns)   --->   "%trunc_ln64_78 = trunc i32 %mul_ln64_68" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4244 'trunc' 'trunc_ln64_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4245 [1/1] (0.73ns)   --->   "%icmp_ln64_262 = icmp_ne  i11 %trunc_ln64_78, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4245 'icmp' 'icmp_ln64_262' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_134)   --->   "%select_ln64_268 = select i1 %and_ln64_453, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4246 'select' 'select_ln64_268' <Predicate = (or_ln64_207)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_134)   --->   "%select_ln64_269 = select i1 %or_ln64_207, i16 %select_ln64_268, i16 %sum_475" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4247 'select' 'select_ln64_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_134)   --->   "%shl_ln64_61 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_269, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4248 'bitconcatenate' 'shl_ln64_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_134)   --->   "%sext_ln64_125 = sext i28 %shl_ln64_61" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4249 'sext' 'sext_ln64_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4250 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_134 = add i32 %sext_ln64_125, i32 %mul_ln64_73" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4250 'add' 'add_ln64_134' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4251 [1/1] (0.00ns)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_134, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4251 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node sum_476)   --->   "%sum_79 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_134, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4252 'partselect' 'sum_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node sum_476)   --->   "%tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_134, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4253 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node sum_476)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_134, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4254 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_457)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_134, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4255 'bitselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node sum_476)   --->   "%or_ln64_208 = or i1 %tmp_837, i1 %icmp_ln64_281" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4256 'or' 'or_ln64_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node sum_476)   --->   "%and_ln64_456 = and i1 %or_ln64_208, i1 %tmp_838" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4257 'and' 'and_ln64_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node sum_476)   --->   "%zext_ln64_73 = zext i1 %and_ln64_456" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4258 'zext' 'zext_ln64_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4259 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_476 = add i16 %sum_79, i16 %zext_ln64_73" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4259 'add' 'sum_476' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4260 [1/1] (0.00ns)   --->   "%tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_476, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4260 'bitselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_457)   --->   "%xor_ln64_270 = xor i1 %tmp_840, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4261 'xor' 'xor_ln64_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4262 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_457 = and i1 %tmp_839, i1 %xor_ln64_270" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4262 'and' 'and_ln64_457' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4263 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_134, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4263 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4264 [1/1] (0.57ns)   --->   "%icmp_ln64_282 = icmp_eq  i3 %tmp_236, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4264 'icmp' 'icmp_ln64_282' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4265 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_134, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4265 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4266 [1/1] (0.70ns)   --->   "%icmp_ln64_283 = icmp_eq  i4 %tmp_238, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4266 'icmp' 'icmp_ln64_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4267 [1/1] (0.70ns)   --->   "%icmp_ln64_284 = icmp_eq  i4 %tmp_238, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4267 'icmp' 'icmp_ln64_284' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_460)   --->   "%select_ln64_270 = select i1 %and_ln64_457, i1 %icmp_ln64_283, i1 %icmp_ln64_284" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4268 'select' 'select_ln64_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_461)   --->   "%tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_134, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4269 'bitselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_461)   --->   "%xor_ln64_842 = xor i1 %tmp_841, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4270 'xor' 'xor_ln64_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_461)   --->   "%and_ln64_458 = and i1 %icmp_ln64_282, i1 %xor_ln64_842" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4271 'and' 'and_ln64_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_461)   --->   "%select_ln64_271 = select i1 %and_ln64_457, i1 %and_ln64_458, i1 %icmp_ln64_283" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4272 'select' 'select_ln64_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_210)   --->   "%and_ln64_459 = and i1 %and_ln64_457, i1 %icmp_ln64_283" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4273 'and' 'and_ln64_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_460)   --->   "%xor_ln64_271 = xor i1 %select_ln64_270, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4274 'xor' 'xor_ln64_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_460)   --->   "%or_ln64_209 = or i1 %tmp_840, i1 %xor_ln64_271" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4275 'or' 'or_ln64_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_460)   --->   "%xor_ln64_272 = xor i1 %tmp_836, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4276 'xor' 'xor_ln64_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4277 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_460 = and i1 %or_ln64_209, i1 %xor_ln64_272" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4277 'and' 'and_ln64_460' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4278 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_461 = and i1 %tmp_840, i1 %select_ln64_271" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4278 'and' 'and_ln64_461' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_210)   --->   "%or_ln64_662 = or i1 %and_ln64_459, i1 %and_ln64_461" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4279 'or' 'or_ln64_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_210)   --->   "%xor_ln64_273 = xor i1 %or_ln64_662, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4280 'xor' 'xor_ln64_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_210)   --->   "%and_ln64_462 = and i1 %tmp_836, i1 %xor_ln64_273" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4281 'and' 'and_ln64_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4282 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_210 = or i1 %and_ln64_460, i1 %and_ln64_462" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4282 'or' 'or_ln64_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln64_126 = sext i16 %input_74_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4283 'sext' 'sext_ln64_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4284 [1/1] (1.94ns)   --->   "%mul_ln64_74 = mul i32 %sext_ln64_126, i32 %sext_ln64_126" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4284 'mul' 'mul_ln64_74' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_136)   --->   "%select_ln64_272 = select i1 %and_ln64_460, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4285 'select' 'select_ln64_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_136)   --->   "%select_ln64_273 = select i1 %or_ln64_210, i16 %select_ln64_272, i16 %sum_476" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4286 'select' 'select_ln64_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_136)   --->   "%shl_ln64_62 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_273, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4287 'bitconcatenate' 'shl_ln64_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_136)   --->   "%sext_ln64_127 = sext i28 %shl_ln64_62" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4288 'sext' 'sext_ln64_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4289 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_136 = add i32 %sext_ln64_127, i32 %mul_ln64_74" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4289 'add' 'add_ln64_136' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4290 [1/1] (0.00ns)   --->   "%tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_136, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4290 'bitselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%sum_80 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_136, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4291 'partselect' 'sum_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_136, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4292 'bitselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_136, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4293 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4294 [1/1] (0.00ns)   --->   "%trunc_ln64_85 = trunc i32 %mul_ln64_74" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4294 'trunc' 'trunc_ln64_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4295 [1/1] (0.73ns)   --->   "%icmp_ln64_285 = icmp_ne  i11 %trunc_ln64_85, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4295 'icmp' 'icmp_ln64_285' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_464)   --->   "%tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_136, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4296 'bitselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%or_ln64_211 = or i1 %tmp_843, i1 %icmp_ln64_285" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4297 'or' 'or_ln64_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%and_ln64_463 = and i1 %or_ln64_211, i1 %tmp_844" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4298 'and' 'and_ln64_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%zext_ln64_74 = zext i1 %and_ln64_463" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4299 'zext' 'zext_ln64_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4300 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_477 = add i16 %sum_80, i16 %zext_ln64_74" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4300 'add' 'sum_477' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4301 [1/1] (0.00ns)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_477, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4301 'bitselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_464)   --->   "%xor_ln64_274 = xor i1 %tmp_846, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4302 'xor' 'xor_ln64_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4303 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_464 = and i1 %tmp_845, i1 %xor_ln64_274" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4303 'and' 'and_ln64_464' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4304 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_136, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4304 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4305 [1/1] (0.57ns)   --->   "%icmp_ln64_286 = icmp_eq  i3 %tmp_239, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4305 'icmp' 'icmp_ln64_286' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4306 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_136, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4306 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4307 [1/1] (0.70ns)   --->   "%icmp_ln64_287 = icmp_eq  i4 %tmp_241, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4307 'icmp' 'icmp_ln64_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4308 [1/1] (0.70ns)   --->   "%icmp_ln64_288 = icmp_eq  i4 %tmp_241, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4308 'icmp' 'icmp_ln64_288' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_467)   --->   "%select_ln64_274 = select i1 %and_ln64_464, i1 %icmp_ln64_287, i1 %icmp_ln64_288" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4309 'select' 'select_ln64_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_468)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_136, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4310 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_468)   --->   "%xor_ln64_843 = xor i1 %tmp_847, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4311 'xor' 'xor_ln64_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_468)   --->   "%and_ln64_465 = and i1 %icmp_ln64_286, i1 %xor_ln64_843" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4312 'and' 'and_ln64_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_468)   --->   "%select_ln64_275 = select i1 %and_ln64_464, i1 %and_ln64_465, i1 %icmp_ln64_287" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4313 'select' 'select_ln64_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_213)   --->   "%and_ln64_466 = and i1 %and_ln64_464, i1 %icmp_ln64_287" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4314 'and' 'and_ln64_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_467)   --->   "%xor_ln64_275 = xor i1 %select_ln64_274, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4315 'xor' 'xor_ln64_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_467)   --->   "%or_ln64_212 = or i1 %tmp_846, i1 %xor_ln64_275" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4316 'or' 'or_ln64_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_467)   --->   "%xor_ln64_276 = xor i1 %tmp_842, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4317 'xor' 'xor_ln64_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4318 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_467 = and i1 %or_ln64_212, i1 %xor_ln64_276" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4318 'and' 'and_ln64_467' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4319 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_468 = and i1 %tmp_846, i1 %select_ln64_275" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4319 'and' 'and_ln64_468' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_213)   --->   "%or_ln64_663 = or i1 %and_ln64_466, i1 %and_ln64_468" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4320 'or' 'or_ln64_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_213)   --->   "%xor_ln64_277 = xor i1 %or_ln64_663, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4321 'xor' 'xor_ln64_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_213)   --->   "%and_ln64_469 = and i1 %tmp_842, i1 %xor_ln64_277" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4322 'and' 'and_ln64_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4323 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_213 = or i1 %and_ln64_467, i1 %and_ln64_469" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4323 'or' 'or_ln64_213' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4324 [1/1] (0.00ns)   --->   "%sext_ln64_128 = sext i16 %input_75_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4324 'sext' 'sext_ln64_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4325 [1/1] (1.94ns)   --->   "%mul_ln64_75 = mul i32 %sext_ln64_128, i32 %sext_ln64_128" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4325 'mul' 'mul_ln64_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4326 [1/1] (0.00ns)   --->   "%trunc_ln64_86 = trunc i32 %mul_ln64_75" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4326 'trunc' 'trunc_ln64_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4327 [1/1] (0.73ns)   --->   "%icmp_ln64_289 = icmp_ne  i11 %trunc_ln64_86, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4327 'icmp' 'icmp_ln64_289' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_147)   --->   "%select_ln64_294 = select i1 %and_ln64_497, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4328 'select' 'select_ln64_294' <Predicate = (or_ln64_227)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_147)   --->   "%select_ln64_295 = select i1 %or_ln64_227, i16 %select_ln64_294, i16 %sum_481" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4329 'select' 'select_ln64_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_147)   --->   "%shl_ln64_67 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_295, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4330 'bitconcatenate' 'shl_ln64_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_147)   --->   "%sext_ln64_137 = sext i28 %shl_ln64_67" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4331 'sext' 'sext_ln64_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4332 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_147 = add i32 %sext_ln64_137, i32 %mul_ln64_80" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4332 'add' 'add_ln64_147' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4333 [1/1] (0.00ns)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_147, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4333 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node sum_482)   --->   "%sum_86 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_147, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4334 'partselect' 'sum_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node sum_482)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_147, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4335 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node sum_482)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_147, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4336 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_501)   --->   "%tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_147, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4337 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node sum_482)   --->   "%or_ln64_228 = or i1 %tmp_880, i1 %icmp_ln64_308" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4338 'or' 'or_ln64_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node sum_482)   --->   "%and_ln64_500 = and i1 %or_ln64_228, i1 %tmp_881" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4339 'and' 'and_ln64_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node sum_482)   --->   "%zext_ln64_80 = zext i1 %and_ln64_500" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4340 'zext' 'zext_ln64_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4341 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_482 = add i16 %sum_86, i16 %zext_ln64_80" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4341 'add' 'sum_482' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4342 [1/1] (0.00ns)   --->   "%tmp_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_482, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4342 'bitselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_501)   --->   "%xor_ln64_296 = xor i1 %tmp_883, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4343 'xor' 'xor_ln64_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4344 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_501 = and i1 %tmp_882, i1 %xor_ln64_296" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4344 'and' 'and_ln64_501' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4345 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_147, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4345 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4346 [1/1] (0.57ns)   --->   "%icmp_ln64_309 = icmp_eq  i3 %tmp_259, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4346 'icmp' 'icmp_ln64_309' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4347 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_147, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4347 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4348 [1/1] (0.70ns)   --->   "%icmp_ln64_310 = icmp_eq  i4 %tmp_261, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4348 'icmp' 'icmp_ln64_310' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4349 [1/1] (0.70ns)   --->   "%icmp_ln64_311 = icmp_eq  i4 %tmp_261, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4349 'icmp' 'icmp_ln64_311' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_504)   --->   "%select_ln64_296 = select i1 %and_ln64_501, i1 %icmp_ln64_310, i1 %icmp_ln64_311" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4350 'select' 'select_ln64_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4351 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_505)   --->   "%tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_147, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4351 'bitselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_505)   --->   "%xor_ln64_848 = xor i1 %tmp_884, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4352 'xor' 'xor_ln64_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4353 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_505)   --->   "%and_ln64_502 = and i1 %icmp_ln64_309, i1 %xor_ln64_848" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4353 'and' 'and_ln64_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_505)   --->   "%select_ln64_297 = select i1 %and_ln64_501, i1 %and_ln64_502, i1 %icmp_ln64_310" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4354 'select' 'select_ln64_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4355 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_230)   --->   "%and_ln64_503 = and i1 %and_ln64_501, i1 %icmp_ln64_310" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4355 'and' 'and_ln64_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4356 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_504)   --->   "%xor_ln64_297 = xor i1 %select_ln64_296, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4356 'xor' 'xor_ln64_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4357 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_504)   --->   "%or_ln64_229 = or i1 %tmp_883, i1 %xor_ln64_297" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4357 'or' 'or_ln64_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_504)   --->   "%xor_ln64_298 = xor i1 %tmp_879, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4358 'xor' 'xor_ln64_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4359 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_504 = and i1 %or_ln64_229, i1 %xor_ln64_298" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4359 'and' 'and_ln64_504' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_505 = and i1 %tmp_883, i1 %select_ln64_297" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4360 'and' 'and_ln64_505' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_230)   --->   "%or_ln64_668 = or i1 %and_ln64_503, i1 %and_ln64_505" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4361 'or' 'or_ln64_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_230)   --->   "%xor_ln64_299 = xor i1 %or_ln64_668, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4362 'xor' 'xor_ln64_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_230)   --->   "%and_ln64_506 = and i1 %tmp_879, i1 %xor_ln64_299" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4363 'and' 'and_ln64_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4364 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_230 = or i1 %and_ln64_504, i1 %and_ln64_506" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4364 'or' 'or_ln64_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4365 [1/1] (0.00ns)   --->   "%sext_ln64_138 = sext i16 %input_81_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4365 'sext' 'sext_ln64_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4366 [1/1] (1.94ns)   --->   "%mul_ln64_81 = mul i32 %sext_ln64_138, i32 %sext_ln64_138" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4366 'mul' 'mul_ln64_81' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_149)   --->   "%select_ln64_298 = select i1 %and_ln64_504, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4367 'select' 'select_ln64_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4368 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_149)   --->   "%select_ln64_299 = select i1 %or_ln64_230, i16 %select_ln64_298, i16 %sum_482" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4368 'select' 'select_ln64_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4369 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_149)   --->   "%shl_ln64_68 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_299, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4369 'bitconcatenate' 'shl_ln64_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4370 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_149)   --->   "%sext_ln64_139 = sext i28 %shl_ln64_68" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4370 'sext' 'sext_ln64_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4371 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_149 = add i32 %sext_ln64_139, i32 %mul_ln64_81" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4371 'add' 'add_ln64_149' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4372 [1/1] (0.00ns)   --->   "%tmp_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_149, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4372 'bitselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node sum_483)   --->   "%sum_87 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_149, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4373 'partselect' 'sum_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node sum_483)   --->   "%tmp_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_149, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4374 'bitselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node sum_483)   --->   "%tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_149, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4375 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4376 [1/1] (0.00ns)   --->   "%trunc_ln64_93 = trunc i32 %mul_ln64_81" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4376 'trunc' 'trunc_ln64_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4377 [1/1] (0.73ns)   --->   "%icmp_ln64_312 = icmp_ne  i11 %trunc_ln64_93, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4377 'icmp' 'icmp_ln64_312' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_508)   --->   "%tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_149, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4378 'bitselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node sum_483)   --->   "%or_ln64_231 = or i1 %tmp_886, i1 %icmp_ln64_312" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4379 'or' 'or_ln64_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node sum_483)   --->   "%and_ln64_507 = and i1 %or_ln64_231, i1 %tmp_887" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4380 'and' 'and_ln64_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node sum_483)   --->   "%zext_ln64_81 = zext i1 %and_ln64_507" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4381 'zext' 'zext_ln64_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4382 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_483 = add i16 %sum_87, i16 %zext_ln64_81" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4382 'add' 'sum_483' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4383 [1/1] (0.00ns)   --->   "%tmp_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_483, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4383 'bitselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_508)   --->   "%xor_ln64_300 = xor i1 %tmp_889, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4384 'xor' 'xor_ln64_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4385 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_508 = and i1 %tmp_888, i1 %xor_ln64_300" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4385 'and' 'and_ln64_508' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4386 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_149, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4386 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4387 [1/1] (0.57ns)   --->   "%icmp_ln64_313 = icmp_eq  i3 %tmp_262, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4387 'icmp' 'icmp_ln64_313' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4388 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_149, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4388 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4389 [1/1] (0.70ns)   --->   "%icmp_ln64_314 = icmp_eq  i4 %tmp_264, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4389 'icmp' 'icmp_ln64_314' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4390 [1/1] (0.70ns)   --->   "%icmp_ln64_315 = icmp_eq  i4 %tmp_264, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4390 'icmp' 'icmp_ln64_315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4391 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_511)   --->   "%select_ln64_300 = select i1 %and_ln64_508, i1 %icmp_ln64_314, i1 %icmp_ln64_315" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4391 'select' 'select_ln64_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_512)   --->   "%tmp_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_149, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4392 'bitselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4393 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_512)   --->   "%xor_ln64_849 = xor i1 %tmp_890, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4393 'xor' 'xor_ln64_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_512)   --->   "%and_ln64_509 = and i1 %icmp_ln64_313, i1 %xor_ln64_849" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4394 'and' 'and_ln64_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_512)   --->   "%select_ln64_301 = select i1 %and_ln64_508, i1 %and_ln64_509, i1 %icmp_ln64_314" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4395 'select' 'select_ln64_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_233)   --->   "%and_ln64_510 = and i1 %and_ln64_508, i1 %icmp_ln64_314" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4396 'and' 'and_ln64_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_511)   --->   "%xor_ln64_301 = xor i1 %select_ln64_300, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4397 'xor' 'xor_ln64_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_511)   --->   "%or_ln64_232 = or i1 %tmp_889, i1 %xor_ln64_301" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4398 'or' 'or_ln64_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_511)   --->   "%xor_ln64_302 = xor i1 %tmp_885, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4399 'xor' 'xor_ln64_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4400 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_511 = and i1 %or_ln64_232, i1 %xor_ln64_302" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4400 'and' 'and_ln64_511' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4401 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_512 = and i1 %tmp_889, i1 %select_ln64_301" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4401 'and' 'and_ln64_512' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_233)   --->   "%or_ln64_669 = or i1 %and_ln64_510, i1 %and_ln64_512" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4402 'or' 'or_ln64_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_233)   --->   "%xor_ln64_303 = xor i1 %or_ln64_669, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4403 'xor' 'xor_ln64_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4404 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_233)   --->   "%and_ln64_513 = and i1 %tmp_885, i1 %xor_ln64_303" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4404 'and' 'and_ln64_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4405 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_233 = or i1 %and_ln64_511, i1 %and_ln64_513" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4405 'or' 'or_ln64_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4406 [1/1] (0.00ns)   --->   "%sext_ln64_140 = sext i16 %input_82_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4406 'sext' 'sext_ln64_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4407 [1/1] (1.94ns)   --->   "%mul_ln64_82 = mul i32 %sext_ln64_140, i32 %sext_ln64_140" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4407 'mul' 'mul_ln64_82' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4408 [1/1] (0.00ns)   --->   "%trunc_ln64_94 = trunc i32 %mul_ln64_82" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4408 'trunc' 'trunc_ln64_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4409 [1/1] (0.73ns)   --->   "%icmp_ln64_316 = icmp_ne  i11 %trunc_ln64_94, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4409 'icmp' 'icmp_ln64_316' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_160)   --->   "%select_ln64_320 = select i1 %and_ln64_541, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4410 'select' 'select_ln64_320' <Predicate = (or_ln64_247)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_160)   --->   "%select_ln64_321 = select i1 %or_ln64_247, i16 %select_ln64_320, i16 %sum_487" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4411 'select' 'select_ln64_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_160)   --->   "%shl_ln64_73 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_321, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4412 'bitconcatenate' 'shl_ln64_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_160)   --->   "%sext_ln64_149 = sext i28 %shl_ln64_73" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4413 'sext' 'sext_ln64_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4414 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_160 = add i32 %sext_ln64_149, i32 %mul_ln64_87" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4414 'add' 'add_ln64_160' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4415 [1/1] (0.00ns)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_160, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4415 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node sum_488)   --->   "%sum_93 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_160, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4416 'partselect' 'sum_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node sum_488)   --->   "%tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_160, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4417 'bitselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node sum_488)   --->   "%tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_160, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4418 'bitselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_545)   --->   "%tmp_925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_160, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4419 'bitselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node sum_488)   --->   "%or_ln64_248 = or i1 %tmp_923, i1 %icmp_ln64_335" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4420 'or' 'or_ln64_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node sum_488)   --->   "%and_ln64_544 = and i1 %or_ln64_248, i1 %tmp_924" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4421 'and' 'and_ln64_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node sum_488)   --->   "%zext_ln64_87 = zext i1 %and_ln64_544" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4422 'zext' 'zext_ln64_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4423 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_488 = add i16 %sum_93, i16 %zext_ln64_87" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4423 'add' 'sum_488' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4424 [1/1] (0.00ns)   --->   "%tmp_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_488, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4424 'bitselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_545)   --->   "%xor_ln64_322 = xor i1 %tmp_926, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4425 'xor' 'xor_ln64_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4426 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_545 = and i1 %tmp_925, i1 %xor_ln64_322" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4426 'and' 'and_ln64_545' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4427 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_160, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4427 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4428 [1/1] (0.57ns)   --->   "%icmp_ln64_336 = icmp_eq  i3 %tmp_282, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4428 'icmp' 'icmp_ln64_336' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4429 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_160, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4429 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4430 [1/1] (0.70ns)   --->   "%icmp_ln64_337 = icmp_eq  i4 %tmp_284, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4430 'icmp' 'icmp_ln64_337' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4431 [1/1] (0.70ns)   --->   "%icmp_ln64_338 = icmp_eq  i4 %tmp_284, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4431 'icmp' 'icmp_ln64_338' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4432 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_548)   --->   "%select_ln64_322 = select i1 %and_ln64_545, i1 %icmp_ln64_337, i1 %icmp_ln64_338" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4432 'select' 'select_ln64_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_549)   --->   "%tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_160, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4433 'bitselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_549)   --->   "%xor_ln64_854 = xor i1 %tmp_927, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4434 'xor' 'xor_ln64_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_549)   --->   "%and_ln64_546 = and i1 %icmp_ln64_336, i1 %xor_ln64_854" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4435 'and' 'and_ln64_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_549)   --->   "%select_ln64_323 = select i1 %and_ln64_545, i1 %and_ln64_546, i1 %icmp_ln64_337" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4436 'select' 'select_ln64_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_250)   --->   "%and_ln64_547 = and i1 %and_ln64_545, i1 %icmp_ln64_337" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4437 'and' 'and_ln64_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_548)   --->   "%xor_ln64_323 = xor i1 %select_ln64_322, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4438 'xor' 'xor_ln64_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_548)   --->   "%or_ln64_249 = or i1 %tmp_926, i1 %xor_ln64_323" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4439 'or' 'or_ln64_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_548)   --->   "%xor_ln64_324 = xor i1 %tmp_922, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4440 'xor' 'xor_ln64_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4441 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_548 = and i1 %or_ln64_249, i1 %xor_ln64_324" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4441 'and' 'and_ln64_548' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4442 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_549 = and i1 %tmp_926, i1 %select_ln64_323" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4442 'and' 'and_ln64_549' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4443 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_250)   --->   "%or_ln64_674 = or i1 %and_ln64_547, i1 %and_ln64_549" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4443 'or' 'or_ln64_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_250)   --->   "%xor_ln64_325 = xor i1 %or_ln64_674, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4444 'xor' 'xor_ln64_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_250)   --->   "%and_ln64_550 = and i1 %tmp_922, i1 %xor_ln64_325" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4445 'and' 'and_ln64_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4446 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_250 = or i1 %and_ln64_548, i1 %and_ln64_550" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4446 'or' 'or_ln64_250' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4447 [1/1] (0.00ns)   --->   "%sext_ln64_150 = sext i16 %input_88_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4447 'sext' 'sext_ln64_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4448 [1/1] (1.94ns)   --->   "%mul_ln64_88 = mul i32 %sext_ln64_150, i32 %sext_ln64_150" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4448 'mul' 'mul_ln64_88' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4449 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_162)   --->   "%select_ln64_324 = select i1 %and_ln64_548, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4449 'select' 'select_ln64_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_162)   --->   "%select_ln64_325 = select i1 %or_ln64_250, i16 %select_ln64_324, i16 %sum_488" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4450 'select' 'select_ln64_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_162)   --->   "%shl_ln64_74 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_325, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4451 'bitconcatenate' 'shl_ln64_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_162)   --->   "%sext_ln64_151 = sext i28 %shl_ln64_74" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4452 'sext' 'sext_ln64_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4453 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_162 = add i32 %sext_ln64_151, i32 %mul_ln64_88" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4453 'add' 'add_ln64_162' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4454 [1/1] (0.00ns)   --->   "%tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_162, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4454 'bitselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node sum_489)   --->   "%sum_94 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_162, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4455 'partselect' 'sum_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4456 [1/1] (0.00ns) (grouped into LUT with out node sum_489)   --->   "%tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_162, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4456 'bitselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node sum_489)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_162, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4457 'bitselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4458 [1/1] (0.00ns)   --->   "%trunc_ln64_101 = trunc i32 %mul_ln64_88" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4458 'trunc' 'trunc_ln64_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4459 [1/1] (0.73ns)   --->   "%icmp_ln64_339 = icmp_ne  i11 %trunc_ln64_101, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4459 'icmp' 'icmp_ln64_339' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_552)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_162, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4460 'bitselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node sum_489)   --->   "%or_ln64_251 = or i1 %tmp_929, i1 %icmp_ln64_339" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4461 'or' 'or_ln64_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node sum_489)   --->   "%and_ln64_551 = and i1 %or_ln64_251, i1 %tmp_930" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4462 'and' 'and_ln64_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node sum_489)   --->   "%zext_ln64_88 = zext i1 %and_ln64_551" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4463 'zext' 'zext_ln64_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4464 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_489 = add i16 %sum_94, i16 %zext_ln64_88" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4464 'add' 'sum_489' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4465 [1/1] (0.00ns)   --->   "%tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_489, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4465 'bitselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_552)   --->   "%xor_ln64_326 = xor i1 %tmp_932, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4466 'xor' 'xor_ln64_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4467 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_552 = and i1 %tmp_931, i1 %xor_ln64_326" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4467 'and' 'and_ln64_552' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4468 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_162, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4468 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4469 [1/1] (0.57ns)   --->   "%icmp_ln64_340 = icmp_eq  i3 %tmp_285, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4469 'icmp' 'icmp_ln64_340' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4470 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_162, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4470 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4471 [1/1] (0.70ns)   --->   "%icmp_ln64_341 = icmp_eq  i4 %tmp_287, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4471 'icmp' 'icmp_ln64_341' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4472 [1/1] (0.70ns)   --->   "%icmp_ln64_342 = icmp_eq  i4 %tmp_287, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4472 'icmp' 'icmp_ln64_342' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_555)   --->   "%select_ln64_326 = select i1 %and_ln64_552, i1 %icmp_ln64_341, i1 %icmp_ln64_342" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4473 'select' 'select_ln64_326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_556)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_162, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4474 'bitselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_556)   --->   "%xor_ln64_855 = xor i1 %tmp_933, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4475 'xor' 'xor_ln64_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_556)   --->   "%and_ln64_553 = and i1 %icmp_ln64_340, i1 %xor_ln64_855" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4476 'and' 'and_ln64_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_556)   --->   "%select_ln64_327 = select i1 %and_ln64_552, i1 %and_ln64_553, i1 %icmp_ln64_341" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4477 'select' 'select_ln64_327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_253)   --->   "%and_ln64_554 = and i1 %and_ln64_552, i1 %icmp_ln64_341" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4478 'and' 'and_ln64_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4479 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_555)   --->   "%xor_ln64_327 = xor i1 %select_ln64_326, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4479 'xor' 'xor_ln64_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_555)   --->   "%or_ln64_252 = or i1 %tmp_932, i1 %xor_ln64_327" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4480 'or' 'or_ln64_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_555)   --->   "%xor_ln64_328 = xor i1 %tmp_928, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4481 'xor' 'xor_ln64_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4482 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_555 = and i1 %or_ln64_252, i1 %xor_ln64_328" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4482 'and' 'and_ln64_555' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_556 = and i1 %tmp_932, i1 %select_ln64_327" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4483 'and' 'and_ln64_556' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4484 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_253)   --->   "%or_ln64_675 = or i1 %and_ln64_554, i1 %and_ln64_556" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4484 'or' 'or_ln64_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_253)   --->   "%xor_ln64_329 = xor i1 %or_ln64_675, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4485 'xor' 'xor_ln64_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_253)   --->   "%and_ln64_557 = and i1 %tmp_928, i1 %xor_ln64_329" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4486 'and' 'and_ln64_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4487 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_253 = or i1 %and_ln64_555, i1 %and_ln64_557" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4487 'or' 'or_ln64_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln64_152 = sext i16 %input_89_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4488 'sext' 'sext_ln64_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4489 [1/1] (1.94ns)   --->   "%mul_ln64_89 = mul i32 %sext_ln64_152, i32 %sext_ln64_152" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4489 'mul' 'mul_ln64_89' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4490 [1/1] (0.00ns)   --->   "%trunc_ln64_102 = trunc i32 %mul_ln64_89" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4490 'trunc' 'trunc_ln64_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4491 [1/1] (0.73ns)   --->   "%icmp_ln64_343 = icmp_ne  i11 %trunc_ln64_102, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4491 'icmp' 'icmp_ln64_343' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_173)   --->   "%select_ln64_346 = select i1 %and_ln64_585, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4492 'select' 'select_ln64_346' <Predicate = (or_ln64_267)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_173)   --->   "%select_ln64_347 = select i1 %or_ln64_267, i16 %select_ln64_346, i16 %sum_493" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4493 'select' 'select_ln64_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4494 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_173)   --->   "%shl_ln64_79 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_347, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4494 'bitconcatenate' 'shl_ln64_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_173)   --->   "%sext_ln64_161 = sext i28 %shl_ln64_79" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4495 'sext' 'sext_ln64_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4496 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_173 = add i32 %sext_ln64_161, i32 %mul_ln64_94" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4496 'add' 'add_ln64_173' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4497 [1/1] (0.00ns)   --->   "%tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_173, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4497 'bitselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node sum_494)   --->   "%sum_100 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_173, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4498 'partselect' 'sum_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node sum_494)   --->   "%tmp_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_173, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4499 'bitselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node sum_494)   --->   "%tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_173, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4500 'bitselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_589)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_173, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4501 'bitselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node sum_494)   --->   "%or_ln64_268 = or i1 %tmp_966, i1 %icmp_ln64_362" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4502 'or' 'or_ln64_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4503 [1/1] (0.00ns) (grouped into LUT with out node sum_494)   --->   "%and_ln64_588 = and i1 %or_ln64_268, i1 %tmp_967" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4503 'and' 'and_ln64_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4504 [1/1] (0.00ns) (grouped into LUT with out node sum_494)   --->   "%zext_ln64_94 = zext i1 %and_ln64_588" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4504 'zext' 'zext_ln64_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4505 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_494 = add i16 %sum_100, i16 %zext_ln64_94" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4505 'add' 'sum_494' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4506 [1/1] (0.00ns)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_494, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4506 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_589)   --->   "%xor_ln64_348 = xor i1 %tmp_969, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4507 'xor' 'xor_ln64_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4508 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_589 = and i1 %tmp_968, i1 %xor_ln64_348" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4508 'and' 'and_ln64_589' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4509 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_173, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4509 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4510 [1/1] (0.57ns)   --->   "%icmp_ln64_363 = icmp_eq  i3 %tmp_305, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4510 'icmp' 'icmp_ln64_363' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4511 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_173, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4511 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4512 [1/1] (0.70ns)   --->   "%icmp_ln64_364 = icmp_eq  i4 %tmp_307, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4512 'icmp' 'icmp_ln64_364' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4513 [1/1] (0.70ns)   --->   "%icmp_ln64_365 = icmp_eq  i4 %tmp_307, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4513 'icmp' 'icmp_ln64_365' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_592)   --->   "%select_ln64_348 = select i1 %and_ln64_589, i1 %icmp_ln64_364, i1 %icmp_ln64_365" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4514 'select' 'select_ln64_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4515 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_593)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_173, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4515 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_593)   --->   "%xor_ln64_860 = xor i1 %tmp_970, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4516 'xor' 'xor_ln64_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_593)   --->   "%and_ln64_590 = and i1 %icmp_ln64_363, i1 %xor_ln64_860" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4517 'and' 'and_ln64_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_593)   --->   "%select_ln64_349 = select i1 %and_ln64_589, i1 %and_ln64_590, i1 %icmp_ln64_364" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4518 'select' 'select_ln64_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4519 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_270)   --->   "%and_ln64_591 = and i1 %and_ln64_589, i1 %icmp_ln64_364" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4519 'and' 'and_ln64_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_592)   --->   "%xor_ln64_349 = xor i1 %select_ln64_348, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4520 'xor' 'xor_ln64_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_592)   --->   "%or_ln64_269 = or i1 %tmp_969, i1 %xor_ln64_349" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4521 'or' 'or_ln64_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4522 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_592)   --->   "%xor_ln64_350 = xor i1 %tmp_965, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4522 'xor' 'xor_ln64_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4523 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_592 = and i1 %or_ln64_269, i1 %xor_ln64_350" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4523 'and' 'and_ln64_592' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4524 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_593 = and i1 %tmp_969, i1 %select_ln64_349" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4524 'and' 'and_ln64_593' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_270)   --->   "%or_ln64_680 = or i1 %and_ln64_591, i1 %and_ln64_593" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4525 'or' 'or_ln64_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_270)   --->   "%xor_ln64_351 = xor i1 %or_ln64_680, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4526 'xor' 'xor_ln64_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_270)   --->   "%and_ln64_594 = and i1 %tmp_965, i1 %xor_ln64_351" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4527 'and' 'and_ln64_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4528 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_270 = or i1 %and_ln64_592, i1 %and_ln64_594" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4528 'or' 'or_ln64_270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln64_162 = sext i16 %input_95_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4529 'sext' 'sext_ln64_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4530 [1/1] (1.94ns)   --->   "%mul_ln64_95 = mul i32 %sext_ln64_162, i32 %sext_ln64_162" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4530 'mul' 'mul_ln64_95' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_175)   --->   "%select_ln64_350 = select i1 %and_ln64_592, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4531 'select' 'select_ln64_350' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_175)   --->   "%select_ln64_351 = select i1 %or_ln64_270, i16 %select_ln64_350, i16 %sum_494" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4532 'select' 'select_ln64_351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_175)   --->   "%shl_ln64_80 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_351, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4533 'bitconcatenate' 'shl_ln64_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_175)   --->   "%sext_ln64_163 = sext i28 %shl_ln64_80" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4534 'sext' 'sext_ln64_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4535 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_175 = add i32 %sext_ln64_163, i32 %mul_ln64_95" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4535 'add' 'add_ln64_175' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4536 [1/1] (0.00ns)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_175, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4536 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node sum_495)   --->   "%sum_101 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_175, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4537 'partselect' 'sum_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node sum_495)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_175, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4538 'bitselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node sum_495)   --->   "%tmp_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_175, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4539 'bitselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4540 [1/1] (0.00ns)   --->   "%trunc_ln64_109 = trunc i32 %mul_ln64_95" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4540 'trunc' 'trunc_ln64_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4541 [1/1] (0.73ns)   --->   "%icmp_ln64_366 = icmp_ne  i11 %trunc_ln64_109, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4541 'icmp' 'icmp_ln64_366' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_596)   --->   "%tmp_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_175, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4542 'bitselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4543 [1/1] (0.00ns) (grouped into LUT with out node sum_495)   --->   "%or_ln64_271 = or i1 %tmp_972, i1 %icmp_ln64_366" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4543 'or' 'or_ln64_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node sum_495)   --->   "%and_ln64_595 = and i1 %or_ln64_271, i1 %tmp_973" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4544 'and' 'and_ln64_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4545 [1/1] (0.00ns) (grouped into LUT with out node sum_495)   --->   "%zext_ln64_95 = zext i1 %and_ln64_595" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4545 'zext' 'zext_ln64_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4546 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_495 = add i16 %sum_101, i16 %zext_ln64_95" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4546 'add' 'sum_495' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4547 [1/1] (0.00ns)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_495, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4547 'bitselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_596)   --->   "%xor_ln64_352 = xor i1 %tmp_975, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4548 'xor' 'xor_ln64_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4549 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_596 = and i1 %tmp_974, i1 %xor_ln64_352" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4549 'and' 'and_ln64_596' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4550 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_175, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4550 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4551 [1/1] (0.57ns)   --->   "%icmp_ln64_367 = icmp_eq  i3 %tmp_308, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4551 'icmp' 'icmp_ln64_367' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4552 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_175, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4552 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4553 [1/1] (0.70ns)   --->   "%icmp_ln64_368 = icmp_eq  i4 %tmp_310, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4553 'icmp' 'icmp_ln64_368' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4554 [1/1] (0.70ns)   --->   "%icmp_ln64_369 = icmp_eq  i4 %tmp_310, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4554 'icmp' 'icmp_ln64_369' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_599)   --->   "%select_ln64_352 = select i1 %and_ln64_596, i1 %icmp_ln64_368, i1 %icmp_ln64_369" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4555 'select' 'select_ln64_352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_600)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_175, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4556 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_600)   --->   "%xor_ln64_861 = xor i1 %tmp_976, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4557 'xor' 'xor_ln64_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4558 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_600)   --->   "%and_ln64_597 = and i1 %icmp_ln64_367, i1 %xor_ln64_861" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4558 'and' 'and_ln64_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_600)   --->   "%select_ln64_353 = select i1 %and_ln64_596, i1 %and_ln64_597, i1 %icmp_ln64_368" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4559 'select' 'select_ln64_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_273)   --->   "%and_ln64_598 = and i1 %and_ln64_596, i1 %icmp_ln64_368" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4560 'and' 'and_ln64_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_599)   --->   "%xor_ln64_353 = xor i1 %select_ln64_352, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4561 'xor' 'xor_ln64_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_599)   --->   "%or_ln64_272 = or i1 %tmp_975, i1 %xor_ln64_353" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4562 'or' 'or_ln64_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_599)   --->   "%xor_ln64_354 = xor i1 %tmp_971, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4563 'xor' 'xor_ln64_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4564 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_599 = and i1 %or_ln64_272, i1 %xor_ln64_354" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4564 'and' 'and_ln64_599' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4565 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_600 = and i1 %tmp_975, i1 %select_ln64_353" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4565 'and' 'and_ln64_600' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_273)   --->   "%or_ln64_681 = or i1 %and_ln64_598, i1 %and_ln64_600" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4566 'or' 'or_ln64_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4567 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_273)   --->   "%xor_ln64_355 = xor i1 %or_ln64_681, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4567 'xor' 'xor_ln64_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_273)   --->   "%and_ln64_601 = and i1 %tmp_971, i1 %xor_ln64_355" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4568 'and' 'and_ln64_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4569 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_273 = or i1 %and_ln64_599, i1 %and_ln64_601" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4569 'or' 'or_ln64_273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4570 [1/1] (0.00ns)   --->   "%sext_ln64_164 = sext i16 %input_96_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4570 'sext' 'sext_ln64_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4571 [1/1] (1.94ns)   --->   "%mul_ln64_96 = mul i32 %sext_ln64_164, i32 %sext_ln64_164" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4571 'mul' 'mul_ln64_96' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4572 [1/1] (0.00ns)   --->   "%trunc_ln64_110 = trunc i32 %mul_ln64_96" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4572 'trunc' 'trunc_ln64_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4573 [1/1] (0.73ns)   --->   "%icmp_ln64_370 = icmp_ne  i11 %trunc_ln64_110, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4573 'icmp' 'icmp_ln64_370' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_186)   --->   "%select_ln64_372 = select i1 %and_ln64_629, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4574 'select' 'select_ln64_372' <Predicate = (or_ln64_287)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_186)   --->   "%select_ln64_373 = select i1 %or_ln64_287, i16 %select_ln64_372, i16 %sum_499" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4575 'select' 'select_ln64_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_186)   --->   "%shl_ln64_85 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_373, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4576 'bitconcatenate' 'shl_ln64_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4577 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_186)   --->   "%sext_ln64_173 = sext i28 %shl_ln64_85" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4577 'sext' 'sext_ln64_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4578 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_186 = add i32 %sext_ln64_173, i32 %mul_ln64_101" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4578 'add' 'add_ln64_186' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4579 [1/1] (0.00ns)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_186, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4579 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node sum_500)   --->   "%sum_107 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_186, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4580 'partselect' 'sum_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node sum_500)   --->   "%tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_186, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4581 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node sum_500)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_186, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4582 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_633)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_186, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4583 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node sum_500)   --->   "%or_ln64_288 = or i1 %tmp_1009, i1 %icmp_ln64_389" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4584 'or' 'or_ln64_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node sum_500)   --->   "%and_ln64_632 = and i1 %or_ln64_288, i1 %tmp_1010" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4585 'and' 'and_ln64_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node sum_500)   --->   "%zext_ln64_101 = zext i1 %and_ln64_632" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4586 'zext' 'zext_ln64_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4587 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_500 = add i16 %sum_107, i16 %zext_ln64_101" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4587 'add' 'sum_500' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4588 [1/1] (0.00ns)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_500, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4588 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_633)   --->   "%xor_ln64_374 = xor i1 %tmp_1012, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4589 'xor' 'xor_ln64_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4590 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_633 = and i1 %tmp_1011, i1 %xor_ln64_374" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4590 'and' 'and_ln64_633' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4591 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_186, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4591 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4592 [1/1] (0.57ns)   --->   "%icmp_ln64_390 = icmp_eq  i3 %tmp_328, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4592 'icmp' 'icmp_ln64_390' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4593 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_186, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4593 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4594 [1/1] (0.70ns)   --->   "%icmp_ln64_391 = icmp_eq  i4 %tmp_330, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4594 'icmp' 'icmp_ln64_391' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4595 [1/1] (0.70ns)   --->   "%icmp_ln64_392 = icmp_eq  i4 %tmp_330, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4595 'icmp' 'icmp_ln64_392' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4596 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_636)   --->   "%select_ln64_374 = select i1 %and_ln64_633, i1 %icmp_ln64_391, i1 %icmp_ln64_392" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4596 'select' 'select_ln64_374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4597 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_637)   --->   "%tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_186, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4597 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_637)   --->   "%xor_ln64_866 = xor i1 %tmp_1013, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4598 'xor' 'xor_ln64_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4599 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_637)   --->   "%and_ln64_634 = and i1 %icmp_ln64_390, i1 %xor_ln64_866" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4599 'and' 'and_ln64_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_637)   --->   "%select_ln64_375 = select i1 %and_ln64_633, i1 %and_ln64_634, i1 %icmp_ln64_391" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4600 'select' 'select_ln64_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_290)   --->   "%and_ln64_635 = and i1 %and_ln64_633, i1 %icmp_ln64_391" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4601 'and' 'and_ln64_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_636)   --->   "%xor_ln64_375 = xor i1 %select_ln64_374, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4602 'xor' 'xor_ln64_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_636)   --->   "%or_ln64_289 = or i1 %tmp_1012, i1 %xor_ln64_375" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4603 'or' 'or_ln64_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_636)   --->   "%xor_ln64_376 = xor i1 %tmp_1008, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4604 'xor' 'xor_ln64_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4605 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_636 = and i1 %or_ln64_289, i1 %xor_ln64_376" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4605 'and' 'and_ln64_636' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4606 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_637 = and i1 %tmp_1012, i1 %select_ln64_375" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4606 'and' 'and_ln64_637' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_290)   --->   "%or_ln64_686 = or i1 %and_ln64_635, i1 %and_ln64_637" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4607 'or' 'or_ln64_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_290)   --->   "%xor_ln64_377 = xor i1 %or_ln64_686, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4608 'xor' 'xor_ln64_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_290)   --->   "%and_ln64_638 = and i1 %tmp_1008, i1 %xor_ln64_377" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4609 'and' 'and_ln64_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4610 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_290 = or i1 %and_ln64_636, i1 %and_ln64_638" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4610 'or' 'or_ln64_290' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln64_174 = sext i16 %input_102_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4611 'sext' 'sext_ln64_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4612 [1/1] (1.94ns)   --->   "%mul_ln64_102 = mul i32 %sext_ln64_174, i32 %sext_ln64_174" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4612 'mul' 'mul_ln64_102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_188)   --->   "%select_ln64_376 = select i1 %and_ln64_636, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4613 'select' 'select_ln64_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_188)   --->   "%select_ln64_377 = select i1 %or_ln64_290, i16 %select_ln64_376, i16 %sum_500" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4614 'select' 'select_ln64_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_188)   --->   "%shl_ln64_86 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_377, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4615 'bitconcatenate' 'shl_ln64_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_188)   --->   "%sext_ln64_175 = sext i28 %shl_ln64_86" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4616 'sext' 'sext_ln64_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4617 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_188 = add i32 %sext_ln64_175, i32 %mul_ln64_102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4617 'add' 'add_ln64_188' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4618 [1/1] (0.00ns)   --->   "%tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_188, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4618 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4619 [1/1] (0.00ns) (grouped into LUT with out node sum_501)   --->   "%sum_108 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_188, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4619 'partselect' 'sum_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node sum_501)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_188, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4620 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node sum_501)   --->   "%tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_188, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4621 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4622 [1/1] (0.00ns)   --->   "%trunc_ln64_117 = trunc i32 %mul_ln64_102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4622 'trunc' 'trunc_ln64_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4623 [1/1] (0.73ns)   --->   "%icmp_ln64_393 = icmp_ne  i11 %trunc_ln64_117, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4623 'icmp' 'icmp_ln64_393' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_640)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_188, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4624 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node sum_501)   --->   "%or_ln64_291 = or i1 %tmp_1015, i1 %icmp_ln64_393" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4625 'or' 'or_ln64_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node sum_501)   --->   "%and_ln64_639 = and i1 %or_ln64_291, i1 %tmp_1016" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4626 'and' 'and_ln64_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node sum_501)   --->   "%zext_ln64_102 = zext i1 %and_ln64_639" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4627 'zext' 'zext_ln64_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4628 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_501 = add i16 %sum_108, i16 %zext_ln64_102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4628 'add' 'sum_501' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4629 [1/1] (0.00ns)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_501, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4629 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_640)   --->   "%xor_ln64_378 = xor i1 %tmp_1018, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4630 'xor' 'xor_ln64_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4631 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_640 = and i1 %tmp_1017, i1 %xor_ln64_378" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4631 'and' 'and_ln64_640' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4632 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_188, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4632 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4633 [1/1] (0.57ns)   --->   "%icmp_ln64_394 = icmp_eq  i3 %tmp_331, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4633 'icmp' 'icmp_ln64_394' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4634 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_188, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4634 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4635 [1/1] (0.70ns)   --->   "%icmp_ln64_395 = icmp_eq  i4 %tmp_333, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4635 'icmp' 'icmp_ln64_395' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4636 [1/1] (0.70ns)   --->   "%icmp_ln64_396 = icmp_eq  i4 %tmp_333, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4636 'icmp' 'icmp_ln64_396' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_643)   --->   "%select_ln64_378 = select i1 %and_ln64_640, i1 %icmp_ln64_395, i1 %icmp_ln64_396" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4637 'select' 'select_ln64_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_644)   --->   "%tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_188, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4638 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_644)   --->   "%xor_ln64_867 = xor i1 %tmp_1019, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4639 'xor' 'xor_ln64_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_644)   --->   "%and_ln64_641 = and i1 %icmp_ln64_394, i1 %xor_ln64_867" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4640 'and' 'and_ln64_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_644)   --->   "%select_ln64_379 = select i1 %and_ln64_640, i1 %and_ln64_641, i1 %icmp_ln64_395" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4641 'select' 'select_ln64_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_293)   --->   "%and_ln64_642 = and i1 %and_ln64_640, i1 %icmp_ln64_395" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4642 'and' 'and_ln64_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_643)   --->   "%xor_ln64_379 = xor i1 %select_ln64_378, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4643 'xor' 'xor_ln64_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_643)   --->   "%or_ln64_292 = or i1 %tmp_1018, i1 %xor_ln64_379" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4644 'or' 'or_ln64_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_643)   --->   "%xor_ln64_380 = xor i1 %tmp_1014, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4645 'xor' 'xor_ln64_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4646 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_643 = and i1 %or_ln64_292, i1 %xor_ln64_380" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4646 'and' 'and_ln64_643' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_644 = and i1 %tmp_1018, i1 %select_ln64_379" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4647 'and' 'and_ln64_644' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_293)   --->   "%or_ln64_687 = or i1 %and_ln64_642, i1 %and_ln64_644" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4648 'or' 'or_ln64_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_293)   --->   "%xor_ln64_381 = xor i1 %or_ln64_687, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4649 'xor' 'xor_ln64_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_293)   --->   "%and_ln64_645 = and i1 %tmp_1014, i1 %xor_ln64_381" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4650 'and' 'and_ln64_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_293 = or i1 %and_ln64_643, i1 %and_ln64_645" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4651 'or' 'or_ln64_293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4652 [1/1] (0.00ns)   --->   "%sext_ln64_176 = sext i16 %input_103_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4652 'sext' 'sext_ln64_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4653 [1/1] (1.94ns)   --->   "%mul_ln64_103 = mul i32 %sext_ln64_176, i32 %sext_ln64_176" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4653 'mul' 'mul_ln64_103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4654 [1/1] (0.00ns)   --->   "%trunc_ln64_118 = trunc i32 %mul_ln64_103" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4654 'trunc' 'trunc_ln64_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4655 [1/1] (0.73ns)   --->   "%icmp_ln64_397 = icmp_ne  i11 %trunc_ln64_118, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4655 'icmp' 'icmp_ln64_397' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4656 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_199)   --->   "%select_ln64_398 = select i1 %and_ln64_673, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4656 'select' 'select_ln64_398' <Predicate = (or_ln64_307)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4657 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_199)   --->   "%select_ln64_399 = select i1 %or_ln64_307, i16 %select_ln64_398, i16 %sum_505" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4657 'select' 'select_ln64_399' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_199)   --->   "%shl_ln64_91 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_399, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4658 'bitconcatenate' 'shl_ln64_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_199)   --->   "%sext_ln64_185 = sext i28 %shl_ln64_91" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4659 'sext' 'sext_ln64_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4660 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_199 = add i32 %sext_ln64_185, i32 %mul_ln64_108" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4660 'add' 'add_ln64_199' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4661 [1/1] (0.00ns)   --->   "%tmp_1051 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_199, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4661 'bitselect' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node sum_506)   --->   "%sum_114 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_199, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4662 'partselect' 'sum_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node sum_506)   --->   "%tmp_1052 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_199, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4663 'bitselect' 'tmp_1052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4664 [1/1] (0.00ns) (grouped into LUT with out node sum_506)   --->   "%tmp_1053 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_199, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4664 'bitselect' 'tmp_1053' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4665 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_677)   --->   "%tmp_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_199, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4665 'bitselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4666 [1/1] (0.00ns) (grouped into LUT with out node sum_506)   --->   "%or_ln64_308 = or i1 %tmp_1052, i1 %icmp_ln64_416" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4666 'or' 'or_ln64_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node sum_506)   --->   "%and_ln64_676 = and i1 %or_ln64_308, i1 %tmp_1053" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4667 'and' 'and_ln64_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node sum_506)   --->   "%zext_ln64_108 = zext i1 %and_ln64_676" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4668 'zext' 'zext_ln64_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4669 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_506 = add i16 %sum_114, i16 %zext_ln64_108" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4669 'add' 'sum_506' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4670 [1/1] (0.00ns)   --->   "%tmp_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_506, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4670 'bitselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4671 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_677)   --->   "%xor_ln64_400 = xor i1 %tmp_1055, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4671 'xor' 'xor_ln64_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4672 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_677 = and i1 %tmp_1054, i1 %xor_ln64_400" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4672 'and' 'and_ln64_677' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4673 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_199, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4673 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4674 [1/1] (0.57ns)   --->   "%icmp_ln64_417 = icmp_eq  i3 %tmp_351, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4674 'icmp' 'icmp_ln64_417' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4675 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_199, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4675 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4676 [1/1] (0.70ns)   --->   "%icmp_ln64_418 = icmp_eq  i4 %tmp_353, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4676 'icmp' 'icmp_ln64_418' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4677 [1/1] (0.70ns)   --->   "%icmp_ln64_419 = icmp_eq  i4 %tmp_353, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4677 'icmp' 'icmp_ln64_419' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_680)   --->   "%select_ln64_400 = select i1 %and_ln64_677, i1 %icmp_ln64_418, i1 %icmp_ln64_419" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4678 'select' 'select_ln64_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_681)   --->   "%tmp_1056 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_199, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4679 'bitselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_681)   --->   "%xor_ln64_872 = xor i1 %tmp_1056, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4680 'xor' 'xor_ln64_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_681)   --->   "%and_ln64_678 = and i1 %icmp_ln64_417, i1 %xor_ln64_872" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4681 'and' 'and_ln64_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_681)   --->   "%select_ln64_401 = select i1 %and_ln64_677, i1 %and_ln64_678, i1 %icmp_ln64_418" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4682 'select' 'select_ln64_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_310)   --->   "%and_ln64_679 = and i1 %and_ln64_677, i1 %icmp_ln64_418" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4683 'and' 'and_ln64_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_680)   --->   "%xor_ln64_401 = xor i1 %select_ln64_400, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4684 'xor' 'xor_ln64_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_680)   --->   "%or_ln64_309 = or i1 %tmp_1055, i1 %xor_ln64_401" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4685 'or' 'or_ln64_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_680)   --->   "%xor_ln64_402 = xor i1 %tmp_1051, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4686 'xor' 'xor_ln64_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4687 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_680 = and i1 %or_ln64_309, i1 %xor_ln64_402" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4687 'and' 'and_ln64_680' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4688 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_681 = and i1 %tmp_1055, i1 %select_ln64_401" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4688 'and' 'and_ln64_681' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_310)   --->   "%or_ln64_692 = or i1 %and_ln64_679, i1 %and_ln64_681" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4689 'or' 'or_ln64_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_310)   --->   "%xor_ln64_403 = xor i1 %or_ln64_692, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4690 'xor' 'xor_ln64_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_310)   --->   "%and_ln64_682 = and i1 %tmp_1051, i1 %xor_ln64_403" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4691 'and' 'and_ln64_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4692 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_310 = or i1 %and_ln64_680, i1 %and_ln64_682" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4692 'or' 'or_ln64_310' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4693 [1/1] (0.00ns)   --->   "%sext_ln64_186 = sext i16 %input_109_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4693 'sext' 'sext_ln64_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4694 [1/1] (1.94ns)   --->   "%mul_ln64_109 = mul i32 %sext_ln64_186, i32 %sext_ln64_186" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4694 'mul' 'mul_ln64_109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4695 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_201)   --->   "%select_ln64_402 = select i1 %and_ln64_680, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4695 'select' 'select_ln64_402' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_201)   --->   "%select_ln64_403 = select i1 %or_ln64_310, i16 %select_ln64_402, i16 %sum_506" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4696 'select' 'select_ln64_403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_201)   --->   "%shl_ln64_92 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_403, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4697 'bitconcatenate' 'shl_ln64_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_201)   --->   "%sext_ln64_187 = sext i28 %shl_ln64_92" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4698 'sext' 'sext_ln64_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4699 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_201 = add i32 %sext_ln64_187, i32 %mul_ln64_109" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4699 'add' 'add_ln64_201' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4700 [1/1] (0.00ns)   --->   "%tmp_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_201, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4700 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node sum_507)   --->   "%sum_115 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_201, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4701 'partselect' 'sum_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4702 [1/1] (0.00ns) (grouped into LUT with out node sum_507)   --->   "%tmp_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_201, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4702 'bitselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4703 [1/1] (0.00ns) (grouped into LUT with out node sum_507)   --->   "%tmp_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_201, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4703 'bitselect' 'tmp_1059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4704 [1/1] (0.00ns)   --->   "%trunc_ln64_125 = trunc i32 %mul_ln64_109" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4704 'trunc' 'trunc_ln64_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4705 [1/1] (0.73ns)   --->   "%icmp_ln64_420 = icmp_ne  i11 %trunc_ln64_125, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4705 'icmp' 'icmp_ln64_420' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_684)   --->   "%tmp_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_201, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4706 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4707 [1/1] (0.00ns) (grouped into LUT with out node sum_507)   --->   "%or_ln64_311 = or i1 %tmp_1058, i1 %icmp_ln64_420" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4707 'or' 'or_ln64_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node sum_507)   --->   "%and_ln64_683 = and i1 %or_ln64_311, i1 %tmp_1059" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4708 'and' 'and_ln64_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node sum_507)   --->   "%zext_ln64_109 = zext i1 %and_ln64_683" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4709 'zext' 'zext_ln64_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4710 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_507 = add i16 %sum_115, i16 %zext_ln64_109" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4710 'add' 'sum_507' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4711 [1/1] (0.00ns)   --->   "%tmp_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_507, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4711 'bitselect' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_684)   --->   "%xor_ln64_404 = xor i1 %tmp_1061, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4712 'xor' 'xor_ln64_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4713 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_684 = and i1 %tmp_1060, i1 %xor_ln64_404" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4713 'and' 'and_ln64_684' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4714 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_201, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4714 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4715 [1/1] (0.57ns)   --->   "%icmp_ln64_421 = icmp_eq  i3 %tmp_354, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4715 'icmp' 'icmp_ln64_421' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4716 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_201, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4716 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4717 [1/1] (0.70ns)   --->   "%icmp_ln64_422 = icmp_eq  i4 %tmp_356, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4717 'icmp' 'icmp_ln64_422' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4718 [1/1] (0.70ns)   --->   "%icmp_ln64_423 = icmp_eq  i4 %tmp_356, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4718 'icmp' 'icmp_ln64_423' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4719 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_687)   --->   "%select_ln64_404 = select i1 %and_ln64_684, i1 %icmp_ln64_422, i1 %icmp_ln64_423" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4719 'select' 'select_ln64_404' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_688)   --->   "%tmp_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_201, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4720 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_688)   --->   "%xor_ln64_873 = xor i1 %tmp_1062, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4721 'xor' 'xor_ln64_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_688)   --->   "%and_ln64_685 = and i1 %icmp_ln64_421, i1 %xor_ln64_873" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4722 'and' 'and_ln64_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_688)   --->   "%select_ln64_405 = select i1 %and_ln64_684, i1 %and_ln64_685, i1 %icmp_ln64_422" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4723 'select' 'select_ln64_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_313)   --->   "%and_ln64_686 = and i1 %and_ln64_684, i1 %icmp_ln64_422" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4724 'and' 'and_ln64_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_687)   --->   "%xor_ln64_405 = xor i1 %select_ln64_404, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4725 'xor' 'xor_ln64_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_687)   --->   "%or_ln64_312 = or i1 %tmp_1061, i1 %xor_ln64_405" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4726 'or' 'or_ln64_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_687)   --->   "%xor_ln64_406 = xor i1 %tmp_1057, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4727 'xor' 'xor_ln64_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4728 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_687 = and i1 %or_ln64_312, i1 %xor_ln64_406" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4728 'and' 'and_ln64_687' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4729 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_688 = and i1 %tmp_1061, i1 %select_ln64_405" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4729 'and' 'and_ln64_688' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_313)   --->   "%or_ln64_693 = or i1 %and_ln64_686, i1 %and_ln64_688" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4730 'or' 'or_ln64_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_313)   --->   "%xor_ln64_407 = xor i1 %or_ln64_693, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4731 'xor' 'xor_ln64_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_313)   --->   "%and_ln64_689 = and i1 %tmp_1057, i1 %xor_ln64_407" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4732 'and' 'and_ln64_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4733 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_313 = or i1 %and_ln64_687, i1 %and_ln64_689" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4733 'or' 'or_ln64_313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4734 [1/1] (0.00ns)   --->   "%sext_ln64_188 = sext i16 %input_110_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4734 'sext' 'sext_ln64_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4735 [1/1] (1.94ns)   --->   "%mul_ln64_110 = mul i32 %sext_ln64_188, i32 %sext_ln64_188" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4735 'mul' 'mul_ln64_110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4736 [1/1] (0.00ns)   --->   "%trunc_ln64_126 = trunc i32 %mul_ln64_110" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4736 'trunc' 'trunc_ln64_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4737 [1/1] (0.73ns)   --->   "%icmp_ln64_424 = icmp_ne  i11 %trunc_ln64_126, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4737 'icmp' 'icmp_ln64_424' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_212)   --->   "%select_ln64_424 = select i1 %and_ln64_717, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4738 'select' 'select_ln64_424' <Predicate = (or_ln64_327)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_212)   --->   "%select_ln64_425 = select i1 %or_ln64_327, i16 %select_ln64_424, i16 %sum_511" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4739 'select' 'select_ln64_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_212)   --->   "%shl_ln64_97 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_425, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4740 'bitconcatenate' 'shl_ln64_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_212)   --->   "%sext_ln64_197 = sext i28 %shl_ln64_97" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4741 'sext' 'sext_ln64_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4742 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_212 = add i32 %sext_ln64_197, i32 %mul_ln64_115" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4742 'add' 'add_ln64_212' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4743 [1/1] (0.00ns)   --->   "%tmp_1094 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_212, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4743 'bitselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node sum_512)   --->   "%sum_121 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_212, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4744 'partselect' 'sum_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node sum_512)   --->   "%tmp_1095 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_212, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4745 'bitselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node sum_512)   --->   "%tmp_1096 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_212, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4746 'bitselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_721)   --->   "%tmp_1097 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_212, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4747 'bitselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4748 [1/1] (0.00ns) (grouped into LUT with out node sum_512)   --->   "%or_ln64_328 = or i1 %tmp_1095, i1 %icmp_ln64_443" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4748 'or' 'or_ln64_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4749 [1/1] (0.00ns) (grouped into LUT with out node sum_512)   --->   "%and_ln64_720 = and i1 %or_ln64_328, i1 %tmp_1096" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4749 'and' 'and_ln64_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4750 [1/1] (0.00ns) (grouped into LUT with out node sum_512)   --->   "%zext_ln64_115 = zext i1 %and_ln64_720" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4750 'zext' 'zext_ln64_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4751 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_512 = add i16 %sum_121, i16 %zext_ln64_115" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4751 'add' 'sum_512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4752 [1/1] (0.00ns)   --->   "%tmp_1098 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_512, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4752 'bitselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4753 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_721)   --->   "%xor_ln64_426 = xor i1 %tmp_1098, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4753 'xor' 'xor_ln64_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4754 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_721 = and i1 %tmp_1097, i1 %xor_ln64_426" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4754 'and' 'and_ln64_721' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4755 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_212, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4755 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4756 [1/1] (0.57ns)   --->   "%icmp_ln64_444 = icmp_eq  i3 %tmp_374, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4756 'icmp' 'icmp_ln64_444' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4757 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_212, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4757 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4758 [1/1] (0.70ns)   --->   "%icmp_ln64_445 = icmp_eq  i4 %tmp_376, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4758 'icmp' 'icmp_ln64_445' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4759 [1/1] (0.70ns)   --->   "%icmp_ln64_446 = icmp_eq  i4 %tmp_376, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4759 'icmp' 'icmp_ln64_446' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_724)   --->   "%select_ln64_426 = select i1 %and_ln64_721, i1 %icmp_ln64_445, i1 %icmp_ln64_446" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4760 'select' 'select_ln64_426' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_725)   --->   "%tmp_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_212, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4761 'bitselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_725)   --->   "%xor_ln64_878 = xor i1 %tmp_1099, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4762 'xor' 'xor_ln64_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_725)   --->   "%and_ln64_722 = and i1 %icmp_ln64_444, i1 %xor_ln64_878" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4763 'and' 'and_ln64_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_725)   --->   "%select_ln64_427 = select i1 %and_ln64_721, i1 %and_ln64_722, i1 %icmp_ln64_445" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4764 'select' 'select_ln64_427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_330)   --->   "%and_ln64_723 = and i1 %and_ln64_721, i1 %icmp_ln64_445" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4765 'and' 'and_ln64_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_724)   --->   "%xor_ln64_427 = xor i1 %select_ln64_426, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4766 'xor' 'xor_ln64_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4767 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_724)   --->   "%or_ln64_329 = or i1 %tmp_1098, i1 %xor_ln64_427" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4767 'or' 'or_ln64_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_724)   --->   "%xor_ln64_428 = xor i1 %tmp_1094, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4768 'xor' 'xor_ln64_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4769 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_724 = and i1 %or_ln64_329, i1 %xor_ln64_428" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4769 'and' 'and_ln64_724' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4770 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_725 = and i1 %tmp_1098, i1 %select_ln64_427" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4770 'and' 'and_ln64_725' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_330)   --->   "%or_ln64_698 = or i1 %and_ln64_723, i1 %and_ln64_725" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4771 'or' 'or_ln64_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4772 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_330)   --->   "%xor_ln64_429 = xor i1 %or_ln64_698, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4772 'xor' 'xor_ln64_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_330)   --->   "%and_ln64_726 = and i1 %tmp_1094, i1 %xor_ln64_429" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4773 'and' 'and_ln64_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4774 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_330 = or i1 %and_ln64_724, i1 %and_ln64_726" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4774 'or' 'or_ln64_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4775 [1/1] (0.00ns)   --->   "%sext_ln64_198 = sext i16 %input_116_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4775 'sext' 'sext_ln64_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4776 [1/1] (1.94ns)   --->   "%mul_ln64_116 = mul i32 %sext_ln64_198, i32 %sext_ln64_198" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4776 'mul' 'mul_ln64_116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_214)   --->   "%select_ln64_428 = select i1 %and_ln64_724, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4777 'select' 'select_ln64_428' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_214)   --->   "%select_ln64_429 = select i1 %or_ln64_330, i16 %select_ln64_428, i16 %sum_512" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4778 'select' 'select_ln64_429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_214)   --->   "%shl_ln64_98 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_429, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4779 'bitconcatenate' 'shl_ln64_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_214)   --->   "%sext_ln64_199 = sext i28 %shl_ln64_98" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4780 'sext' 'sext_ln64_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4781 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_214 = add i32 %sext_ln64_199, i32 %mul_ln64_116" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4781 'add' 'add_ln64_214' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4782 [1/1] (0.00ns)   --->   "%tmp_1100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_214, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4782 'bitselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node sum_513)   --->   "%sum_122 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_214, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4783 'partselect' 'sum_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node sum_513)   --->   "%tmp_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_214, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4784 'bitselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node sum_513)   --->   "%tmp_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_214, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4785 'bitselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4786 [1/1] (0.00ns)   --->   "%trunc_ln64_133 = trunc i32 %mul_ln64_116" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4786 'trunc' 'trunc_ln64_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4787 [1/1] (0.73ns)   --->   "%icmp_ln64_447 = icmp_ne  i11 %trunc_ln64_133, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4787 'icmp' 'icmp_ln64_447' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_728)   --->   "%tmp_1103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_214, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4788 'bitselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4789 [1/1] (0.00ns) (grouped into LUT with out node sum_513)   --->   "%or_ln64_331 = or i1 %tmp_1101, i1 %icmp_ln64_447" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4789 'or' 'or_ln64_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4790 [1/1] (0.00ns) (grouped into LUT with out node sum_513)   --->   "%and_ln64_727 = and i1 %or_ln64_331, i1 %tmp_1102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4790 'and' 'and_ln64_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4791 [1/1] (0.00ns) (grouped into LUT with out node sum_513)   --->   "%zext_ln64_116 = zext i1 %and_ln64_727" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4791 'zext' 'zext_ln64_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4792 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_513 = add i16 %sum_122, i16 %zext_ln64_116" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4792 'add' 'sum_513' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4793 [1/1] (0.00ns)   --->   "%tmp_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_513, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4793 'bitselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4794 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_728)   --->   "%xor_ln64_430 = xor i1 %tmp_1104, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4794 'xor' 'xor_ln64_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4795 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_728 = and i1 %tmp_1103, i1 %xor_ln64_430" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4795 'and' 'and_ln64_728' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4796 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_214, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4796 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4797 [1/1] (0.57ns)   --->   "%icmp_ln64_448 = icmp_eq  i3 %tmp_377, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4797 'icmp' 'icmp_ln64_448' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4798 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_214, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4798 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4799 [1/1] (0.70ns)   --->   "%icmp_ln64_449 = icmp_eq  i4 %tmp_379, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4799 'icmp' 'icmp_ln64_449' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4800 [1/1] (0.70ns)   --->   "%icmp_ln64_450 = icmp_eq  i4 %tmp_379, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4800 'icmp' 'icmp_ln64_450' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_731)   --->   "%select_ln64_430 = select i1 %and_ln64_728, i1 %icmp_ln64_449, i1 %icmp_ln64_450" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4801 'select' 'select_ln64_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_732)   --->   "%tmp_1105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_214, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4802 'bitselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_732)   --->   "%xor_ln64_879 = xor i1 %tmp_1105, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4803 'xor' 'xor_ln64_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_732)   --->   "%and_ln64_729 = and i1 %icmp_ln64_448, i1 %xor_ln64_879" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4804 'and' 'and_ln64_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_732)   --->   "%select_ln64_431 = select i1 %and_ln64_728, i1 %and_ln64_729, i1 %icmp_ln64_449" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4805 'select' 'select_ln64_431' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_333)   --->   "%and_ln64_730 = and i1 %and_ln64_728, i1 %icmp_ln64_449" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4806 'and' 'and_ln64_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_731)   --->   "%xor_ln64_431 = xor i1 %select_ln64_430, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4807 'xor' 'xor_ln64_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_731)   --->   "%or_ln64_332 = or i1 %tmp_1104, i1 %xor_ln64_431" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4808 'or' 'or_ln64_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_731)   --->   "%xor_ln64_432 = xor i1 %tmp_1100, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4809 'xor' 'xor_ln64_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4810 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_731 = and i1 %or_ln64_332, i1 %xor_ln64_432" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4810 'and' 'and_ln64_731' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4811 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_732 = and i1 %tmp_1104, i1 %select_ln64_431" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4811 'and' 'and_ln64_732' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_333)   --->   "%or_ln64_699 = or i1 %and_ln64_730, i1 %and_ln64_732" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4812 'or' 'or_ln64_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_333)   --->   "%xor_ln64_433 = xor i1 %or_ln64_699, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4813 'xor' 'xor_ln64_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4814 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_333)   --->   "%and_ln64_733 = and i1 %tmp_1100, i1 %xor_ln64_433" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4814 'and' 'and_ln64_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4815 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_333 = or i1 %and_ln64_731, i1 %and_ln64_733" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4815 'or' 'or_ln64_333' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4816 [1/1] (0.00ns)   --->   "%sext_ln64_200 = sext i16 %input_117_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4816 'sext' 'sext_ln64_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4817 [1/1] (1.94ns)   --->   "%mul_ln64_117 = mul i32 %sext_ln64_200, i32 %sext_ln64_200" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4817 'mul' 'mul_ln64_117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4818 [1/1] (0.00ns)   --->   "%trunc_ln64_134 = trunc i32 %mul_ln64_117" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4818 'trunc' 'trunc_ln64_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4819 [1/1] (0.73ns)   --->   "%icmp_ln64_451 = icmp_ne  i11 %trunc_ln64_134, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4819 'icmp' 'icmp_ln64_451' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_225)   --->   "%select_ln64_450 = select i1 %and_ln64_761, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4820 'select' 'select_ln64_450' <Predicate = (or_ln64_347)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4821 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_225)   --->   "%select_ln64_451 = select i1 %or_ln64_347, i16 %select_ln64_450, i16 %sum_517" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4821 'select' 'select_ln64_451' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4822 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_225)   --->   "%shl_ln64_103 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_451, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4822 'bitconcatenate' 'shl_ln64_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_225)   --->   "%sext_ln64_209 = sext i28 %shl_ln64_103" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4823 'sext' 'sext_ln64_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4824 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_225 = add i32 %sext_ln64_209, i32 %mul_ln64_122" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4824 'add' 'add_ln64_225' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4825 [1/1] (0.00ns)   --->   "%tmp_1137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_225, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4825 'bitselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node sum_518)   --->   "%sum_128 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_225, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4826 'partselect' 'sum_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4827 [1/1] (0.00ns) (grouped into LUT with out node sum_518)   --->   "%tmp_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_225, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4827 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4828 [1/1] (0.00ns) (grouped into LUT with out node sum_518)   --->   "%tmp_1139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_225, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4828 'bitselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4829 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_765)   --->   "%tmp_1140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_225, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4829 'bitselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node sum_518)   --->   "%or_ln64_348 = or i1 %tmp_1138, i1 %icmp_ln64_470" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4830 'or' 'or_ln64_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4831 [1/1] (0.00ns) (grouped into LUT with out node sum_518)   --->   "%and_ln64_764 = and i1 %or_ln64_348, i1 %tmp_1139" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4831 'and' 'and_ln64_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node sum_518)   --->   "%zext_ln64_122 = zext i1 %and_ln64_764" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4832 'zext' 'zext_ln64_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4833 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_518 = add i16 %sum_128, i16 %zext_ln64_122" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4833 'add' 'sum_518' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4834 [1/1] (0.00ns)   --->   "%tmp_1141 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_518, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4834 'bitselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_765)   --->   "%xor_ln64_452 = xor i1 %tmp_1141, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4835 'xor' 'xor_ln64_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4836 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_765 = and i1 %tmp_1140, i1 %xor_ln64_452" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4836 'and' 'and_ln64_765' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4837 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_225, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4837 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4838 [1/1] (0.57ns)   --->   "%icmp_ln64_471 = icmp_eq  i3 %tmp_397, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4838 'icmp' 'icmp_ln64_471' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4839 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_225, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4839 'partselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4840 [1/1] (0.70ns)   --->   "%icmp_ln64_472 = icmp_eq  i4 %tmp_399, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4840 'icmp' 'icmp_ln64_472' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4841 [1/1] (0.70ns)   --->   "%icmp_ln64_473 = icmp_eq  i4 %tmp_399, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4841 'icmp' 'icmp_ln64_473' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_768)   --->   "%select_ln64_452 = select i1 %and_ln64_765, i1 %icmp_ln64_472, i1 %icmp_ln64_473" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4842 'select' 'select_ln64_452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_769)   --->   "%tmp_1142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_225, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4843 'bitselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_769)   --->   "%xor_ln64_884 = xor i1 %tmp_1142, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4844 'xor' 'xor_ln64_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_769)   --->   "%and_ln64_766 = and i1 %icmp_ln64_471, i1 %xor_ln64_884" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4845 'and' 'and_ln64_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4846 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_769)   --->   "%select_ln64_453 = select i1 %and_ln64_765, i1 %and_ln64_766, i1 %icmp_ln64_472" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4846 'select' 'select_ln64_453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_350)   --->   "%and_ln64_767 = and i1 %and_ln64_765, i1 %icmp_ln64_472" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4847 'and' 'and_ln64_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_768)   --->   "%xor_ln64_453 = xor i1 %select_ln64_452, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4848 'xor' 'xor_ln64_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_768)   --->   "%or_ln64_349 = or i1 %tmp_1141, i1 %xor_ln64_453" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4849 'or' 'or_ln64_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_768)   --->   "%xor_ln64_454 = xor i1 %tmp_1137, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4850 'xor' 'xor_ln64_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4851 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_768 = and i1 %or_ln64_349, i1 %xor_ln64_454" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4851 'and' 'and_ln64_768' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4852 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_769 = and i1 %tmp_1141, i1 %select_ln64_453" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4852 'and' 'and_ln64_769' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_350)   --->   "%or_ln64_704 = or i1 %and_ln64_767, i1 %and_ln64_769" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4853 'or' 'or_ln64_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4854 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_350)   --->   "%xor_ln64_455 = xor i1 %or_ln64_704, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4854 'xor' 'xor_ln64_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_350)   --->   "%and_ln64_770 = and i1 %tmp_1137, i1 %xor_ln64_455" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4855 'and' 'and_ln64_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4856 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_350 = or i1 %and_ln64_768, i1 %and_ln64_770" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4856 'or' 'or_ln64_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4857 [1/1] (0.00ns)   --->   "%sext_ln64_210 = sext i16 %input_123_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4857 'sext' 'sext_ln64_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4858 [1/1] (1.94ns)   --->   "%mul_ln64_123 = mul i32 %sext_ln64_210, i32 %sext_ln64_210" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4858 'mul' 'mul_ln64_123' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4859 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_227)   --->   "%select_ln64_454 = select i1 %and_ln64_768, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4859 'select' 'select_ln64_454' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4860 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_227)   --->   "%select_ln64_455 = select i1 %or_ln64_350, i16 %select_ln64_454, i16 %sum_518" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4860 'select' 'select_ln64_455' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_227)   --->   "%shl_ln64_104 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_455, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4861 'bitconcatenate' 'shl_ln64_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_227)   --->   "%sext_ln64_211 = sext i28 %shl_ln64_104" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4862 'sext' 'sext_ln64_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4863 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_227 = add i32 %sext_ln64_211, i32 %mul_ln64_123" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4863 'add' 'add_ln64_227' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4864 [1/1] (0.00ns)   --->   "%tmp_1143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_227, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4864 'bitselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4865 [1/1] (0.00ns) (grouped into LUT with out node sum_519)   --->   "%sum_129 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_227, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4865 'partselect' 'sum_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node sum_519)   --->   "%tmp_1144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_227, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4866 'bitselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node sum_519)   --->   "%tmp_1145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_227, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4867 'bitselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4868 [1/1] (0.00ns)   --->   "%trunc_ln64_141 = trunc i32 %mul_ln64_123" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4868 'trunc' 'trunc_ln64_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4869 [1/1] (0.73ns)   --->   "%icmp_ln64_474 = icmp_ne  i11 %trunc_ln64_141, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4869 'icmp' 'icmp_ln64_474' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_772)   --->   "%tmp_1146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_227, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4870 'bitselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node sum_519)   --->   "%or_ln64_351 = or i1 %tmp_1144, i1 %icmp_ln64_474" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4871 'or' 'or_ln64_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node sum_519)   --->   "%and_ln64_771 = and i1 %or_ln64_351, i1 %tmp_1145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4872 'and' 'and_ln64_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node sum_519)   --->   "%zext_ln64_123 = zext i1 %and_ln64_771" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4873 'zext' 'zext_ln64_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4874 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_519 = add i16 %sum_129, i16 %zext_ln64_123" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4874 'add' 'sum_519' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4875 [1/1] (0.00ns)   --->   "%tmp_1147 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_519, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4875 'bitselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_772)   --->   "%xor_ln64_456 = xor i1 %tmp_1147, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4876 'xor' 'xor_ln64_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4877 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_772 = and i1 %tmp_1146, i1 %xor_ln64_456" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4877 'and' 'and_ln64_772' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4878 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_227, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4878 'partselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4879 [1/1] (0.57ns)   --->   "%icmp_ln64_475 = icmp_eq  i3 %tmp_400, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4879 'icmp' 'icmp_ln64_475' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4880 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_227, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4880 'partselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4881 [1/1] (0.70ns)   --->   "%icmp_ln64_476 = icmp_eq  i4 %tmp_402, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4881 'icmp' 'icmp_ln64_476' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4882 [1/1] (0.70ns)   --->   "%icmp_ln64_477 = icmp_eq  i4 %tmp_402, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4882 'icmp' 'icmp_ln64_477' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_775)   --->   "%select_ln64_456 = select i1 %and_ln64_772, i1 %icmp_ln64_476, i1 %icmp_ln64_477" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4883 'select' 'select_ln64_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_776)   --->   "%tmp_1148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_227, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4884 'bitselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_776)   --->   "%xor_ln64_885 = xor i1 %tmp_1148, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4885 'xor' 'xor_ln64_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_776)   --->   "%and_ln64_773 = and i1 %icmp_ln64_475, i1 %xor_ln64_885" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4886 'and' 'and_ln64_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_776)   --->   "%select_ln64_457 = select i1 %and_ln64_772, i1 %and_ln64_773, i1 %icmp_ln64_476" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4887 'select' 'select_ln64_457' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_353)   --->   "%and_ln64_774 = and i1 %and_ln64_772, i1 %icmp_ln64_476" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4888 'and' 'and_ln64_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4889 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_775)   --->   "%xor_ln64_457 = xor i1 %select_ln64_456, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4889 'xor' 'xor_ln64_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_775)   --->   "%or_ln64_352 = or i1 %tmp_1147, i1 %xor_ln64_457" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4890 'or' 'or_ln64_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_775)   --->   "%xor_ln64_458 = xor i1 %tmp_1143, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4891 'xor' 'xor_ln64_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4892 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_775 = and i1 %or_ln64_352, i1 %xor_ln64_458" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4892 'and' 'and_ln64_775' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4893 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_776 = and i1 %tmp_1147, i1 %select_ln64_457" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4893 'and' 'and_ln64_776' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_353)   --->   "%or_ln64_705 = or i1 %and_ln64_774, i1 %and_ln64_776" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4894 'or' 'or_ln64_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4895 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_353)   --->   "%xor_ln64_459 = xor i1 %or_ln64_705, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4895 'xor' 'xor_ln64_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_353)   --->   "%and_ln64_777 = and i1 %tmp_1143, i1 %xor_ln64_459" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4896 'and' 'and_ln64_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4897 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_353 = or i1 %and_ln64_775, i1 %and_ln64_777" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4897 'or' 'or_ln64_353' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4898 [1/1] (0.00ns)   --->   "%sext_ln64_212 = sext i16 %input_124_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4898 'sext' 'sext_ln64_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4899 [1/1] (1.94ns)   --->   "%mul_ln64_124 = mul i32 %sext_ln64_212, i32 %sext_ln64_212" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4899 'mul' 'mul_ln64_124' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4900 [1/1] (0.00ns)   --->   "%trunc_ln64_142 = trunc i32 %mul_ln64_124" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4900 'trunc' 'trunc_ln64_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4901 [1/1] (0.73ns)   --->   "%icmp_ln64_478 = icmp_ne  i11 %trunc_ln64_142, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4901 'icmp' 'icmp_ln64_478' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4902 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_238)   --->   "%select_ln64_476 = select i1 %and_ln64_805, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4902 'select' 'select_ln64_476' <Predicate = (or_ln64_367)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_238)   --->   "%select_ln64_477 = select i1 %or_ln64_367, i16 %select_ln64_476, i16 %sum_523" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4903 'select' 'select_ln64_477' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4904 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_238)   --->   "%shl_ln64_109 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_477, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4904 'bitconcatenate' 'shl_ln64_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_238)   --->   "%sext_ln64_221 = sext i28 %shl_ln64_109" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4905 'sext' 'sext_ln64_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4906 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_238 = add i32 %sext_ln64_221, i32 %mul_ln64_129" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4906 'add' 'add_ln64_238' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4907 [1/1] (0.00ns)   --->   "%tmp_1180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_238, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4907 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node sum_524)   --->   "%sum_135 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_238, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4908 'partselect' 'sum_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node sum_524)   --->   "%tmp_1181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_238, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4909 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node sum_524)   --->   "%tmp_1182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_238, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4910 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_809)   --->   "%tmp_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_238, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4911 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node sum_524)   --->   "%or_ln64_368 = or i1 %tmp_1181, i1 %icmp_ln64_497" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4912 'or' 'or_ln64_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node sum_524)   --->   "%and_ln64_808 = and i1 %or_ln64_368, i1 %tmp_1182" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4913 'and' 'and_ln64_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node sum_524)   --->   "%zext_ln64_129 = zext i1 %and_ln64_808" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4914 'zext' 'zext_ln64_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4915 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_524 = add i16 %sum_135, i16 %zext_ln64_129" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4915 'add' 'sum_524' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4916 [1/1] (0.00ns)   --->   "%tmp_1184 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_524, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4916 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_809)   --->   "%xor_ln64_478 = xor i1 %tmp_1184, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4917 'xor' 'xor_ln64_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4918 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_809 = and i1 %tmp_1183, i1 %xor_ln64_478" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4918 'and' 'and_ln64_809' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4919 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_238, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4919 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4920 [1/1] (0.57ns)   --->   "%icmp_ln64_498 = icmp_eq  i3 %tmp_420, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4920 'icmp' 'icmp_ln64_498' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4921 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_238, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4921 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4922 [1/1] (0.70ns)   --->   "%icmp_ln64_499 = icmp_eq  i4 %tmp_422, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4922 'icmp' 'icmp_ln64_499' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4923 [1/1] (0.70ns)   --->   "%icmp_ln64_500 = icmp_eq  i4 %tmp_422, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4923 'icmp' 'icmp_ln64_500' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4924 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_812)   --->   "%select_ln64_478 = select i1 %and_ln64_809, i1 %icmp_ln64_499, i1 %icmp_ln64_500" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4924 'select' 'select_ln64_478' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_813)   --->   "%tmp_1185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_238, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4925 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_813)   --->   "%xor_ln64_890 = xor i1 %tmp_1185, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4926 'xor' 'xor_ln64_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_813)   --->   "%and_ln64_810 = and i1 %icmp_ln64_498, i1 %xor_ln64_890" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4927 'and' 'and_ln64_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_813)   --->   "%select_ln64_479 = select i1 %and_ln64_809, i1 %and_ln64_810, i1 %icmp_ln64_499" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4928 'select' 'select_ln64_479' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_370)   --->   "%and_ln64_811 = and i1 %and_ln64_809, i1 %icmp_ln64_499" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4929 'and' 'and_ln64_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_812)   --->   "%xor_ln64_479 = xor i1 %select_ln64_478, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4930 'xor' 'xor_ln64_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_812)   --->   "%or_ln64_369 = or i1 %tmp_1184, i1 %xor_ln64_479" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4931 'or' 'or_ln64_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_812)   --->   "%xor_ln64_480 = xor i1 %tmp_1180, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4932 'xor' 'xor_ln64_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4933 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_812 = and i1 %or_ln64_369, i1 %xor_ln64_480" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4933 'and' 'and_ln64_812' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4934 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_813 = and i1 %tmp_1184, i1 %select_ln64_479" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4934 'and' 'and_ln64_813' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_370)   --->   "%or_ln64_710 = or i1 %and_ln64_811, i1 %and_ln64_813" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4935 'or' 'or_ln64_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_370)   --->   "%xor_ln64_481 = xor i1 %or_ln64_710, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4936 'xor' 'xor_ln64_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_370)   --->   "%and_ln64_814 = and i1 %tmp_1180, i1 %xor_ln64_481" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4937 'and' 'and_ln64_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4938 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_370 = or i1 %and_ln64_812, i1 %and_ln64_814" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4938 'or' 'or_ln64_370' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4939 [1/1] (0.00ns)   --->   "%sext_ln64_222 = sext i16 %input_130_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4939 'sext' 'sext_ln64_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4940 [1/1] (1.94ns)   --->   "%mul_ln64_130 = mul i32 %sext_ln64_222, i32 %sext_ln64_222" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4940 'mul' 'mul_ln64_130' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4941 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_240)   --->   "%select_ln64_480 = select i1 %and_ln64_812, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4941 'select' 'select_ln64_480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_240)   --->   "%select_ln64_481 = select i1 %or_ln64_370, i16 %select_ln64_480, i16 %sum_524" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4942 'select' 'select_ln64_481' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_240)   --->   "%shl_ln64_110 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_481, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4943 'bitconcatenate' 'shl_ln64_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4944 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_240)   --->   "%sext_ln64_223 = sext i28 %shl_ln64_110" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4944 'sext' 'sext_ln64_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4945 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_240 = add i32 %sext_ln64_223, i32 %mul_ln64_130" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4945 'add' 'add_ln64_240' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4946 [1/1] (0.00ns)   --->   "%tmp_1186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_240, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4946 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node sum_525)   --->   "%sum_136 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_240, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4947 'partselect' 'sum_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node sum_525)   --->   "%tmp_1187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_240, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4948 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4949 [1/1] (0.00ns) (grouped into LUT with out node sum_525)   --->   "%tmp_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_240, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4949 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4950 [1/1] (0.00ns)   --->   "%trunc_ln64_149 = trunc i32 %mul_ln64_130" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4950 'trunc' 'trunc_ln64_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4951 [1/1] (0.73ns)   --->   "%icmp_ln64_501 = icmp_ne  i11 %trunc_ln64_149, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4951 'icmp' 'icmp_ln64_501' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4952 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_816)   --->   "%tmp_1189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_240, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4952 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4953 [1/1] (0.00ns) (grouped into LUT with out node sum_525)   --->   "%or_ln64_371 = or i1 %tmp_1187, i1 %icmp_ln64_501" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4953 'or' 'or_ln64_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4954 [1/1] (0.00ns) (grouped into LUT with out node sum_525)   --->   "%and_ln64_815 = and i1 %or_ln64_371, i1 %tmp_1188" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4954 'and' 'and_ln64_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4955 [1/1] (0.00ns) (grouped into LUT with out node sum_525)   --->   "%zext_ln64_130 = zext i1 %and_ln64_815" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4955 'zext' 'zext_ln64_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4956 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_525 = add i16 %sum_136, i16 %zext_ln64_130" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4956 'add' 'sum_525' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4957 [1/1] (0.00ns)   --->   "%tmp_1190 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_525, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4957 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_816)   --->   "%xor_ln64_482 = xor i1 %tmp_1190, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4958 'xor' 'xor_ln64_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4959 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_816 = and i1 %tmp_1189, i1 %xor_ln64_482" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4959 'and' 'and_ln64_816' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4960 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_240, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4960 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4961 [1/1] (0.57ns)   --->   "%icmp_ln64_502 = icmp_eq  i3 %tmp_423, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4961 'icmp' 'icmp_ln64_502' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4962 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_240, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4962 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4963 [1/1] (0.70ns)   --->   "%icmp_ln64_503 = icmp_eq  i4 %tmp_425, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4963 'icmp' 'icmp_ln64_503' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4964 [1/1] (0.70ns)   --->   "%icmp_ln64_504 = icmp_eq  i4 %tmp_425, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4964 'icmp' 'icmp_ln64_504' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_819)   --->   "%select_ln64_482 = select i1 %and_ln64_816, i1 %icmp_ln64_503, i1 %icmp_ln64_504" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4965 'select' 'select_ln64_482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_820)   --->   "%tmp_1191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_240, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4966 'bitselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_820)   --->   "%xor_ln64_891 = xor i1 %tmp_1191, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4967 'xor' 'xor_ln64_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_820)   --->   "%and_ln64_817 = and i1 %icmp_ln64_502, i1 %xor_ln64_891" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4968 'and' 'and_ln64_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_820)   --->   "%select_ln64_483 = select i1 %and_ln64_816, i1 %and_ln64_817, i1 %icmp_ln64_503" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4969 'select' 'select_ln64_483' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_373)   --->   "%and_ln64_818 = and i1 %and_ln64_816, i1 %icmp_ln64_503" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4970 'and' 'and_ln64_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4971 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_819)   --->   "%xor_ln64_483 = xor i1 %select_ln64_482, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4971 'xor' 'xor_ln64_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_819)   --->   "%or_ln64_372 = or i1 %tmp_1190, i1 %xor_ln64_483" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4972 'or' 'or_ln64_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_819)   --->   "%xor_ln64_484 = xor i1 %tmp_1186, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4973 'xor' 'xor_ln64_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4974 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_819 = and i1 %or_ln64_372, i1 %xor_ln64_484" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4974 'and' 'and_ln64_819' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4975 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_820 = and i1 %tmp_1190, i1 %select_ln64_483" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4975 'and' 'and_ln64_820' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_373)   --->   "%or_ln64_711 = or i1 %and_ln64_818, i1 %and_ln64_820" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4976 'or' 'or_ln64_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_373)   --->   "%xor_ln64_485 = xor i1 %or_ln64_711, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4977 'xor' 'xor_ln64_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_373)   --->   "%and_ln64_821 = and i1 %tmp_1186, i1 %xor_ln64_485" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4978 'and' 'and_ln64_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4979 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_373 = or i1 %and_ln64_819, i1 %and_ln64_821" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4979 'or' 'or_ln64_373' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4980 [1/1] (0.00ns)   --->   "%sext_ln64_224 = sext i16 %input_131_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4980 'sext' 'sext_ln64_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4981 [1/1] (1.94ns)   --->   "%mul_ln64_131 = mul i32 %sext_ln64_224, i32 %sext_ln64_224" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4981 'mul' 'mul_ln64_131' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4982 [1/1] (0.00ns)   --->   "%trunc_ln64_150 = trunc i32 %mul_ln64_131" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4982 'trunc' 'trunc_ln64_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4983 [1/1] (0.73ns)   --->   "%icmp_ln64_505 = icmp_ne  i11 %trunc_ln64_150, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4983 'icmp' 'icmp_ln64_505' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_251)   --->   "%select_ln64_502 = select i1 %and_ln64_849, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4984 'select' 'select_ln64_502' <Predicate = (or_ln64_387)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_251)   --->   "%select_ln64_503 = select i1 %or_ln64_387, i16 %select_ln64_502, i16 %sum_529" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4985 'select' 'select_ln64_503' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_251)   --->   "%shl_ln64_115 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_503, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4986 'bitconcatenate' 'shl_ln64_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_251)   --->   "%sext_ln64_233 = sext i28 %shl_ln64_115" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4987 'sext' 'sext_ln64_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4988 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_251 = add i32 %sext_ln64_233, i32 %mul_ln64_136" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4988 'add' 'add_ln64_251' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4989 [1/1] (0.00ns)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_251, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4989 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node sum_530)   --->   "%sum_142 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_251, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4990 'partselect' 'sum_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node sum_530)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_251, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 4991 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node sum_530)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_251, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4992 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_853)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_251, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4993 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node sum_530)   --->   "%or_ln64_388 = or i1 %tmp_1224, i1 %icmp_ln64_524" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4994 'or' 'or_ln64_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node sum_530)   --->   "%and_ln64_852 = and i1 %or_ln64_388, i1 %tmp_1225" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4995 'and' 'and_ln64_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4996 [1/1] (0.00ns) (grouped into LUT with out node sum_530)   --->   "%zext_ln64_136 = zext i1 %and_ln64_852" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4996 'zext' 'zext_ln64_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4997 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_530 = add i16 %sum_142, i16 %zext_ln64_136" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4997 'add' 'sum_530' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4998 [1/1] (0.00ns)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_530, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4998 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_853)   --->   "%xor_ln64_504 = xor i1 %tmp_1227, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 4999 'xor' 'xor_ln64_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5000 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_853 = and i1 %tmp_1226, i1 %xor_ln64_504" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5000 'and' 'and_ln64_853' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5001 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_251, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5001 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5002 [1/1] (0.57ns)   --->   "%icmp_ln64_525 = icmp_eq  i3 %tmp_443, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5002 'icmp' 'icmp_ln64_525' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5003 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_251, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5003 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5004 [1/1] (0.70ns)   --->   "%icmp_ln64_526 = icmp_eq  i4 %tmp_445, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5004 'icmp' 'icmp_ln64_526' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5005 [1/1] (0.70ns)   --->   "%icmp_ln64_527 = icmp_eq  i4 %tmp_445, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5005 'icmp' 'icmp_ln64_527' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5006 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_856)   --->   "%select_ln64_504 = select i1 %and_ln64_853, i1 %icmp_ln64_526, i1 %icmp_ln64_527" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5006 'select' 'select_ln64_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5007 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_857)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_251, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5007 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_857)   --->   "%xor_ln64_896 = xor i1 %tmp_1228, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5008 'xor' 'xor_ln64_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_857)   --->   "%and_ln64_854 = and i1 %icmp_ln64_525, i1 %xor_ln64_896" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5009 'and' 'and_ln64_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_857)   --->   "%select_ln64_505 = select i1 %and_ln64_853, i1 %and_ln64_854, i1 %icmp_ln64_526" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5010 'select' 'select_ln64_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_390)   --->   "%and_ln64_855 = and i1 %and_ln64_853, i1 %icmp_ln64_526" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5011 'and' 'and_ln64_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5012 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_856)   --->   "%xor_ln64_505 = xor i1 %select_ln64_504, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5012 'xor' 'xor_ln64_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_856)   --->   "%or_ln64_389 = or i1 %tmp_1227, i1 %xor_ln64_505" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5013 'or' 'or_ln64_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_856)   --->   "%xor_ln64_506 = xor i1 %tmp_1223, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5014 'xor' 'xor_ln64_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5015 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_856 = and i1 %or_ln64_389, i1 %xor_ln64_506" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5015 'and' 'and_ln64_856' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5016 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_857 = and i1 %tmp_1227, i1 %select_ln64_505" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5016 'and' 'and_ln64_857' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5017 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_390)   --->   "%or_ln64_716 = or i1 %and_ln64_855, i1 %and_ln64_857" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5017 'or' 'or_ln64_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_390)   --->   "%xor_ln64_507 = xor i1 %or_ln64_716, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5018 'xor' 'xor_ln64_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_390)   --->   "%and_ln64_858 = and i1 %tmp_1223, i1 %xor_ln64_507" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5019 'and' 'and_ln64_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5020 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_390 = or i1 %and_ln64_856, i1 %and_ln64_858" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5020 'or' 'or_ln64_390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5021 [1/1] (0.00ns)   --->   "%sext_ln64_234 = sext i16 %input_137_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5021 'sext' 'sext_ln64_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5022 [1/1] (1.94ns)   --->   "%mul_ln64_137 = mul i32 %sext_ln64_234, i32 %sext_ln64_234" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5022 'mul' 'mul_ln64_137' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5023 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_253)   --->   "%select_ln64_506 = select i1 %and_ln64_856, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5023 'select' 'select_ln64_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_253)   --->   "%select_ln64_507 = select i1 %or_ln64_390, i16 %select_ln64_506, i16 %sum_530" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5024 'select' 'select_ln64_507' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_253)   --->   "%shl_ln64_116 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_507, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5025 'bitconcatenate' 'shl_ln64_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_253)   --->   "%sext_ln64_235 = sext i28 %shl_ln64_116" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5026 'sext' 'sext_ln64_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5027 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_253 = add i32 %sext_ln64_235, i32 %mul_ln64_137" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5027 'add' 'add_ln64_253' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5028 [1/1] (0.00ns)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_253, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5028 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node sum_531)   --->   "%sum_143 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_253, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5029 'partselect' 'sum_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node sum_531)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_253, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5030 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node sum_531)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_253, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5031 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5032 [1/1] (0.00ns)   --->   "%trunc_ln64_157 = trunc i32 %mul_ln64_137" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5032 'trunc' 'trunc_ln64_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5033 [1/1] (0.73ns)   --->   "%icmp_ln64_528 = icmp_ne  i11 %trunc_ln64_157, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5033 'icmp' 'icmp_ln64_528' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_860)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_253, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5034 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node sum_531)   --->   "%or_ln64_391 = or i1 %tmp_1230, i1 %icmp_ln64_528" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5035 'or' 'or_ln64_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node sum_531)   --->   "%and_ln64_859 = and i1 %or_ln64_391, i1 %tmp_1231" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5036 'and' 'and_ln64_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5037 [1/1] (0.00ns) (grouped into LUT with out node sum_531)   --->   "%zext_ln64_137 = zext i1 %and_ln64_859" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5037 'zext' 'zext_ln64_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5038 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_531 = add i16 %sum_143, i16 %zext_ln64_137" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5038 'add' 'sum_531' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5039 [1/1] (0.00ns)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_531, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5039 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_860)   --->   "%xor_ln64_508 = xor i1 %tmp_1233, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5040 'xor' 'xor_ln64_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5041 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_860 = and i1 %tmp_1232, i1 %xor_ln64_508" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5041 'and' 'and_ln64_860' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5042 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_253, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5042 'partselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5043 [1/1] (0.57ns)   --->   "%icmp_ln64_529 = icmp_eq  i3 %tmp_446, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5043 'icmp' 'icmp_ln64_529' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5044 [1/1] (0.00ns)   --->   "%tmp_448 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_253, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5044 'partselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5045 [1/1] (0.70ns)   --->   "%icmp_ln64_530 = icmp_eq  i4 %tmp_448, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5045 'icmp' 'icmp_ln64_530' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5046 [1/1] (0.70ns)   --->   "%icmp_ln64_531 = icmp_eq  i4 %tmp_448, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5046 'icmp' 'icmp_ln64_531' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5047 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_863)   --->   "%select_ln64_508 = select i1 %and_ln64_860, i1 %icmp_ln64_530, i1 %icmp_ln64_531" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5047 'select' 'select_ln64_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5048 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_864)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_253, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5048 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_864)   --->   "%xor_ln64_897 = xor i1 %tmp_1234, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5049 'xor' 'xor_ln64_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5050 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_864)   --->   "%and_ln64_861 = and i1 %icmp_ln64_529, i1 %xor_ln64_897" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5050 'and' 'and_ln64_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5051 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_864)   --->   "%select_ln64_509 = select i1 %and_ln64_860, i1 %and_ln64_861, i1 %icmp_ln64_530" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5051 'select' 'select_ln64_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5052 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_393)   --->   "%and_ln64_862 = and i1 %and_ln64_860, i1 %icmp_ln64_530" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5052 'and' 'and_ln64_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5053 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_863)   --->   "%xor_ln64_509 = xor i1 %select_ln64_508, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5053 'xor' 'xor_ln64_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5054 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_863)   --->   "%or_ln64_392 = or i1 %tmp_1233, i1 %xor_ln64_509" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5054 'or' 'or_ln64_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_863)   --->   "%xor_ln64_510 = xor i1 %tmp_1229, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5055 'xor' 'xor_ln64_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5056 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_863 = and i1 %or_ln64_392, i1 %xor_ln64_510" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5056 'and' 'and_ln64_863' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5057 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_864 = and i1 %tmp_1233, i1 %select_ln64_509" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5057 'and' 'and_ln64_864' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_393)   --->   "%or_ln64_717 = or i1 %and_ln64_862, i1 %and_ln64_864" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5058 'or' 'or_ln64_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_393)   --->   "%xor_ln64_511 = xor i1 %or_ln64_717, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5059 'xor' 'xor_ln64_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_393)   --->   "%and_ln64_865 = and i1 %tmp_1229, i1 %xor_ln64_511" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5060 'and' 'and_ln64_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5061 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_393 = or i1 %and_ln64_863, i1 %and_ln64_865" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5061 'or' 'or_ln64_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5062 [1/1] (0.00ns)   --->   "%sext_ln64_236 = sext i16 %input_138_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5062 'sext' 'sext_ln64_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5063 [1/1] (1.94ns)   --->   "%mul_ln64_138 = mul i32 %sext_ln64_236, i32 %sext_ln64_236" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5063 'mul' 'mul_ln64_138' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5064 [1/1] (0.00ns)   --->   "%trunc_ln64_158 = trunc i32 %mul_ln64_138" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5064 'trunc' 'trunc_ln64_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5065 [1/1] (0.73ns)   --->   "%icmp_ln64_532 = icmp_ne  i11 %trunc_ln64_158, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5065 'icmp' 'icmp_ln64_532' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_264)   --->   "%select_ln64_528 = select i1 %and_ln64_893, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5066 'select' 'select_ln64_528' <Predicate = (or_ln64_407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_264)   --->   "%select_ln64_529 = select i1 %or_ln64_407, i16 %select_ln64_528, i16 %sum_535" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5067 'select' 'select_ln64_529' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5068 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_264)   --->   "%shl_ln64_121 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_529, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5068 'bitconcatenate' 'shl_ln64_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5069 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_264)   --->   "%sext_ln64_245 = sext i28 %shl_ln64_121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5069 'sext' 'sext_ln64_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5070 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_264 = add i32 %sext_ln64_245, i32 %mul_ln64_143" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5070 'add' 'add_ln64_264' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5071 [1/1] (0.00ns)   --->   "%tmp_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_264, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5071 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node sum_536)   --->   "%sum_149 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_264, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5072 'partselect' 'sum_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5073 [1/1] (0.00ns) (grouped into LUT with out node sum_536)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_264, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5073 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node sum_536)   --->   "%tmp_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_264, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5074 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_897)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_264, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5075 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node sum_536)   --->   "%or_ln64_408 = or i1 %tmp_1267, i1 %icmp_ln64_551" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5076 'or' 'or_ln64_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node sum_536)   --->   "%and_ln64_896 = and i1 %or_ln64_408, i1 %tmp_1268" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5077 'and' 'and_ln64_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5078 [1/1] (0.00ns) (grouped into LUT with out node sum_536)   --->   "%zext_ln64_143 = zext i1 %and_ln64_896" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5078 'zext' 'zext_ln64_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5079 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_536 = add i16 %sum_149, i16 %zext_ln64_143" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5079 'add' 'sum_536' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5080 [1/1] (0.00ns)   --->   "%tmp_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_536, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5080 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5081 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_897)   --->   "%xor_ln64_530 = xor i1 %tmp_1270, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5081 'xor' 'xor_ln64_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5082 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_897 = and i1 %tmp_1269, i1 %xor_ln64_530" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5082 'and' 'and_ln64_897' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5083 [1/1] (0.00ns)   --->   "%tmp_466 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_264, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5083 'partselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5084 [1/1] (0.57ns)   --->   "%icmp_ln64_552 = icmp_eq  i3 %tmp_466, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5084 'icmp' 'icmp_ln64_552' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5085 [1/1] (0.00ns)   --->   "%tmp_468 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_264, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5085 'partselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5086 [1/1] (0.70ns)   --->   "%icmp_ln64_553 = icmp_eq  i4 %tmp_468, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5086 'icmp' 'icmp_ln64_553' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5087 [1/1] (0.70ns)   --->   "%icmp_ln64_554 = icmp_eq  i4 %tmp_468, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5087 'icmp' 'icmp_ln64_554' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_900)   --->   "%select_ln64_530 = select i1 %and_ln64_897, i1 %icmp_ln64_553, i1 %icmp_ln64_554" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5088 'select' 'select_ln64_530' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_901)   --->   "%tmp_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_264, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5089 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_901)   --->   "%xor_ln64_902 = xor i1 %tmp_1271, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5090 'xor' 'xor_ln64_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_901)   --->   "%and_ln64_898 = and i1 %icmp_ln64_552, i1 %xor_ln64_902" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5091 'and' 'and_ln64_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_901)   --->   "%select_ln64_531 = select i1 %and_ln64_897, i1 %and_ln64_898, i1 %icmp_ln64_553" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5092 'select' 'select_ln64_531' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_410)   --->   "%and_ln64_899 = and i1 %and_ln64_897, i1 %icmp_ln64_553" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5093 'and' 'and_ln64_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_900)   --->   "%xor_ln64_531 = xor i1 %select_ln64_530, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5094 'xor' 'xor_ln64_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_900)   --->   "%or_ln64_409 = or i1 %tmp_1270, i1 %xor_ln64_531" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5095 'or' 'or_ln64_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_900)   --->   "%xor_ln64_532 = xor i1 %tmp_1266, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5096 'xor' 'xor_ln64_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5097 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_900 = and i1 %or_ln64_409, i1 %xor_ln64_532" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5097 'and' 'and_ln64_900' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5098 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_901 = and i1 %tmp_1270, i1 %select_ln64_531" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5098 'and' 'and_ln64_901' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_410)   --->   "%or_ln64_722 = or i1 %and_ln64_899, i1 %and_ln64_901" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5099 'or' 'or_ln64_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_410)   --->   "%xor_ln64_533 = xor i1 %or_ln64_722, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5100 'xor' 'xor_ln64_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_410)   --->   "%and_ln64_902 = and i1 %tmp_1266, i1 %xor_ln64_533" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5101 'and' 'and_ln64_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5102 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_410 = or i1 %and_ln64_900, i1 %and_ln64_902" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5102 'or' 'or_ln64_410' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5103 [1/1] (0.00ns)   --->   "%sext_ln64_246 = sext i16 %input_144_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5103 'sext' 'sext_ln64_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5104 [1/1] (1.94ns)   --->   "%mul_ln64_144 = mul i32 %sext_ln64_246, i32 %sext_ln64_246" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5104 'mul' 'mul_ln64_144' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_266)   --->   "%select_ln64_532 = select i1 %and_ln64_900, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5105 'select' 'select_ln64_532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_266)   --->   "%select_ln64_533 = select i1 %or_ln64_410, i16 %select_ln64_532, i16 %sum_536" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5106 'select' 'select_ln64_533' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5107 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_266)   --->   "%shl_ln64_122 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_533, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5107 'bitconcatenate' 'shl_ln64_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_266)   --->   "%sext_ln64_247 = sext i28 %shl_ln64_122" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5108 'sext' 'sext_ln64_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5109 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_266 = add i32 %sext_ln64_247, i32 %mul_ln64_144" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5109 'add' 'add_ln64_266' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5110 [1/1] (0.00ns)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_266, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5110 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5111 [1/1] (0.00ns) (grouped into LUT with out node sum_537)   --->   "%sum_150 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_266, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5111 'partselect' 'sum_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node sum_537)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_266, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5112 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5113 [1/1] (0.00ns) (grouped into LUT with out node sum_537)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_266, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5113 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5114 [1/1] (0.00ns)   --->   "%trunc_ln64_165 = trunc i32 %mul_ln64_144" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5114 'trunc' 'trunc_ln64_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5115 [1/1] (0.73ns)   --->   "%icmp_ln64_555 = icmp_ne  i11 %trunc_ln64_165, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5115 'icmp' 'icmp_ln64_555' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5116 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_904)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_266, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5116 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5117 [1/1] (0.00ns) (grouped into LUT with out node sum_537)   --->   "%or_ln64_411 = or i1 %tmp_1273, i1 %icmp_ln64_555" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5117 'or' 'or_ln64_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5118 [1/1] (0.00ns) (grouped into LUT with out node sum_537)   --->   "%and_ln64_903 = and i1 %or_ln64_411, i1 %tmp_1274" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5118 'and' 'and_ln64_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node sum_537)   --->   "%zext_ln64_144 = zext i1 %and_ln64_903" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5119 'zext' 'zext_ln64_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5120 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_537 = add i16 %sum_150, i16 %zext_ln64_144" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5120 'add' 'sum_537' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5121 [1/1] (0.00ns)   --->   "%tmp_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_537, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5121 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5122 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_904)   --->   "%xor_ln64_534 = xor i1 %tmp_1276, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5122 'xor' 'xor_ln64_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5123 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_904 = and i1 %tmp_1275, i1 %xor_ln64_534" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5123 'and' 'and_ln64_904' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5124 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_266, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5124 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5125 [1/1] (0.57ns)   --->   "%icmp_ln64_556 = icmp_eq  i3 %tmp_469, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5125 'icmp' 'icmp_ln64_556' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5126 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_266, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5126 'partselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5127 [1/1] (0.70ns)   --->   "%icmp_ln64_557 = icmp_eq  i4 %tmp_471, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5127 'icmp' 'icmp_ln64_557' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5128 [1/1] (0.70ns)   --->   "%icmp_ln64_558 = icmp_eq  i4 %tmp_471, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5128 'icmp' 'icmp_ln64_558' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_907)   --->   "%select_ln64_534 = select i1 %and_ln64_904, i1 %icmp_ln64_557, i1 %icmp_ln64_558" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5129 'select' 'select_ln64_534' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5130 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_908)   --->   "%tmp_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_266, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5130 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5131 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_908)   --->   "%xor_ln64_903 = xor i1 %tmp_1277, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5131 'xor' 'xor_ln64_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5132 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_908)   --->   "%and_ln64_905 = and i1 %icmp_ln64_556, i1 %xor_ln64_903" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5132 'and' 'and_ln64_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5133 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_908)   --->   "%select_ln64_535 = select i1 %and_ln64_904, i1 %and_ln64_905, i1 %icmp_ln64_557" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5133 'select' 'select_ln64_535' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5134 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_413)   --->   "%and_ln64_906 = and i1 %and_ln64_904, i1 %icmp_ln64_557" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5134 'and' 'and_ln64_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_907)   --->   "%xor_ln64_535 = xor i1 %select_ln64_534, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5135 'xor' 'xor_ln64_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5136 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_907)   --->   "%or_ln64_412 = or i1 %tmp_1276, i1 %xor_ln64_535" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5136 'or' 'or_ln64_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_907)   --->   "%xor_ln64_536 = xor i1 %tmp_1272, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5137 'xor' 'xor_ln64_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_907 = and i1 %or_ln64_412, i1 %xor_ln64_536" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5138 'and' 'and_ln64_907' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_908 = and i1 %tmp_1276, i1 %select_ln64_535" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5139 'and' 'and_ln64_908' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_413)   --->   "%or_ln64_723 = or i1 %and_ln64_906, i1 %and_ln64_908" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5140 'or' 'or_ln64_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_413)   --->   "%xor_ln64_537 = xor i1 %or_ln64_723, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5141 'xor' 'xor_ln64_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5142 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_413)   --->   "%and_ln64_909 = and i1 %tmp_1272, i1 %xor_ln64_537" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5142 'and' 'and_ln64_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5143 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_413 = or i1 %and_ln64_907, i1 %and_ln64_909" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5143 'or' 'or_ln64_413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5144 [1/1] (0.00ns)   --->   "%sext_ln64_248 = sext i16 %input_145_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5144 'sext' 'sext_ln64_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5145 [1/1] (1.94ns)   --->   "%mul_ln64_145 = mul i32 %sext_ln64_248, i32 %sext_ln64_248" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5145 'mul' 'mul_ln64_145' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5146 [1/1] (0.00ns)   --->   "%trunc_ln64_166 = trunc i32 %mul_ln64_145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5146 'trunc' 'trunc_ln64_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5147 [1/1] (0.73ns)   --->   "%icmp_ln64_559 = icmp_ne  i11 %trunc_ln64_166, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5147 'icmp' 'icmp_ln64_559' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_277)   --->   "%select_ln64_554 = select i1 %and_ln64_937, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5148 'select' 'select_ln64_554' <Predicate = (or_ln64_427)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_277)   --->   "%select_ln64_555 = select i1 %or_ln64_427, i16 %select_ln64_554, i16 %sum_541" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5149 'select' 'select_ln64_555' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_277)   --->   "%shl_ln64_127 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_555, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5150 'bitconcatenate' 'shl_ln64_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_277)   --->   "%sext_ln64_257 = sext i28 %shl_ln64_127" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5151 'sext' 'sext_ln64_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5152 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_277 = add i32 %sext_ln64_257, i32 %mul_ln64_150" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5152 'add' 'add_ln64_277' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5153 [1/1] (0.00ns)   --->   "%tmp_1309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_277, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5153 'bitselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node sum_542)   --->   "%sum_156 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_277, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5154 'partselect' 'sum_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node sum_542)   --->   "%tmp_1310 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_277, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5155 'bitselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5156 [1/1] (0.00ns) (grouped into LUT with out node sum_542)   --->   "%tmp_1311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_277, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5156 'bitselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_941)   --->   "%tmp_1312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_277, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5157 'bitselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node sum_542)   --->   "%or_ln64_428 = or i1 %tmp_1310, i1 %icmp_ln64_578" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5158 'or' 'or_ln64_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node sum_542)   --->   "%and_ln64_940 = and i1 %or_ln64_428, i1 %tmp_1311" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5159 'and' 'and_ln64_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5160 [1/1] (0.00ns) (grouped into LUT with out node sum_542)   --->   "%zext_ln64_150 = zext i1 %and_ln64_940" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5160 'zext' 'zext_ln64_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5161 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_542 = add i16 %sum_156, i16 %zext_ln64_150" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5161 'add' 'sum_542' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5162 [1/1] (0.00ns)   --->   "%tmp_1313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_542, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5162 'bitselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5163 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_941)   --->   "%xor_ln64_556 = xor i1 %tmp_1313, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5163 'xor' 'xor_ln64_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5164 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_941 = and i1 %tmp_1312, i1 %xor_ln64_556" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5164 'and' 'and_ln64_941' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5165 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_277, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5165 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5166 [1/1] (0.57ns)   --->   "%icmp_ln64_579 = icmp_eq  i3 %tmp_489, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5166 'icmp' 'icmp_ln64_579' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5167 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_277, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5167 'partselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5168 [1/1] (0.70ns)   --->   "%icmp_ln64_580 = icmp_eq  i4 %tmp_491, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5168 'icmp' 'icmp_ln64_580' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5169 [1/1] (0.70ns)   --->   "%icmp_ln64_581 = icmp_eq  i4 %tmp_491, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5169 'icmp' 'icmp_ln64_581' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_944)   --->   "%select_ln64_556 = select i1 %and_ln64_941, i1 %icmp_ln64_580, i1 %icmp_ln64_581" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5170 'select' 'select_ln64_556' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5171 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_945)   --->   "%tmp_1314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_277, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5171 'bitselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5172 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_945)   --->   "%xor_ln64_908 = xor i1 %tmp_1314, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5172 'xor' 'xor_ln64_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5173 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_945)   --->   "%and_ln64_942 = and i1 %icmp_ln64_579, i1 %xor_ln64_908" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5173 'and' 'and_ln64_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5174 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_945)   --->   "%select_ln64_557 = select i1 %and_ln64_941, i1 %and_ln64_942, i1 %icmp_ln64_580" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5174 'select' 'select_ln64_557' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5175 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_430)   --->   "%and_ln64_943 = and i1 %and_ln64_941, i1 %icmp_ln64_580" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5175 'and' 'and_ln64_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5176 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_944)   --->   "%xor_ln64_557 = xor i1 %select_ln64_556, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5176 'xor' 'xor_ln64_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_944)   --->   "%or_ln64_429 = or i1 %tmp_1313, i1 %xor_ln64_557" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5177 'or' 'or_ln64_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_944)   --->   "%xor_ln64_558 = xor i1 %tmp_1309, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5178 'xor' 'xor_ln64_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5179 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_944 = and i1 %or_ln64_429, i1 %xor_ln64_558" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5179 'and' 'and_ln64_944' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5180 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_945 = and i1 %tmp_1313, i1 %select_ln64_557" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5180 'and' 'and_ln64_945' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_430)   --->   "%or_ln64_728 = or i1 %and_ln64_943, i1 %and_ln64_945" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5181 'or' 'or_ln64_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_430)   --->   "%xor_ln64_559 = xor i1 %or_ln64_728, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5182 'xor' 'xor_ln64_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_430)   --->   "%and_ln64_946 = and i1 %tmp_1309, i1 %xor_ln64_559" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5183 'and' 'and_ln64_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5184 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_430 = or i1 %and_ln64_944, i1 %and_ln64_946" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5184 'or' 'or_ln64_430' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5185 [1/1] (0.00ns)   --->   "%sext_ln64_258 = sext i16 %input_151_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5185 'sext' 'sext_ln64_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5186 [1/1] (1.94ns)   --->   "%mul_ln64_151 = mul i32 %sext_ln64_258, i32 %sext_ln64_258" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5186 'mul' 'mul_ln64_151' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_279)   --->   "%select_ln64_558 = select i1 %and_ln64_944, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5187 'select' 'select_ln64_558' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_279)   --->   "%select_ln64_559 = select i1 %or_ln64_430, i16 %select_ln64_558, i16 %sum_542" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5188 'select' 'select_ln64_559' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_279)   --->   "%shl_ln64_128 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_559, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5189 'bitconcatenate' 'shl_ln64_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_279)   --->   "%sext_ln64_259 = sext i28 %shl_ln64_128" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5190 'sext' 'sext_ln64_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5191 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_279 = add i32 %sext_ln64_259, i32 %mul_ln64_151" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5191 'add' 'add_ln64_279' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5192 [1/1] (0.00ns)   --->   "%tmp_1315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_279, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5192 'bitselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5193 [1/1] (0.00ns) (grouped into LUT with out node sum_543)   --->   "%sum_157 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_279, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5193 'partselect' 'sum_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node sum_543)   --->   "%tmp_1316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_279, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5194 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node sum_543)   --->   "%tmp_1317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_279, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5195 'bitselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5196 [1/1] (0.00ns)   --->   "%trunc_ln64_173 = trunc i32 %mul_ln64_151" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5196 'trunc' 'trunc_ln64_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5197 [1/1] (0.73ns)   --->   "%icmp_ln64_582 = icmp_ne  i11 %trunc_ln64_173, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5197 'icmp' 'icmp_ln64_582' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_948)   --->   "%tmp_1318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_279, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5198 'bitselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node sum_543)   --->   "%or_ln64_431 = or i1 %tmp_1316, i1 %icmp_ln64_582" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5199 'or' 'or_ln64_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node sum_543)   --->   "%and_ln64_947 = and i1 %or_ln64_431, i1 %tmp_1317" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5200 'and' 'and_ln64_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node sum_543)   --->   "%zext_ln64_151 = zext i1 %and_ln64_947" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5201 'zext' 'zext_ln64_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5202 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_543 = add i16 %sum_157, i16 %zext_ln64_151" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5202 'add' 'sum_543' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5203 [1/1] (0.00ns)   --->   "%tmp_1319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_543, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5203 'bitselect' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_948)   --->   "%xor_ln64_560 = xor i1 %tmp_1319, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5204 'xor' 'xor_ln64_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5205 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_948 = and i1 %tmp_1318, i1 %xor_ln64_560" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5205 'and' 'and_ln64_948' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5206 [1/1] (0.00ns)   --->   "%tmp_492 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_279, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5206 'partselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5207 [1/1] (0.57ns)   --->   "%icmp_ln64_583 = icmp_eq  i3 %tmp_492, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5207 'icmp' 'icmp_ln64_583' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5208 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_279, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5208 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5209 [1/1] (0.70ns)   --->   "%icmp_ln64_584 = icmp_eq  i4 %tmp_494, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5209 'icmp' 'icmp_ln64_584' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5210 [1/1] (0.70ns)   --->   "%icmp_ln64_585 = icmp_eq  i4 %tmp_494, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5210 'icmp' 'icmp_ln64_585' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5211 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_951)   --->   "%select_ln64_560 = select i1 %and_ln64_948, i1 %icmp_ln64_584, i1 %icmp_ln64_585" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5211 'select' 'select_ln64_560' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5212 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_952)   --->   "%tmp_1320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_279, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5212 'bitselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_952)   --->   "%xor_ln64_909 = xor i1 %tmp_1320, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5213 'xor' 'xor_ln64_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_952)   --->   "%and_ln64_949 = and i1 %icmp_ln64_583, i1 %xor_ln64_909" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5214 'and' 'and_ln64_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5215 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_952)   --->   "%select_ln64_561 = select i1 %and_ln64_948, i1 %and_ln64_949, i1 %icmp_ln64_584" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5215 'select' 'select_ln64_561' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5216 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_433)   --->   "%and_ln64_950 = and i1 %and_ln64_948, i1 %icmp_ln64_584" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5216 'and' 'and_ln64_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_951)   --->   "%xor_ln64_561 = xor i1 %select_ln64_560, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5217 'xor' 'xor_ln64_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5218 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_951)   --->   "%or_ln64_432 = or i1 %tmp_1319, i1 %xor_ln64_561" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5218 'or' 'or_ln64_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5219 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_951)   --->   "%xor_ln64_562 = xor i1 %tmp_1315, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5219 'xor' 'xor_ln64_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5220 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_951 = and i1 %or_ln64_432, i1 %xor_ln64_562" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5220 'and' 'and_ln64_951' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_952 = and i1 %tmp_1319, i1 %select_ln64_561" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5221 'and' 'and_ln64_952' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5222 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_433)   --->   "%or_ln64_729 = or i1 %and_ln64_950, i1 %and_ln64_952" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5222 'or' 'or_ln64_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_433)   --->   "%xor_ln64_563 = xor i1 %or_ln64_729, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5223 'xor' 'xor_ln64_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5224 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_433)   --->   "%and_ln64_953 = and i1 %tmp_1315, i1 %xor_ln64_563" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5224 'and' 'and_ln64_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5225 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_433 = or i1 %and_ln64_951, i1 %and_ln64_953" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5225 'or' 'or_ln64_433' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5226 [1/1] (0.00ns)   --->   "%sext_ln64_260 = sext i16 %input_152_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5226 'sext' 'sext_ln64_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5227 [1/1] (1.94ns)   --->   "%mul_ln64_152 = mul i32 %sext_ln64_260, i32 %sext_ln64_260" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5227 'mul' 'mul_ln64_152' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5228 [1/1] (0.00ns)   --->   "%trunc_ln64_174 = trunc i32 %mul_ln64_152" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5228 'trunc' 'trunc_ln64_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5229 [1/1] (0.73ns)   --->   "%icmp_ln64_586 = icmp_ne  i11 %trunc_ln64_174, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5229 'icmp' 'icmp_ln64_586' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5230 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_290)   --->   "%select_ln64_580 = select i1 %and_ln64_981, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5230 'select' 'select_ln64_580' <Predicate = (or_ln64_447)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_290)   --->   "%select_ln64_581 = select i1 %or_ln64_447, i16 %select_ln64_580, i16 %sum_547" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5231 'select' 'select_ln64_581' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5232 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_290)   --->   "%shl_ln64_133 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_581, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5232 'bitconcatenate' 'shl_ln64_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_290)   --->   "%sext_ln64_269 = sext i28 %shl_ln64_133" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5233 'sext' 'sext_ln64_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5234 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_290 = add i32 %sext_ln64_269, i32 %mul_ln64_157" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5234 'add' 'add_ln64_290' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5235 [1/1] (0.00ns)   --->   "%tmp_1352 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_290, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5235 'bitselect' 'tmp_1352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5236 [1/1] (0.00ns) (grouped into LUT with out node sum_548)   --->   "%sum_163 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_290, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5236 'partselect' 'sum_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node sum_548)   --->   "%tmp_1353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_290, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5237 'bitselect' 'tmp_1353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node sum_548)   --->   "%tmp_1354 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_290, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5238 'bitselect' 'tmp_1354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5239 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_985)   --->   "%tmp_1355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_290, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5239 'bitselect' 'tmp_1355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5240 [1/1] (0.00ns) (grouped into LUT with out node sum_548)   --->   "%or_ln64_448 = or i1 %tmp_1353, i1 %icmp_ln64_605" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5240 'or' 'or_ln64_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node sum_548)   --->   "%and_ln64_984 = and i1 %or_ln64_448, i1 %tmp_1354" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5241 'and' 'and_ln64_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5242 [1/1] (0.00ns) (grouped into LUT with out node sum_548)   --->   "%zext_ln64_157 = zext i1 %and_ln64_984" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5242 'zext' 'zext_ln64_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5243 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_548 = add i16 %sum_163, i16 %zext_ln64_157" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5243 'add' 'sum_548' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5244 [1/1] (0.00ns)   --->   "%tmp_1356 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_548, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5244 'bitselect' 'tmp_1356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_985)   --->   "%xor_ln64_582 = xor i1 %tmp_1356, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5245 'xor' 'xor_ln64_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5246 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_985 = and i1 %tmp_1355, i1 %xor_ln64_582" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5246 'and' 'and_ln64_985' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5247 [1/1] (0.00ns)   --->   "%tmp_512 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_290, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5247 'partselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5248 [1/1] (0.57ns)   --->   "%icmp_ln64_606 = icmp_eq  i3 %tmp_512, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5248 'icmp' 'icmp_ln64_606' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5249 [1/1] (0.00ns)   --->   "%tmp_514 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_290, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5249 'partselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5250 [1/1] (0.70ns)   --->   "%icmp_ln64_607 = icmp_eq  i4 %tmp_514, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5250 'icmp' 'icmp_ln64_607' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5251 [1/1] (0.70ns)   --->   "%icmp_ln64_608 = icmp_eq  i4 %tmp_514, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5251 'icmp' 'icmp_ln64_608' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5252 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_988)   --->   "%select_ln64_582 = select i1 %and_ln64_985, i1 %icmp_ln64_607, i1 %icmp_ln64_608" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5252 'select' 'select_ln64_582' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5253 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_989)   --->   "%tmp_1357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_290, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5253 'bitselect' 'tmp_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5254 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_989)   --->   "%xor_ln64_914 = xor i1 %tmp_1357, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5254 'xor' 'xor_ln64_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_989)   --->   "%and_ln64_986 = and i1 %icmp_ln64_606, i1 %xor_ln64_914" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5255 'and' 'and_ln64_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5256 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_989)   --->   "%select_ln64_583 = select i1 %and_ln64_985, i1 %and_ln64_986, i1 %icmp_ln64_607" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5256 'select' 'select_ln64_583' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5257 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_450)   --->   "%and_ln64_987 = and i1 %and_ln64_985, i1 %icmp_ln64_607" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5257 'and' 'and_ln64_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5258 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_988)   --->   "%xor_ln64_583 = xor i1 %select_ln64_582, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5258 'xor' 'xor_ln64_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5259 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_988)   --->   "%or_ln64_449 = or i1 %tmp_1356, i1 %xor_ln64_583" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5259 'or' 'or_ln64_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5260 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_988)   --->   "%xor_ln64_584 = xor i1 %tmp_1352, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5260 'xor' 'xor_ln64_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5261 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_988 = and i1 %or_ln64_449, i1 %xor_ln64_584" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5261 'and' 'and_ln64_988' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5262 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_989 = and i1 %tmp_1356, i1 %select_ln64_583" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5262 'and' 'and_ln64_989' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5263 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_450)   --->   "%or_ln64_734 = or i1 %and_ln64_987, i1 %and_ln64_989" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5263 'or' 'or_ln64_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5264 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_450)   --->   "%xor_ln64_585 = xor i1 %or_ln64_734, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5264 'xor' 'xor_ln64_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_450)   --->   "%and_ln64_990 = and i1 %tmp_1352, i1 %xor_ln64_585" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5265 'and' 'and_ln64_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5266 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_450 = or i1 %and_ln64_988, i1 %and_ln64_990" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5266 'or' 'or_ln64_450' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5267 [1/1] (0.00ns)   --->   "%sext_ln64_270 = sext i16 %input_158_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5267 'sext' 'sext_ln64_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5268 [1/1] (1.94ns)   --->   "%mul_ln64_158 = mul i32 %sext_ln64_270, i32 %sext_ln64_270" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5268 'mul' 'mul_ln64_158' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5269 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_292)   --->   "%select_ln64_584 = select i1 %and_ln64_988, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5269 'select' 'select_ln64_584' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_292)   --->   "%select_ln64_585 = select i1 %or_ln64_450, i16 %select_ln64_584, i16 %sum_548" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5270 'select' 'select_ln64_585' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5271 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_292)   --->   "%shl_ln64_134 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_585, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5271 'bitconcatenate' 'shl_ln64_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_292)   --->   "%sext_ln64_271 = sext i28 %shl_ln64_134" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5272 'sext' 'sext_ln64_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5273 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_292 = add i32 %sext_ln64_271, i32 %mul_ln64_158" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5273 'add' 'add_ln64_292' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5274 [1/1] (0.00ns)   --->   "%tmp_1358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_292, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5274 'bitselect' 'tmp_1358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5275 [1/1] (0.00ns) (grouped into LUT with out node sum_549)   --->   "%sum_164 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_292, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5275 'partselect' 'sum_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node sum_549)   --->   "%tmp_1359 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_292, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5276 'bitselect' 'tmp_1359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node sum_549)   --->   "%tmp_1360 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_292, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5277 'bitselect' 'tmp_1360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5278 [1/1] (0.00ns)   --->   "%trunc_ln64_181 = trunc i32 %mul_ln64_158" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5278 'trunc' 'trunc_ln64_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5279 [1/1] (0.73ns)   --->   "%icmp_ln64_609 = icmp_ne  i11 %trunc_ln64_181, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5279 'icmp' 'icmp_ln64_609' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_992)   --->   "%tmp_1361 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_292, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5280 'bitselect' 'tmp_1361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node sum_549)   --->   "%or_ln64_451 = or i1 %tmp_1359, i1 %icmp_ln64_609" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5281 'or' 'or_ln64_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node sum_549)   --->   "%and_ln64_991 = and i1 %or_ln64_451, i1 %tmp_1360" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5282 'and' 'and_ln64_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node sum_549)   --->   "%zext_ln64_158 = zext i1 %and_ln64_991" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5283 'zext' 'zext_ln64_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5284 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_549 = add i16 %sum_164, i16 %zext_ln64_158" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5284 'add' 'sum_549' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5285 [1/1] (0.00ns)   --->   "%tmp_1362 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_549, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5285 'bitselect' 'tmp_1362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5286 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_992)   --->   "%xor_ln64_586 = xor i1 %tmp_1362, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5286 'xor' 'xor_ln64_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5287 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_992 = and i1 %tmp_1361, i1 %xor_ln64_586" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5287 'and' 'and_ln64_992' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5288 [1/1] (0.00ns)   --->   "%tmp_515 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_292, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5288 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5289 [1/1] (0.57ns)   --->   "%icmp_ln64_610 = icmp_eq  i3 %tmp_515, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5289 'icmp' 'icmp_ln64_610' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5290 [1/1] (0.00ns)   --->   "%tmp_517 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_292, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5290 'partselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5291 [1/1] (0.70ns)   --->   "%icmp_ln64_611 = icmp_eq  i4 %tmp_517, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5291 'icmp' 'icmp_ln64_611' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5292 [1/1] (0.70ns)   --->   "%icmp_ln64_612 = icmp_eq  i4 %tmp_517, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5292 'icmp' 'icmp_ln64_612' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5293 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_995)   --->   "%select_ln64_586 = select i1 %and_ln64_992, i1 %icmp_ln64_611, i1 %icmp_ln64_612" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5293 'select' 'select_ln64_586' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_996)   --->   "%tmp_1363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_292, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5294 'bitselect' 'tmp_1363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5295 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_996)   --->   "%xor_ln64_915 = xor i1 %tmp_1363, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5295 'xor' 'xor_ln64_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_996)   --->   "%and_ln64_993 = and i1 %icmp_ln64_610, i1 %xor_ln64_915" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5296 'and' 'and_ln64_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_996)   --->   "%select_ln64_587 = select i1 %and_ln64_992, i1 %and_ln64_993, i1 %icmp_ln64_611" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5297 'select' 'select_ln64_587' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_453)   --->   "%and_ln64_994 = and i1 %and_ln64_992, i1 %icmp_ln64_611" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5298 'and' 'and_ln64_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_995)   --->   "%xor_ln64_587 = xor i1 %select_ln64_586, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5299 'xor' 'xor_ln64_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_995)   --->   "%or_ln64_452 = or i1 %tmp_1362, i1 %xor_ln64_587" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5300 'or' 'or_ln64_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_995)   --->   "%xor_ln64_588 = xor i1 %tmp_1358, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5301 'xor' 'xor_ln64_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5302 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_995 = and i1 %or_ln64_452, i1 %xor_ln64_588" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5302 'and' 'and_ln64_995' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_996 = and i1 %tmp_1362, i1 %select_ln64_587" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5303 'and' 'and_ln64_996' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_453)   --->   "%or_ln64_735 = or i1 %and_ln64_994, i1 %and_ln64_996" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5304 'or' 'or_ln64_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_453)   --->   "%xor_ln64_589 = xor i1 %or_ln64_735, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5305 'xor' 'xor_ln64_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_453)   --->   "%and_ln64_997 = and i1 %tmp_1358, i1 %xor_ln64_589" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5306 'and' 'and_ln64_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5307 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_453 = or i1 %and_ln64_995, i1 %and_ln64_997" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5307 'or' 'or_ln64_453' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5308 [1/1] (0.00ns)   --->   "%sext_ln64_272 = sext i16 %input_159_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5308 'sext' 'sext_ln64_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5309 [1/1] (1.94ns)   --->   "%mul_ln64_159 = mul i32 %sext_ln64_272, i32 %sext_ln64_272" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5309 'mul' 'mul_ln64_159' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5310 [1/1] (0.00ns)   --->   "%trunc_ln64_182 = trunc i32 %mul_ln64_159" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5310 'trunc' 'trunc_ln64_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5311 [1/1] (0.73ns)   --->   "%icmp_ln64_613 = icmp_ne  i11 %trunc_ln64_182, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5311 'icmp' 'icmp_ln64_613' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_303)   --->   "%select_ln64_606 = select i1 %and_ln64_1025, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5312 'select' 'select_ln64_606' <Predicate = (or_ln64_467)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_303)   --->   "%select_ln64_607 = select i1 %or_ln64_467, i16 %select_ln64_606, i16 %sum_553" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5313 'select' 'select_ln64_607' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_303)   --->   "%shl_ln64_139 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_607, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5314 'bitconcatenate' 'shl_ln64_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_303)   --->   "%sext_ln64_281 = sext i28 %shl_ln64_139" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5315 'sext' 'sext_ln64_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5316 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_303 = add i32 %sext_ln64_281, i32 %mul_ln64_164" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5316 'add' 'add_ln64_303' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5317 [1/1] (0.00ns)   --->   "%tmp_1395 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_303, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5317 'bitselect' 'tmp_1395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5318 [1/1] (0.00ns) (grouped into LUT with out node sum_554)   --->   "%sum_170 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_303, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5318 'partselect' 'sum_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node sum_554)   --->   "%tmp_1396 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_303, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5319 'bitselect' 'tmp_1396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node sum_554)   --->   "%tmp_1397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_303, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5320 'bitselect' 'tmp_1397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1029)   --->   "%tmp_1398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_303, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5321 'bitselect' 'tmp_1398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node sum_554)   --->   "%or_ln64_468 = or i1 %tmp_1396, i1 %icmp_ln64_632" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5322 'or' 'or_ln64_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node sum_554)   --->   "%and_ln64_1028 = and i1 %or_ln64_468, i1 %tmp_1397" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5323 'and' 'and_ln64_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node sum_554)   --->   "%zext_ln64_164 = zext i1 %and_ln64_1028" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5324 'zext' 'zext_ln64_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5325 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_554 = add i16 %sum_170, i16 %zext_ln64_164" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5325 'add' 'sum_554' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5326 [1/1] (0.00ns)   --->   "%tmp_1399 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_554, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5326 'bitselect' 'tmp_1399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1029)   --->   "%xor_ln64_608 = xor i1 %tmp_1399, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5327 'xor' 'xor_ln64_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5328 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1029 = and i1 %tmp_1398, i1 %xor_ln64_608" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5328 'and' 'and_ln64_1029' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5329 [1/1] (0.00ns)   --->   "%tmp_535 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_303, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5329 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5330 [1/1] (0.57ns)   --->   "%icmp_ln64_633 = icmp_eq  i3 %tmp_535, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5330 'icmp' 'icmp_ln64_633' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5331 [1/1] (0.00ns)   --->   "%tmp_537 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_303, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5331 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5332 [1/1] (0.70ns)   --->   "%icmp_ln64_634 = icmp_eq  i4 %tmp_537, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5332 'icmp' 'icmp_ln64_634' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5333 [1/1] (0.70ns)   --->   "%icmp_ln64_635 = icmp_eq  i4 %tmp_537, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5333 'icmp' 'icmp_ln64_635' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5334 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1032)   --->   "%select_ln64_608 = select i1 %and_ln64_1029, i1 %icmp_ln64_634, i1 %icmp_ln64_635" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5334 'select' 'select_ln64_608' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5335 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1033)   --->   "%tmp_1400 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_303, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5335 'bitselect' 'tmp_1400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5336 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1033)   --->   "%xor_ln64_920 = xor i1 %tmp_1400, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5336 'xor' 'xor_ln64_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5337 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1033)   --->   "%and_ln64_1030 = and i1 %icmp_ln64_633, i1 %xor_ln64_920" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5337 'and' 'and_ln64_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5338 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1033)   --->   "%select_ln64_609 = select i1 %and_ln64_1029, i1 %and_ln64_1030, i1 %icmp_ln64_634" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5338 'select' 'select_ln64_609' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5339 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_470)   --->   "%and_ln64_1031 = and i1 %and_ln64_1029, i1 %icmp_ln64_634" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5339 'and' 'and_ln64_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1032)   --->   "%xor_ln64_609 = xor i1 %select_ln64_608, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5340 'xor' 'xor_ln64_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1032)   --->   "%or_ln64_469 = or i1 %tmp_1399, i1 %xor_ln64_609" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5341 'or' 'or_ln64_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1032)   --->   "%xor_ln64_610 = xor i1 %tmp_1395, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5342 'xor' 'xor_ln64_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5343 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1032 = and i1 %or_ln64_469, i1 %xor_ln64_610" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5343 'and' 'and_ln64_1032' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5344 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1033 = and i1 %tmp_1399, i1 %select_ln64_609" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5344 'and' 'and_ln64_1033' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5345 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_470)   --->   "%or_ln64_740 = or i1 %and_ln64_1031, i1 %and_ln64_1033" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5345 'or' 'or_ln64_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_470)   --->   "%xor_ln64_611 = xor i1 %or_ln64_740, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5346 'xor' 'xor_ln64_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_470)   --->   "%and_ln64_1034 = and i1 %tmp_1395, i1 %xor_ln64_611" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5347 'and' 'and_ln64_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5348 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_470 = or i1 %and_ln64_1032, i1 %and_ln64_1034" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5348 'or' 'or_ln64_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5349 [1/1] (0.00ns)   --->   "%sext_ln64_282 = sext i16 %input_165_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5349 'sext' 'sext_ln64_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5350 [1/1] (1.94ns)   --->   "%mul_ln64_165 = mul i32 %sext_ln64_282, i32 %sext_ln64_282" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5350 'mul' 'mul_ln64_165' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_305)   --->   "%select_ln64_610 = select i1 %and_ln64_1032, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5351 'select' 'select_ln64_610' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_305)   --->   "%select_ln64_611 = select i1 %or_ln64_470, i16 %select_ln64_610, i16 %sum_554" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5352 'select' 'select_ln64_611' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_305)   --->   "%shl_ln64_140 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_611, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5353 'bitconcatenate' 'shl_ln64_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5354 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_305)   --->   "%sext_ln64_283 = sext i28 %shl_ln64_140" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5354 'sext' 'sext_ln64_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5355 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_305 = add i32 %sext_ln64_283, i32 %mul_ln64_165" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5355 'add' 'add_ln64_305' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5356 [1/1] (0.00ns)   --->   "%tmp_1401 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_305, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5356 'bitselect' 'tmp_1401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node sum_555)   --->   "%sum_171 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_305, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5357 'partselect' 'sum_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node sum_555)   --->   "%tmp_1402 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_305, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5358 'bitselect' 'tmp_1402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5359 [1/1] (0.00ns) (grouped into LUT with out node sum_555)   --->   "%tmp_1403 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_305, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5359 'bitselect' 'tmp_1403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5360 [1/1] (0.00ns)   --->   "%trunc_ln64_189 = trunc i32 %mul_ln64_165" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5360 'trunc' 'trunc_ln64_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5361 [1/1] (0.73ns)   --->   "%icmp_ln64_636 = icmp_ne  i11 %trunc_ln64_189, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5361 'icmp' 'icmp_ln64_636' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1036)   --->   "%tmp_1404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_305, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5362 'bitselect' 'tmp_1404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5363 [1/1] (0.00ns) (grouped into LUT with out node sum_555)   --->   "%or_ln64_471 = or i1 %tmp_1402, i1 %icmp_ln64_636" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5363 'or' 'or_ln64_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5364 [1/1] (0.00ns) (grouped into LUT with out node sum_555)   --->   "%and_ln64_1035 = and i1 %or_ln64_471, i1 %tmp_1403" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5364 'and' 'and_ln64_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node sum_555)   --->   "%zext_ln64_165 = zext i1 %and_ln64_1035" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5365 'zext' 'zext_ln64_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5366 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_555 = add i16 %sum_171, i16 %zext_ln64_165" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5366 'add' 'sum_555' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5367 [1/1] (0.00ns)   --->   "%tmp_1405 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_555, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5367 'bitselect' 'tmp_1405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1036)   --->   "%xor_ln64_612 = xor i1 %tmp_1405, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5368 'xor' 'xor_ln64_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5369 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1036 = and i1 %tmp_1404, i1 %xor_ln64_612" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5369 'and' 'and_ln64_1036' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5370 [1/1] (0.00ns)   --->   "%tmp_538 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_305, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5370 'partselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5371 [1/1] (0.57ns)   --->   "%icmp_ln64_637 = icmp_eq  i3 %tmp_538, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5371 'icmp' 'icmp_ln64_637' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5372 [1/1] (0.00ns)   --->   "%tmp_540 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_305, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5372 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5373 [1/1] (0.70ns)   --->   "%icmp_ln64_638 = icmp_eq  i4 %tmp_540, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5373 'icmp' 'icmp_ln64_638' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5374 [1/1] (0.70ns)   --->   "%icmp_ln64_639 = icmp_eq  i4 %tmp_540, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5374 'icmp' 'icmp_ln64_639' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1039)   --->   "%select_ln64_612 = select i1 %and_ln64_1036, i1 %icmp_ln64_638, i1 %icmp_ln64_639" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5375 'select' 'select_ln64_612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1040)   --->   "%tmp_1406 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_305, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5376 'bitselect' 'tmp_1406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5377 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1040)   --->   "%xor_ln64_921 = xor i1 %tmp_1406, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5377 'xor' 'xor_ln64_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5378 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1040)   --->   "%and_ln64_1037 = and i1 %icmp_ln64_637, i1 %xor_ln64_921" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5378 'and' 'and_ln64_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5379 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1040)   --->   "%select_ln64_613 = select i1 %and_ln64_1036, i1 %and_ln64_1037, i1 %icmp_ln64_638" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5379 'select' 'select_ln64_613' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5380 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_473)   --->   "%and_ln64_1038 = and i1 %and_ln64_1036, i1 %icmp_ln64_638" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5380 'and' 'and_ln64_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5381 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1039)   --->   "%xor_ln64_613 = xor i1 %select_ln64_612, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5381 'xor' 'xor_ln64_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1039)   --->   "%or_ln64_472 = or i1 %tmp_1405, i1 %xor_ln64_613" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5382 'or' 'or_ln64_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1039)   --->   "%xor_ln64_614 = xor i1 %tmp_1401, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5383 'xor' 'xor_ln64_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5384 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1039 = and i1 %or_ln64_472, i1 %xor_ln64_614" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5384 'and' 'and_ln64_1039' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5385 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1040 = and i1 %tmp_1405, i1 %select_ln64_613" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5385 'and' 'and_ln64_1040' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5386 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_473)   --->   "%or_ln64_741 = or i1 %and_ln64_1038, i1 %and_ln64_1040" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5386 'or' 'or_ln64_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_473)   --->   "%xor_ln64_615 = xor i1 %or_ln64_741, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5387 'xor' 'xor_ln64_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_473)   --->   "%and_ln64_1041 = and i1 %tmp_1401, i1 %xor_ln64_615" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5388 'and' 'and_ln64_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5389 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_473 = or i1 %and_ln64_1039, i1 %and_ln64_1041" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5389 'or' 'or_ln64_473' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5390 [1/1] (0.00ns)   --->   "%sext_ln64_284 = sext i16 %input_166_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5390 'sext' 'sext_ln64_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5391 [1/1] (1.94ns)   --->   "%mul_ln64_166 = mul i32 %sext_ln64_284, i32 %sext_ln64_284" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5391 'mul' 'mul_ln64_166' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5392 [1/1] (0.00ns)   --->   "%trunc_ln64_190 = trunc i32 %mul_ln64_166" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5392 'trunc' 'trunc_ln64_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5393 [1/1] (0.73ns)   --->   "%icmp_ln64_640 = icmp_ne  i11 %trunc_ln64_190, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5393 'icmp' 'icmp_ln64_640' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_316)   --->   "%select_ln64_632 = select i1 %and_ln64_1069, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5394 'select' 'select_ln64_632' <Predicate = (or_ln64_487)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_316)   --->   "%select_ln64_633 = select i1 %or_ln64_487, i16 %select_ln64_632, i16 %sum_559" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5395 'select' 'select_ln64_633' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5396 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_316)   --->   "%shl_ln64_145 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_633, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5396 'bitconcatenate' 'shl_ln64_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_316)   --->   "%sext_ln64_293 = sext i28 %shl_ln64_145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5397 'sext' 'sext_ln64_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5398 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_316 = add i32 %sext_ln64_293, i32 %mul_ln64_171" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5398 'add' 'add_ln64_316' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5399 [1/1] (0.00ns)   --->   "%tmp_1438 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_316, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5399 'bitselect' 'tmp_1438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node sum_560)   --->   "%sum_177 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_316, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5400 'partselect' 'sum_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5401 [1/1] (0.00ns) (grouped into LUT with out node sum_560)   --->   "%tmp_1439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_316, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5401 'bitselect' 'tmp_1439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node sum_560)   --->   "%tmp_1440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_316, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5402 'bitselect' 'tmp_1440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1073)   --->   "%tmp_1441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_316, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5403 'bitselect' 'tmp_1441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node sum_560)   --->   "%or_ln64_488 = or i1 %tmp_1439, i1 %icmp_ln64_659" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5404 'or' 'or_ln64_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node sum_560)   --->   "%and_ln64_1072 = and i1 %or_ln64_488, i1 %tmp_1440" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5405 'and' 'and_ln64_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node sum_560)   --->   "%zext_ln64_171 = zext i1 %and_ln64_1072" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5406 'zext' 'zext_ln64_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5407 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_560 = add i16 %sum_177, i16 %zext_ln64_171" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5407 'add' 'sum_560' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5408 [1/1] (0.00ns)   --->   "%tmp_1442 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_560, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5408 'bitselect' 'tmp_1442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1073)   --->   "%xor_ln64_634 = xor i1 %tmp_1442, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5409 'xor' 'xor_ln64_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5410 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1073 = and i1 %tmp_1441, i1 %xor_ln64_634" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5410 'and' 'and_ln64_1073' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5411 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_316, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5411 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5412 [1/1] (0.57ns)   --->   "%icmp_ln64_660 = icmp_eq  i3 %tmp_558, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5412 'icmp' 'icmp_ln64_660' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5413 [1/1] (0.00ns)   --->   "%tmp_560 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_316, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5413 'partselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5414 [1/1] (0.70ns)   --->   "%icmp_ln64_661 = icmp_eq  i4 %tmp_560, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5414 'icmp' 'icmp_ln64_661' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5415 [1/1] (0.70ns)   --->   "%icmp_ln64_662 = icmp_eq  i4 %tmp_560, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5415 'icmp' 'icmp_ln64_662' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1076)   --->   "%select_ln64_634 = select i1 %and_ln64_1073, i1 %icmp_ln64_661, i1 %icmp_ln64_662" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5416 'select' 'select_ln64_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1077)   --->   "%tmp_1443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_316, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5417 'bitselect' 'tmp_1443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5418 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1077)   --->   "%xor_ln64_926 = xor i1 %tmp_1443, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5418 'xor' 'xor_ln64_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1077)   --->   "%and_ln64_1074 = and i1 %icmp_ln64_660, i1 %xor_ln64_926" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5419 'and' 'and_ln64_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5420 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1077)   --->   "%select_ln64_635 = select i1 %and_ln64_1073, i1 %and_ln64_1074, i1 %icmp_ln64_661" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5420 'select' 'select_ln64_635' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_490)   --->   "%and_ln64_1075 = and i1 %and_ln64_1073, i1 %icmp_ln64_661" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5421 'and' 'and_ln64_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1076)   --->   "%xor_ln64_635 = xor i1 %select_ln64_634, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5422 'xor' 'xor_ln64_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1076)   --->   "%or_ln64_489 = or i1 %tmp_1442, i1 %xor_ln64_635" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5423 'or' 'or_ln64_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1076)   --->   "%xor_ln64_636 = xor i1 %tmp_1438, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5424 'xor' 'xor_ln64_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5425 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1076 = and i1 %or_ln64_489, i1 %xor_ln64_636" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5425 'and' 'and_ln64_1076' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1077 = and i1 %tmp_1442, i1 %select_ln64_635" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5426 'and' 'and_ln64_1077' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_490)   --->   "%or_ln64_746 = or i1 %and_ln64_1075, i1 %and_ln64_1077" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5427 'or' 'or_ln64_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5428 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_490)   --->   "%xor_ln64_637 = xor i1 %or_ln64_746, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5428 'xor' 'xor_ln64_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_490)   --->   "%and_ln64_1078 = and i1 %tmp_1438, i1 %xor_ln64_637" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5429 'and' 'and_ln64_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5430 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_490 = or i1 %and_ln64_1076, i1 %and_ln64_1078" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5430 'or' 'or_ln64_490' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5431 [1/1] (0.00ns)   --->   "%sext_ln64_294 = sext i16 %input_172_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5431 'sext' 'sext_ln64_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5432 [1/1] (1.94ns)   --->   "%mul_ln64_172 = mul i32 %sext_ln64_294, i32 %sext_ln64_294" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5432 'mul' 'mul_ln64_172' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5433 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_318)   --->   "%select_ln64_636 = select i1 %and_ln64_1076, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5433 'select' 'select_ln64_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5434 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_318)   --->   "%select_ln64_637 = select i1 %or_ln64_490, i16 %select_ln64_636, i16 %sum_560" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5434 'select' 'select_ln64_637' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_318)   --->   "%shl_ln64_146 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_637, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5435 'bitconcatenate' 'shl_ln64_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_318)   --->   "%sext_ln64_295 = sext i28 %shl_ln64_146" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5436 'sext' 'sext_ln64_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5437 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_318 = add i32 %sext_ln64_295, i32 %mul_ln64_172" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5437 'add' 'add_ln64_318' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5438 [1/1] (0.00ns)   --->   "%tmp_1444 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_318, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5438 'bitselect' 'tmp_1444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5439 [1/1] (0.00ns) (grouped into LUT with out node sum_561)   --->   "%sum_178 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_318, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5439 'partselect' 'sum_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node sum_561)   --->   "%tmp_1445 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_318, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5440 'bitselect' 'tmp_1445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5441 [1/1] (0.00ns) (grouped into LUT with out node sum_561)   --->   "%tmp_1446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_318, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5441 'bitselect' 'tmp_1446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5442 [1/1] (0.00ns)   --->   "%trunc_ln64_197 = trunc i32 %mul_ln64_172" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5442 'trunc' 'trunc_ln64_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5443 [1/1] (0.73ns)   --->   "%icmp_ln64_663 = icmp_ne  i11 %trunc_ln64_197, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5443 'icmp' 'icmp_ln64_663' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5444 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1080)   --->   "%tmp_1447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_318, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5444 'bitselect' 'tmp_1447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5445 [1/1] (0.00ns) (grouped into LUT with out node sum_561)   --->   "%or_ln64_491 = or i1 %tmp_1445, i1 %icmp_ln64_663" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5445 'or' 'or_ln64_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node sum_561)   --->   "%and_ln64_1079 = and i1 %or_ln64_491, i1 %tmp_1446" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5446 'and' 'and_ln64_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5447 [1/1] (0.00ns) (grouped into LUT with out node sum_561)   --->   "%zext_ln64_172 = zext i1 %and_ln64_1079" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5447 'zext' 'zext_ln64_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5448 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_561 = add i16 %sum_178, i16 %zext_ln64_172" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5448 'add' 'sum_561' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5449 [1/1] (0.00ns)   --->   "%tmp_1448 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_561, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5449 'bitselect' 'tmp_1448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5450 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1080)   --->   "%xor_ln64_638 = xor i1 %tmp_1448, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5450 'xor' 'xor_ln64_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5451 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1080 = and i1 %tmp_1447, i1 %xor_ln64_638" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5451 'and' 'and_ln64_1080' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5452 [1/1] (0.00ns)   --->   "%tmp_561 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_318, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5452 'partselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5453 [1/1] (0.57ns)   --->   "%icmp_ln64_664 = icmp_eq  i3 %tmp_561, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5453 'icmp' 'icmp_ln64_664' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5454 [1/1] (0.00ns)   --->   "%tmp_563 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_318, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5454 'partselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5455 [1/1] (0.70ns)   --->   "%icmp_ln64_665 = icmp_eq  i4 %tmp_563, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5455 'icmp' 'icmp_ln64_665' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5456 [1/1] (0.70ns)   --->   "%icmp_ln64_666 = icmp_eq  i4 %tmp_563, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5456 'icmp' 'icmp_ln64_666' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5457 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1083)   --->   "%select_ln64_638 = select i1 %and_ln64_1080, i1 %icmp_ln64_665, i1 %icmp_ln64_666" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5457 'select' 'select_ln64_638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1084)   --->   "%tmp_1449 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_318, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5458 'bitselect' 'tmp_1449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1084)   --->   "%xor_ln64_927 = xor i1 %tmp_1449, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5459 'xor' 'xor_ln64_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5460 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1084)   --->   "%and_ln64_1081 = and i1 %icmp_ln64_664, i1 %xor_ln64_927" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5460 'and' 'and_ln64_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5461 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1084)   --->   "%select_ln64_639 = select i1 %and_ln64_1080, i1 %and_ln64_1081, i1 %icmp_ln64_665" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5461 'select' 'select_ln64_639' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5462 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_493)   --->   "%and_ln64_1082 = and i1 %and_ln64_1080, i1 %icmp_ln64_665" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5462 'and' 'and_ln64_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5463 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1083)   --->   "%xor_ln64_639 = xor i1 %select_ln64_638, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5463 'xor' 'xor_ln64_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5464 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1083)   --->   "%or_ln64_492 = or i1 %tmp_1448, i1 %xor_ln64_639" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5464 'or' 'or_ln64_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1083)   --->   "%xor_ln64_640 = xor i1 %tmp_1444, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5465 'xor' 'xor_ln64_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5466 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1083 = and i1 %or_ln64_492, i1 %xor_ln64_640" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5466 'and' 'and_ln64_1083' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5467 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1084 = and i1 %tmp_1448, i1 %select_ln64_639" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5467 'and' 'and_ln64_1084' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5468 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_493)   --->   "%or_ln64_747 = or i1 %and_ln64_1082, i1 %and_ln64_1084" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5468 'or' 'or_ln64_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5469 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_493)   --->   "%xor_ln64_641 = xor i1 %or_ln64_747, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5469 'xor' 'xor_ln64_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5470 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_493)   --->   "%and_ln64_1085 = and i1 %tmp_1444, i1 %xor_ln64_641" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5470 'and' 'and_ln64_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5471 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_493 = or i1 %and_ln64_1083, i1 %and_ln64_1085" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5471 'or' 'or_ln64_493' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5472 [1/1] (0.00ns)   --->   "%sext_ln64_296 = sext i16 %input_173_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5472 'sext' 'sext_ln64_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5473 [1/1] (1.94ns)   --->   "%mul_ln64_173 = mul i32 %sext_ln64_296, i32 %sext_ln64_296" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5473 'mul' 'mul_ln64_173' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5474 [1/1] (0.00ns)   --->   "%trunc_ln64_198 = trunc i32 %mul_ln64_173" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5474 'trunc' 'trunc_ln64_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5475 [1/1] (0.73ns)   --->   "%icmp_ln64_667 = icmp_ne  i11 %trunc_ln64_198, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5475 'icmp' 'icmp_ln64_667' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_329)   --->   "%select_ln64_658 = select i1 %and_ln64_1113, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5476 'select' 'select_ln64_658' <Predicate = (or_ln64_507)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_329)   --->   "%select_ln64_659 = select i1 %or_ln64_507, i16 %select_ln64_658, i16 %sum_565" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5477 'select' 'select_ln64_659' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_329)   --->   "%shl_ln64_151 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_659, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5478 'bitconcatenate' 'shl_ln64_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_329)   --->   "%sext_ln64_305 = sext i28 %shl_ln64_151" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5479 'sext' 'sext_ln64_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5480 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_329 = add i32 %sext_ln64_305, i32 %mul_ln64_178" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5480 'add' 'add_ln64_329' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5481 [1/1] (0.00ns)   --->   "%tmp_1481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_329, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5481 'bitselect' 'tmp_1481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node sum_566)   --->   "%sum_184 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_329, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5482 'partselect' 'sum_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node sum_566)   --->   "%tmp_1482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_329, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5483 'bitselect' 'tmp_1482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node sum_566)   --->   "%tmp_1483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_329, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5484 'bitselect' 'tmp_1483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1117)   --->   "%tmp_1484 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_329, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5485 'bitselect' 'tmp_1484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node sum_566)   --->   "%or_ln64_508 = or i1 %tmp_1482, i1 %icmp_ln64_686" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5486 'or' 'or_ln64_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node sum_566)   --->   "%and_ln64_1116 = and i1 %or_ln64_508, i1 %tmp_1483" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5487 'and' 'and_ln64_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node sum_566)   --->   "%zext_ln64_178 = zext i1 %and_ln64_1116" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5488 'zext' 'zext_ln64_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5489 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_566 = add i16 %sum_184, i16 %zext_ln64_178" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5489 'add' 'sum_566' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5490 [1/1] (0.00ns)   --->   "%tmp_1485 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_566, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5490 'bitselect' 'tmp_1485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1117)   --->   "%xor_ln64_660 = xor i1 %tmp_1485, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5491 'xor' 'xor_ln64_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5492 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1117 = and i1 %tmp_1484, i1 %xor_ln64_660" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5492 'and' 'and_ln64_1117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5493 [1/1] (0.00ns)   --->   "%tmp_581 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_329, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5493 'partselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5494 [1/1] (0.57ns)   --->   "%icmp_ln64_687 = icmp_eq  i3 %tmp_581, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5494 'icmp' 'icmp_ln64_687' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5495 [1/1] (0.00ns)   --->   "%tmp_583 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_329, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5495 'partselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5496 [1/1] (0.70ns)   --->   "%icmp_ln64_688 = icmp_eq  i4 %tmp_583, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5496 'icmp' 'icmp_ln64_688' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5497 [1/1] (0.70ns)   --->   "%icmp_ln64_689 = icmp_eq  i4 %tmp_583, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5497 'icmp' 'icmp_ln64_689' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5498 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1120)   --->   "%select_ln64_660 = select i1 %and_ln64_1117, i1 %icmp_ln64_688, i1 %icmp_ln64_689" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5498 'select' 'select_ln64_660' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5499 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1121)   --->   "%tmp_1486 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_329, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5499 'bitselect' 'tmp_1486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5500 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1121)   --->   "%xor_ln64_932 = xor i1 %tmp_1486, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5500 'xor' 'xor_ln64_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5501 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1121)   --->   "%and_ln64_1118 = and i1 %icmp_ln64_687, i1 %xor_ln64_932" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5501 'and' 'and_ln64_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1121)   --->   "%select_ln64_661 = select i1 %and_ln64_1117, i1 %and_ln64_1118, i1 %icmp_ln64_688" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5502 'select' 'select_ln64_661' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5503 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_510)   --->   "%and_ln64_1119 = and i1 %and_ln64_1117, i1 %icmp_ln64_688" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5503 'and' 'and_ln64_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1120)   --->   "%xor_ln64_661 = xor i1 %select_ln64_660, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5504 'xor' 'xor_ln64_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1120)   --->   "%or_ln64_509 = or i1 %tmp_1485, i1 %xor_ln64_661" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5505 'or' 'or_ln64_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1120)   --->   "%xor_ln64_662 = xor i1 %tmp_1481, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5506 'xor' 'xor_ln64_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5507 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1120 = and i1 %or_ln64_509, i1 %xor_ln64_662" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5507 'and' 'and_ln64_1120' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5508 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1121 = and i1 %tmp_1485, i1 %select_ln64_661" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5508 'and' 'and_ln64_1121' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5509 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_510)   --->   "%or_ln64_752 = or i1 %and_ln64_1119, i1 %and_ln64_1121" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5509 'or' 'or_ln64_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_510)   --->   "%xor_ln64_663 = xor i1 %or_ln64_752, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5510 'xor' 'xor_ln64_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_510)   --->   "%and_ln64_1122 = and i1 %tmp_1481, i1 %xor_ln64_663" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5511 'and' 'and_ln64_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5512 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_510 = or i1 %and_ln64_1120, i1 %and_ln64_1122" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5512 'or' 'or_ln64_510' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5513 [1/1] (0.00ns)   --->   "%sext_ln64_306 = sext i16 %input_179_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5513 'sext' 'sext_ln64_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5514 [1/1] (1.94ns)   --->   "%mul_ln64_179 = mul i32 %sext_ln64_306, i32 %sext_ln64_306" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5514 'mul' 'mul_ln64_179' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_331)   --->   "%select_ln64_662 = select i1 %and_ln64_1120, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5515 'select' 'select_ln64_662' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_331)   --->   "%select_ln64_663 = select i1 %or_ln64_510, i16 %select_ln64_662, i16 %sum_566" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5516 'select' 'select_ln64_663' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5517 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_331)   --->   "%shl_ln64_152 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_663, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5517 'bitconcatenate' 'shl_ln64_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5518 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_331)   --->   "%sext_ln64_307 = sext i28 %shl_ln64_152" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5518 'sext' 'sext_ln64_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5519 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_331 = add i32 %sext_ln64_307, i32 %mul_ln64_179" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5519 'add' 'add_ln64_331' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5520 [1/1] (0.00ns)   --->   "%tmp_1487 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_331, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5520 'bitselect' 'tmp_1487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node sum_567)   --->   "%sum_185 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_331, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5521 'partselect' 'sum_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node sum_567)   --->   "%tmp_1488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_331, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5522 'bitselect' 'tmp_1488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node sum_567)   --->   "%tmp_1489 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_331, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5523 'bitselect' 'tmp_1489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5524 [1/1] (0.00ns)   --->   "%trunc_ln64_205 = trunc i32 %mul_ln64_179" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5524 'trunc' 'trunc_ln64_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5525 [1/1] (0.73ns)   --->   "%icmp_ln64_690 = icmp_ne  i11 %trunc_ln64_205, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5525 'icmp' 'icmp_ln64_690' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5526 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1124)   --->   "%tmp_1490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_331, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5526 'bitselect' 'tmp_1490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node sum_567)   --->   "%or_ln64_511 = or i1 %tmp_1488, i1 %icmp_ln64_690" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5527 'or' 'or_ln64_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node sum_567)   --->   "%and_ln64_1123 = and i1 %or_ln64_511, i1 %tmp_1489" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5528 'and' 'and_ln64_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5529 [1/1] (0.00ns) (grouped into LUT with out node sum_567)   --->   "%zext_ln64_179 = zext i1 %and_ln64_1123" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5529 'zext' 'zext_ln64_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5530 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_567 = add i16 %sum_185, i16 %zext_ln64_179" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5530 'add' 'sum_567' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5531 [1/1] (0.00ns)   --->   "%tmp_1491 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_567, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5531 'bitselect' 'tmp_1491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5532 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1124)   --->   "%xor_ln64_664 = xor i1 %tmp_1491, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5532 'xor' 'xor_ln64_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5533 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1124 = and i1 %tmp_1490, i1 %xor_ln64_664" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5533 'and' 'and_ln64_1124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5534 [1/1] (0.00ns)   --->   "%tmp_584 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_331, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5534 'partselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5535 [1/1] (0.57ns)   --->   "%icmp_ln64_691 = icmp_eq  i3 %tmp_584, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5535 'icmp' 'icmp_ln64_691' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5536 [1/1] (0.00ns)   --->   "%tmp_586 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_331, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5536 'partselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5537 [1/1] (0.70ns)   --->   "%icmp_ln64_692 = icmp_eq  i4 %tmp_586, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5537 'icmp' 'icmp_ln64_692' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5538 [1/1] (0.70ns)   --->   "%icmp_ln64_693 = icmp_eq  i4 %tmp_586, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5538 'icmp' 'icmp_ln64_693' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5539 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1127)   --->   "%select_ln64_664 = select i1 %and_ln64_1124, i1 %icmp_ln64_692, i1 %icmp_ln64_693" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5539 'select' 'select_ln64_664' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5540 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1128)   --->   "%tmp_1492 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_331, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5540 'bitselect' 'tmp_1492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5541 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1128)   --->   "%xor_ln64_933 = xor i1 %tmp_1492, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5541 'xor' 'xor_ln64_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5542 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1128)   --->   "%and_ln64_1125 = and i1 %icmp_ln64_691, i1 %xor_ln64_933" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5542 'and' 'and_ln64_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5543 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1128)   --->   "%select_ln64_665 = select i1 %and_ln64_1124, i1 %and_ln64_1125, i1 %icmp_ln64_692" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5543 'select' 'select_ln64_665' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5544 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_513)   --->   "%and_ln64_1126 = and i1 %and_ln64_1124, i1 %icmp_ln64_692" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5544 'and' 'and_ln64_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1127)   --->   "%xor_ln64_665 = xor i1 %select_ln64_664, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5545 'xor' 'xor_ln64_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5546 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1127)   --->   "%or_ln64_512 = or i1 %tmp_1491, i1 %xor_ln64_665" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5546 'or' 'or_ln64_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1127)   --->   "%xor_ln64_666 = xor i1 %tmp_1487, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5547 'xor' 'xor_ln64_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5548 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1127 = and i1 %or_ln64_512, i1 %xor_ln64_666" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5548 'and' 'and_ln64_1127' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5549 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1128 = and i1 %tmp_1491, i1 %select_ln64_665" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5549 'and' 'and_ln64_1128' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5550 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_513)   --->   "%or_ln64_753 = or i1 %and_ln64_1126, i1 %and_ln64_1128" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5550 'or' 'or_ln64_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5551 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_513)   --->   "%xor_ln64_667 = xor i1 %or_ln64_753, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5551 'xor' 'xor_ln64_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5552 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_513)   --->   "%and_ln64_1129 = and i1 %tmp_1487, i1 %xor_ln64_667" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5552 'and' 'and_ln64_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5553 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_513 = or i1 %and_ln64_1127, i1 %and_ln64_1129" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5553 'or' 'or_ln64_513' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5554 [1/1] (0.00ns)   --->   "%sext_ln64_308 = sext i16 %input_180_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5554 'sext' 'sext_ln64_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5555 [1/1] (1.94ns)   --->   "%mul_ln64_180 = mul i32 %sext_ln64_308, i32 %sext_ln64_308" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5555 'mul' 'mul_ln64_180' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5556 [1/1] (0.00ns)   --->   "%trunc_ln64_206 = trunc i32 %mul_ln64_180" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5556 'trunc' 'trunc_ln64_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5557 [1/1] (0.73ns)   --->   "%icmp_ln64_694 = icmp_ne  i11 %trunc_ln64_206, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5557 'icmp' 'icmp_ln64_694' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_342)   --->   "%select_ln64_684 = select i1 %and_ln64_1157, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5558 'select' 'select_ln64_684' <Predicate = (or_ln64_527)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_342)   --->   "%select_ln64_685 = select i1 %or_ln64_527, i16 %select_ln64_684, i16 %sum_571" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5559 'select' 'select_ln64_685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_342)   --->   "%shl_ln64_157 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_685, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5560 'bitconcatenate' 'shl_ln64_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_342)   --->   "%sext_ln64_317 = sext i28 %shl_ln64_157" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5561 'sext' 'sext_ln64_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5562 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_342 = add i32 %sext_ln64_317, i32 %mul_ln64_185" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5562 'add' 'add_ln64_342' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5563 [1/1] (0.00ns)   --->   "%tmp_1524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_342, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5563 'bitselect' 'tmp_1524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node sum_572)   --->   "%sum_191 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_342, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5564 'partselect' 'sum_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node sum_572)   --->   "%tmp_1525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_342, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5565 'bitselect' 'tmp_1525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node sum_572)   --->   "%tmp_1526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_342, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5566 'bitselect' 'tmp_1526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5567 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1161)   --->   "%tmp_1527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_342, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5567 'bitselect' 'tmp_1527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5568 [1/1] (0.00ns) (grouped into LUT with out node sum_572)   --->   "%or_ln64_528 = or i1 %tmp_1525, i1 %icmp_ln64_713" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5568 'or' 'or_ln64_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5569 [1/1] (0.00ns) (grouped into LUT with out node sum_572)   --->   "%and_ln64_1160 = and i1 %or_ln64_528, i1 %tmp_1526" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5569 'and' 'and_ln64_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5570 [1/1] (0.00ns) (grouped into LUT with out node sum_572)   --->   "%zext_ln64_185 = zext i1 %and_ln64_1160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5570 'zext' 'zext_ln64_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5571 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_572 = add i16 %sum_191, i16 %zext_ln64_185" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5571 'add' 'sum_572' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5572 [1/1] (0.00ns)   --->   "%tmp_1528 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_572, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5572 'bitselect' 'tmp_1528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1161)   --->   "%xor_ln64_686 = xor i1 %tmp_1528, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5573 'xor' 'xor_ln64_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5574 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1161 = and i1 %tmp_1527, i1 %xor_ln64_686" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5574 'and' 'and_ln64_1161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5575 [1/1] (0.00ns)   --->   "%tmp_604 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_342, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5575 'partselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5576 [1/1] (0.57ns)   --->   "%icmp_ln64_714 = icmp_eq  i3 %tmp_604, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5576 'icmp' 'icmp_ln64_714' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5577 [1/1] (0.00ns)   --->   "%tmp_606 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_342, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5577 'partselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5578 [1/1] (0.70ns)   --->   "%icmp_ln64_715 = icmp_eq  i4 %tmp_606, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5578 'icmp' 'icmp_ln64_715' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5579 [1/1] (0.70ns)   --->   "%icmp_ln64_716 = icmp_eq  i4 %tmp_606, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5579 'icmp' 'icmp_ln64_716' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1164)   --->   "%select_ln64_686 = select i1 %and_ln64_1161, i1 %icmp_ln64_715, i1 %icmp_ln64_716" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5580 'select' 'select_ln64_686' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5581 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1165)   --->   "%tmp_1529 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_342, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5581 'bitselect' 'tmp_1529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1165)   --->   "%xor_ln64_938 = xor i1 %tmp_1529, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5582 'xor' 'xor_ln64_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5583 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1165)   --->   "%and_ln64_1162 = and i1 %icmp_ln64_714, i1 %xor_ln64_938" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5583 'and' 'and_ln64_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1165)   --->   "%select_ln64_687 = select i1 %and_ln64_1161, i1 %and_ln64_1162, i1 %icmp_ln64_715" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5584 'select' 'select_ln64_687' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_530)   --->   "%and_ln64_1163 = and i1 %and_ln64_1161, i1 %icmp_ln64_715" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5585 'and' 'and_ln64_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1164)   --->   "%xor_ln64_687 = xor i1 %select_ln64_686, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5586 'xor' 'xor_ln64_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5587 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1164)   --->   "%or_ln64_529 = or i1 %tmp_1528, i1 %xor_ln64_687" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5587 'or' 'or_ln64_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5588 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1164)   --->   "%xor_ln64_688 = xor i1 %tmp_1524, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5588 'xor' 'xor_ln64_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5589 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1164 = and i1 %or_ln64_529, i1 %xor_ln64_688" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5589 'and' 'and_ln64_1164' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5590 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1165 = and i1 %tmp_1528, i1 %select_ln64_687" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5590 'and' 'and_ln64_1165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5591 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_530)   --->   "%or_ln64_758 = or i1 %and_ln64_1163, i1 %and_ln64_1165" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5591 'or' 'or_ln64_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5592 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_530)   --->   "%xor_ln64_689 = xor i1 %or_ln64_758, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5592 'xor' 'xor_ln64_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5593 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_530)   --->   "%and_ln64_1166 = and i1 %tmp_1524, i1 %xor_ln64_689" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5593 'and' 'and_ln64_1166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5594 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_530 = or i1 %and_ln64_1164, i1 %and_ln64_1166" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5594 'or' 'or_ln64_530' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5595 [1/1] (0.00ns)   --->   "%sext_ln64_318 = sext i16 %input_186_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5595 'sext' 'sext_ln64_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5596 [1/1] (1.94ns)   --->   "%mul_ln64_186 = mul i32 %sext_ln64_318, i32 %sext_ln64_318" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5596 'mul' 'mul_ln64_186' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_344)   --->   "%select_ln64_688 = select i1 %and_ln64_1164, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5597 'select' 'select_ln64_688' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_344)   --->   "%select_ln64_689 = select i1 %or_ln64_530, i16 %select_ln64_688, i16 %sum_572" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5598 'select' 'select_ln64_689' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5599 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_344)   --->   "%shl_ln64_158 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_689, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5599 'bitconcatenate' 'shl_ln64_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5600 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_344)   --->   "%sext_ln64_319 = sext i28 %shl_ln64_158" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5600 'sext' 'sext_ln64_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5601 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_344 = add i32 %sext_ln64_319, i32 %mul_ln64_186" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5601 'add' 'add_ln64_344' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5602 [1/1] (0.00ns)   --->   "%tmp_1530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_344, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5602 'bitselect' 'tmp_1530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5603 [1/1] (0.00ns) (grouped into LUT with out node sum_573)   --->   "%sum_192 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_344, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5603 'partselect' 'sum_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5604 [1/1] (0.00ns) (grouped into LUT with out node sum_573)   --->   "%tmp_1531 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_344, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5604 'bitselect' 'tmp_1531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5605 [1/1] (0.00ns) (grouped into LUT with out node sum_573)   --->   "%tmp_1532 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_344, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5605 'bitselect' 'tmp_1532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5606 [1/1] (0.00ns)   --->   "%trunc_ln64_213 = trunc i32 %mul_ln64_186" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5606 'trunc' 'trunc_ln64_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5607 [1/1] (0.73ns)   --->   "%icmp_ln64_717 = icmp_ne  i11 %trunc_ln64_213, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5607 'icmp' 'icmp_ln64_717' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1168)   --->   "%tmp_1533 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_344, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5608 'bitselect' 'tmp_1533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node sum_573)   --->   "%or_ln64_531 = or i1 %tmp_1531, i1 %icmp_ln64_717" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5609 'or' 'or_ln64_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node sum_573)   --->   "%and_ln64_1167 = and i1 %or_ln64_531, i1 %tmp_1532" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5610 'and' 'and_ln64_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node sum_573)   --->   "%zext_ln64_186 = zext i1 %and_ln64_1167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5611 'zext' 'zext_ln64_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5612 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_573 = add i16 %sum_192, i16 %zext_ln64_186" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5612 'add' 'sum_573' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5613 [1/1] (0.00ns)   --->   "%tmp_1534 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_573, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5613 'bitselect' 'tmp_1534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1168)   --->   "%xor_ln64_690 = xor i1 %tmp_1534, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5614 'xor' 'xor_ln64_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5615 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1168 = and i1 %tmp_1533, i1 %xor_ln64_690" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5615 'and' 'and_ln64_1168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5616 [1/1] (0.00ns)   --->   "%tmp_607 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_344, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5616 'partselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5617 [1/1] (0.57ns)   --->   "%icmp_ln64_718 = icmp_eq  i3 %tmp_607, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5617 'icmp' 'icmp_ln64_718' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5618 [1/1] (0.00ns)   --->   "%tmp_609 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_344, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5618 'partselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5619 [1/1] (0.70ns)   --->   "%icmp_ln64_719 = icmp_eq  i4 %tmp_609, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5619 'icmp' 'icmp_ln64_719' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5620 [1/1] (0.70ns)   --->   "%icmp_ln64_720 = icmp_eq  i4 %tmp_609, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5620 'icmp' 'icmp_ln64_720' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5621 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1171)   --->   "%select_ln64_690 = select i1 %and_ln64_1168, i1 %icmp_ln64_719, i1 %icmp_ln64_720" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5621 'select' 'select_ln64_690' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5622 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1172)   --->   "%tmp_1535 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_344, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5622 'bitselect' 'tmp_1535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1172)   --->   "%xor_ln64_939 = xor i1 %tmp_1535, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5623 'xor' 'xor_ln64_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1172)   --->   "%and_ln64_1169 = and i1 %icmp_ln64_718, i1 %xor_ln64_939" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5624 'and' 'and_ln64_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1172)   --->   "%select_ln64_691 = select i1 %and_ln64_1168, i1 %and_ln64_1169, i1 %icmp_ln64_719" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5625 'select' 'select_ln64_691' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5626 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_533)   --->   "%and_ln64_1170 = and i1 %and_ln64_1168, i1 %icmp_ln64_719" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5626 'and' 'and_ln64_1170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1171)   --->   "%xor_ln64_691 = xor i1 %select_ln64_690, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5627 'xor' 'xor_ln64_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5628 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1171)   --->   "%or_ln64_532 = or i1 %tmp_1534, i1 %xor_ln64_691" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5628 'or' 'or_ln64_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5629 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1171)   --->   "%xor_ln64_692 = xor i1 %tmp_1530, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5629 'xor' 'xor_ln64_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1171 = and i1 %or_ln64_532, i1 %xor_ln64_692" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5630 'and' 'and_ln64_1171' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1172 = and i1 %tmp_1534, i1 %select_ln64_691" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5631 'and' 'and_ln64_1172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5632 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_533)   --->   "%or_ln64_759 = or i1 %and_ln64_1170, i1 %and_ln64_1172" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5632 'or' 'or_ln64_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5633 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_533)   --->   "%xor_ln64_693 = xor i1 %or_ln64_759, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5633 'xor' 'xor_ln64_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5634 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_533)   --->   "%and_ln64_1173 = and i1 %tmp_1530, i1 %xor_ln64_693" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5634 'and' 'and_ln64_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5635 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_533 = or i1 %and_ln64_1171, i1 %and_ln64_1173" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5635 'or' 'or_ln64_533' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5636 [1/1] (0.00ns)   --->   "%sext_ln64_320 = sext i16 %input_187_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5636 'sext' 'sext_ln64_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5637 [1/1] (1.94ns)   --->   "%mul_ln64_187 = mul i32 %sext_ln64_320, i32 %sext_ln64_320" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5637 'mul' 'mul_ln64_187' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5638 [1/1] (0.00ns)   --->   "%trunc_ln64_214 = trunc i32 %mul_ln64_187" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5638 'trunc' 'trunc_ln64_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5639 [1/1] (0.73ns)   --->   "%icmp_ln64_721 = icmp_ne  i11 %trunc_ln64_214, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5639 'icmp' 'icmp_ln64_721' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5640 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_355)   --->   "%select_ln64_710 = select i1 %and_ln64_1201, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5640 'select' 'select_ln64_710' <Predicate = (or_ln64_547)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5641 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_355)   --->   "%select_ln64_711 = select i1 %or_ln64_547, i16 %select_ln64_710, i16 %sum_577" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5641 'select' 'select_ln64_711' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5642 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_355)   --->   "%shl_ln64_163 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_711, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5642 'bitconcatenate' 'shl_ln64_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5643 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_355)   --->   "%sext_ln64_329 = sext i28 %shl_ln64_163" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5643 'sext' 'sext_ln64_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5644 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_355 = add i32 %sext_ln64_329, i32 %mul_ln64_192" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5644 'add' 'add_ln64_355' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5645 [1/1] (0.00ns)   --->   "%tmp_1567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_355, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5645 'bitselect' 'tmp_1567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5646 [1/1] (0.00ns) (grouped into LUT with out node sum_578)   --->   "%sum_198 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_355, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5646 'partselect' 'sum_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node sum_578)   --->   "%tmp_1568 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_355, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5647 'bitselect' 'tmp_1568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node sum_578)   --->   "%tmp_1569 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_355, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5648 'bitselect' 'tmp_1569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1205)   --->   "%tmp_1570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_355, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5649 'bitselect' 'tmp_1570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node sum_578)   --->   "%or_ln64_548 = or i1 %tmp_1568, i1 %icmp_ln64_740" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5650 'or' 'or_ln64_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5651 [1/1] (0.00ns) (grouped into LUT with out node sum_578)   --->   "%and_ln64_1204 = and i1 %or_ln64_548, i1 %tmp_1569" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5651 'and' 'and_ln64_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5652 [1/1] (0.00ns) (grouped into LUT with out node sum_578)   --->   "%zext_ln64_192 = zext i1 %and_ln64_1204" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5652 'zext' 'zext_ln64_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5653 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_578 = add i16 %sum_198, i16 %zext_ln64_192" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5653 'add' 'sum_578' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5654 [1/1] (0.00ns)   --->   "%tmp_1571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_578, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5654 'bitselect' 'tmp_1571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5655 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1205)   --->   "%xor_ln64_712 = xor i1 %tmp_1571, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5655 'xor' 'xor_ln64_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5656 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1205 = and i1 %tmp_1570, i1 %xor_ln64_712" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5656 'and' 'and_ln64_1205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5657 [1/1] (0.00ns)   --->   "%tmp_627 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_355, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5657 'partselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5658 [1/1] (0.57ns)   --->   "%icmp_ln64_741 = icmp_eq  i3 %tmp_627, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5658 'icmp' 'icmp_ln64_741' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5659 [1/1] (0.00ns)   --->   "%tmp_629 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_355, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5659 'partselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5660 [1/1] (0.70ns)   --->   "%icmp_ln64_742 = icmp_eq  i4 %tmp_629, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5660 'icmp' 'icmp_ln64_742' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5661 [1/1] (0.70ns)   --->   "%icmp_ln64_743 = icmp_eq  i4 %tmp_629, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5661 'icmp' 'icmp_ln64_743' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1208)   --->   "%select_ln64_712 = select i1 %and_ln64_1205, i1 %icmp_ln64_742, i1 %icmp_ln64_743" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5662 'select' 'select_ln64_712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5663 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1209)   --->   "%tmp_1572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_355, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5663 'bitselect' 'tmp_1572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1209)   --->   "%xor_ln64_944 = xor i1 %tmp_1572, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5664 'xor' 'xor_ln64_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1209)   --->   "%and_ln64_1206 = and i1 %icmp_ln64_741, i1 %xor_ln64_944" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5665 'and' 'and_ln64_1206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1209)   --->   "%select_ln64_713 = select i1 %and_ln64_1205, i1 %and_ln64_1206, i1 %icmp_ln64_742" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5666 'select' 'select_ln64_713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5667 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_550)   --->   "%and_ln64_1207 = and i1 %and_ln64_1205, i1 %icmp_ln64_742" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5667 'and' 'and_ln64_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5668 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1208)   --->   "%xor_ln64_713 = xor i1 %select_ln64_712, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5668 'xor' 'xor_ln64_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1208)   --->   "%or_ln64_549 = or i1 %tmp_1571, i1 %xor_ln64_713" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5669 'or' 'or_ln64_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1208)   --->   "%xor_ln64_714 = xor i1 %tmp_1567, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5670 'xor' 'xor_ln64_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5671 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1208 = and i1 %or_ln64_549, i1 %xor_ln64_714" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5671 'and' 'and_ln64_1208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5672 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1209 = and i1 %tmp_1571, i1 %select_ln64_713" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5672 'and' 'and_ln64_1209' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5673 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_550)   --->   "%or_ln64_764 = or i1 %and_ln64_1207, i1 %and_ln64_1209" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5673 'or' 'or_ln64_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5674 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_550)   --->   "%xor_ln64_715 = xor i1 %or_ln64_764, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5674 'xor' 'xor_ln64_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_550)   --->   "%and_ln64_1210 = and i1 %tmp_1567, i1 %xor_ln64_715" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5675 'and' 'and_ln64_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5676 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_550 = or i1 %and_ln64_1208, i1 %and_ln64_1210" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5676 'or' 'or_ln64_550' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5677 [1/1] (0.00ns)   --->   "%sext_ln64_330 = sext i16 %input_193_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5677 'sext' 'sext_ln64_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5678 [1/1] (1.94ns)   --->   "%mul_ln64_193 = mul i32 %sext_ln64_330, i32 %sext_ln64_330" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5678 'mul' 'mul_ln64_193' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_357)   --->   "%select_ln64_714 = select i1 %and_ln64_1208, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5679 'select' 'select_ln64_714' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_357)   --->   "%select_ln64_715 = select i1 %or_ln64_550, i16 %select_ln64_714, i16 %sum_578" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5680 'select' 'select_ln64_715' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_357)   --->   "%shl_ln64_164 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_715, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5681 'bitconcatenate' 'shl_ln64_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_357)   --->   "%sext_ln64_331 = sext i28 %shl_ln64_164" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5682 'sext' 'sext_ln64_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5683 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_357 = add i32 %sext_ln64_331, i32 %mul_ln64_193" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5683 'add' 'add_ln64_357' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5684 [1/1] (0.00ns)   --->   "%tmp_1573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_357, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5684 'bitselect' 'tmp_1573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5685 [1/1] (0.00ns) (grouped into LUT with out node sum_579)   --->   "%sum_199 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_357, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5685 'partselect' 'sum_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node sum_579)   --->   "%tmp_1574 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_357, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5686 'bitselect' 'tmp_1574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node sum_579)   --->   "%tmp_1575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_357, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5687 'bitselect' 'tmp_1575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5688 [1/1] (0.00ns)   --->   "%trunc_ln64_221 = trunc i32 %mul_ln64_193" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5688 'trunc' 'trunc_ln64_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5689 [1/1] (0.73ns)   --->   "%icmp_ln64_744 = icmp_ne  i11 %trunc_ln64_221, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5689 'icmp' 'icmp_ln64_744' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5690 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1212)   --->   "%tmp_1576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_357, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5690 'bitselect' 'tmp_1576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5691 [1/1] (0.00ns) (grouped into LUT with out node sum_579)   --->   "%or_ln64_551 = or i1 %tmp_1574, i1 %icmp_ln64_744" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5691 'or' 'or_ln64_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5692 [1/1] (0.00ns) (grouped into LUT with out node sum_579)   --->   "%and_ln64_1211 = and i1 %or_ln64_551, i1 %tmp_1575" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5692 'and' 'and_ln64_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5693 [1/1] (0.00ns) (grouped into LUT with out node sum_579)   --->   "%zext_ln64_193 = zext i1 %and_ln64_1211" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5693 'zext' 'zext_ln64_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5694 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_579 = add i16 %sum_199, i16 %zext_ln64_193" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5694 'add' 'sum_579' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5695 [1/1] (0.00ns)   --->   "%tmp_1577 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_579, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5695 'bitselect' 'tmp_1577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5696 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1212)   --->   "%xor_ln64_716 = xor i1 %tmp_1577, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5696 'xor' 'xor_ln64_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5697 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1212 = and i1 %tmp_1576, i1 %xor_ln64_716" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5697 'and' 'and_ln64_1212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5698 [1/1] (0.00ns)   --->   "%tmp_630 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_357, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5698 'partselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5699 [1/1] (0.57ns)   --->   "%icmp_ln64_745 = icmp_eq  i3 %tmp_630, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5699 'icmp' 'icmp_ln64_745' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5700 [1/1] (0.00ns)   --->   "%tmp_632 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_357, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5700 'partselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5701 [1/1] (0.70ns)   --->   "%icmp_ln64_746 = icmp_eq  i4 %tmp_632, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5701 'icmp' 'icmp_ln64_746' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5702 [1/1] (0.70ns)   --->   "%icmp_ln64_747 = icmp_eq  i4 %tmp_632, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5702 'icmp' 'icmp_ln64_747' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5703 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1215)   --->   "%select_ln64_716 = select i1 %and_ln64_1212, i1 %icmp_ln64_746, i1 %icmp_ln64_747" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5703 'select' 'select_ln64_716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5704 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1216)   --->   "%tmp_1578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_357, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5704 'bitselect' 'tmp_1578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5705 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1216)   --->   "%xor_ln64_945 = xor i1 %tmp_1578, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5705 'xor' 'xor_ln64_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5706 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1216)   --->   "%and_ln64_1213 = and i1 %icmp_ln64_745, i1 %xor_ln64_945" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5706 'and' 'and_ln64_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1216)   --->   "%select_ln64_717 = select i1 %and_ln64_1212, i1 %and_ln64_1213, i1 %icmp_ln64_746" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5707 'select' 'select_ln64_717' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_553)   --->   "%and_ln64_1214 = and i1 %and_ln64_1212, i1 %icmp_ln64_746" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5708 'and' 'and_ln64_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1215)   --->   "%xor_ln64_717 = xor i1 %select_ln64_716, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5709 'xor' 'xor_ln64_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1215)   --->   "%or_ln64_552 = or i1 %tmp_1577, i1 %xor_ln64_717" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5710 'or' 'or_ln64_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5711 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1215)   --->   "%xor_ln64_718 = xor i1 %tmp_1573, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5711 'xor' 'xor_ln64_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5712 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1215 = and i1 %or_ln64_552, i1 %xor_ln64_718" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5712 'and' 'and_ln64_1215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5713 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1216 = and i1 %tmp_1577, i1 %select_ln64_717" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5713 'and' 'and_ln64_1216' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5714 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_553)   --->   "%or_ln64_765 = or i1 %and_ln64_1214, i1 %and_ln64_1216" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5714 'or' 'or_ln64_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5715 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_553)   --->   "%xor_ln64_719 = xor i1 %or_ln64_765, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5715 'xor' 'xor_ln64_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5716 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_553)   --->   "%and_ln64_1217 = and i1 %tmp_1573, i1 %xor_ln64_719" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5716 'and' 'and_ln64_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5717 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_553 = or i1 %and_ln64_1215, i1 %and_ln64_1217" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5717 'or' 'or_ln64_553' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5718 [1/1] (0.00ns)   --->   "%sext_ln64_332 = sext i16 %input_194_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5718 'sext' 'sext_ln64_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5719 [1/1] (1.94ns)   --->   "%mul_ln64_194 = mul i32 %sext_ln64_332, i32 %sext_ln64_332" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5719 'mul' 'mul_ln64_194' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5720 [1/1] (0.00ns)   --->   "%trunc_ln64_222 = trunc i32 %mul_ln64_194" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5720 'trunc' 'trunc_ln64_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5721 [1/1] (0.73ns)   --->   "%icmp_ln64_748 = icmp_ne  i11 %trunc_ln64_222, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5721 'icmp' 'icmp_ln64_748' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5722 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_368)   --->   "%select_ln64_736 = select i1 %and_ln64_1245, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5722 'select' 'select_ln64_736' <Predicate = (or_ln64_567)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5723 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_368)   --->   "%select_ln64_737 = select i1 %or_ln64_567, i16 %select_ln64_736, i16 %sum_583" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5723 'select' 'select_ln64_737' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5724 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_368)   --->   "%shl_ln64_169 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_737, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5724 'bitconcatenate' 'shl_ln64_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_368)   --->   "%sext_ln64_341 = sext i28 %shl_ln64_169" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5725 'sext' 'sext_ln64_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5726 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_368 = add i32 %sext_ln64_341, i32 %mul_ln64_199" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5726 'add' 'add_ln64_368' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5727 [1/1] (0.00ns)   --->   "%tmp_1610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_368, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5727 'bitselect' 'tmp_1610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5728 [1/1] (0.00ns) (grouped into LUT with out node sum_584)   --->   "%sum_205 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_368, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5728 'partselect' 'sum_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5729 [1/1] (0.00ns) (grouped into LUT with out node sum_584)   --->   "%tmp_1611 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_368, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5729 'bitselect' 'tmp_1611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5730 [1/1] (0.00ns) (grouped into LUT with out node sum_584)   --->   "%tmp_1612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_368, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5730 'bitselect' 'tmp_1612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5731 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1249)   --->   "%tmp_1613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_368, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5731 'bitselect' 'tmp_1613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node sum_584)   --->   "%or_ln64_568 = or i1 %tmp_1611, i1 %icmp_ln64_767" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5732 'or' 'or_ln64_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node sum_584)   --->   "%and_ln64_1248 = and i1 %or_ln64_568, i1 %tmp_1612" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5733 'and' 'and_ln64_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5734 [1/1] (0.00ns) (grouped into LUT with out node sum_584)   --->   "%zext_ln64_199 = zext i1 %and_ln64_1248" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5734 'zext' 'zext_ln64_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5735 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_584 = add i16 %sum_205, i16 %zext_ln64_199" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5735 'add' 'sum_584' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5736 [1/1] (0.00ns)   --->   "%tmp_1614 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_584, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5736 'bitselect' 'tmp_1614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1249)   --->   "%xor_ln64_738 = xor i1 %tmp_1614, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5737 'xor' 'xor_ln64_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5738 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1249 = and i1 %tmp_1613, i1 %xor_ln64_738" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5738 'and' 'and_ln64_1249' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5739 [1/1] (0.00ns)   --->   "%tmp_650 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_368, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5739 'partselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5740 [1/1] (0.57ns)   --->   "%icmp_ln64_768 = icmp_eq  i3 %tmp_650, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5740 'icmp' 'icmp_ln64_768' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5741 [1/1] (0.00ns)   --->   "%tmp_652 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_368, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5741 'partselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5742 [1/1] (0.70ns)   --->   "%icmp_ln64_769 = icmp_eq  i4 %tmp_652, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5742 'icmp' 'icmp_ln64_769' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5743 [1/1] (0.70ns)   --->   "%icmp_ln64_770 = icmp_eq  i4 %tmp_652, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5743 'icmp' 'icmp_ln64_770' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5744 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1252)   --->   "%select_ln64_738 = select i1 %and_ln64_1249, i1 %icmp_ln64_769, i1 %icmp_ln64_770" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5744 'select' 'select_ln64_738' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5745 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1253)   --->   "%tmp_1615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_368, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5745 'bitselect' 'tmp_1615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5746 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1253)   --->   "%xor_ln64_950 = xor i1 %tmp_1615, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5746 'xor' 'xor_ln64_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5747 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1253)   --->   "%and_ln64_1250 = and i1 %icmp_ln64_768, i1 %xor_ln64_950" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5747 'and' 'and_ln64_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5748 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1253)   --->   "%select_ln64_739 = select i1 %and_ln64_1249, i1 %and_ln64_1250, i1 %icmp_ln64_769" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5748 'select' 'select_ln64_739' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5749 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_570)   --->   "%and_ln64_1251 = and i1 %and_ln64_1249, i1 %icmp_ln64_769" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5749 'and' 'and_ln64_1251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5750 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1252)   --->   "%xor_ln64_739 = xor i1 %select_ln64_738, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5750 'xor' 'xor_ln64_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5751 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1252)   --->   "%or_ln64_569 = or i1 %tmp_1614, i1 %xor_ln64_739" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5751 'or' 'or_ln64_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5752 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1252)   --->   "%xor_ln64_740 = xor i1 %tmp_1610, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5752 'xor' 'xor_ln64_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5753 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1252 = and i1 %or_ln64_569, i1 %xor_ln64_740" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5753 'and' 'and_ln64_1252' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5754 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1253 = and i1 %tmp_1614, i1 %select_ln64_739" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5754 'and' 'and_ln64_1253' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_570)   --->   "%or_ln64_770 = or i1 %and_ln64_1251, i1 %and_ln64_1253" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5755 'or' 'or_ln64_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5756 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_570)   --->   "%xor_ln64_741 = xor i1 %or_ln64_770, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5756 'xor' 'xor_ln64_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_570)   --->   "%and_ln64_1254 = and i1 %tmp_1610, i1 %xor_ln64_741" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5757 'and' 'and_ln64_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5758 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_570 = or i1 %and_ln64_1252, i1 %and_ln64_1254" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5758 'or' 'or_ln64_570' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5759 [1/1] (0.00ns)   --->   "%sext_ln64_342 = sext i16 %input_200_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5759 'sext' 'sext_ln64_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5760 [1/1] (1.94ns)   --->   "%mul_ln64_200 = mul i32 %sext_ln64_342, i32 %sext_ln64_342" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5760 'mul' 'mul_ln64_200' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5761 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_370)   --->   "%select_ln64_740 = select i1 %and_ln64_1252, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5761 'select' 'select_ln64_740' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5762 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_370)   --->   "%select_ln64_741 = select i1 %or_ln64_570, i16 %select_ln64_740, i16 %sum_584" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5762 'select' 'select_ln64_741' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5763 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_370)   --->   "%shl_ln64_170 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_741, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5763 'bitconcatenate' 'shl_ln64_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5764 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_370)   --->   "%sext_ln64_343 = sext i28 %shl_ln64_170" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5764 'sext' 'sext_ln64_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5765 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_370 = add i32 %sext_ln64_343, i32 %mul_ln64_200" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5765 'add' 'add_ln64_370' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5766 [1/1] (0.00ns)   --->   "%tmp_1616 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_370, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5766 'bitselect' 'tmp_1616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5767 [1/1] (0.00ns) (grouped into LUT with out node sum_585)   --->   "%sum_206 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_370, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5767 'partselect' 'sum_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5768 [1/1] (0.00ns) (grouped into LUT with out node sum_585)   --->   "%tmp_1617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_370, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5768 'bitselect' 'tmp_1617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5769 [1/1] (0.00ns) (grouped into LUT with out node sum_585)   --->   "%tmp_1618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_370, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5769 'bitselect' 'tmp_1618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5770 [1/1] (0.00ns)   --->   "%trunc_ln64_229 = trunc i32 %mul_ln64_200" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5770 'trunc' 'trunc_ln64_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5771 [1/1] (0.73ns)   --->   "%icmp_ln64_771 = icmp_ne  i11 %trunc_ln64_229, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5771 'icmp' 'icmp_ln64_771' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1256)   --->   "%tmp_1619 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_370, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5772 'bitselect' 'tmp_1619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node sum_585)   --->   "%or_ln64_571 = or i1 %tmp_1617, i1 %icmp_ln64_771" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5773 'or' 'or_ln64_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node sum_585)   --->   "%and_ln64_1255 = and i1 %or_ln64_571, i1 %tmp_1618" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5774 'and' 'and_ln64_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node sum_585)   --->   "%zext_ln64_200 = zext i1 %and_ln64_1255" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5775 'zext' 'zext_ln64_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5776 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_585 = add i16 %sum_206, i16 %zext_ln64_200" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5776 'add' 'sum_585' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5777 [1/1] (0.00ns)   --->   "%tmp_1620 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_585, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5777 'bitselect' 'tmp_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1256)   --->   "%xor_ln64_742 = xor i1 %tmp_1620, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5778 'xor' 'xor_ln64_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5779 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1256 = and i1 %tmp_1619, i1 %xor_ln64_742" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5779 'and' 'and_ln64_1256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5780 [1/1] (0.00ns)   --->   "%tmp_653 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_370, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5780 'partselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5781 [1/1] (0.57ns)   --->   "%icmp_ln64_772 = icmp_eq  i3 %tmp_653, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5781 'icmp' 'icmp_ln64_772' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5782 [1/1] (0.00ns)   --->   "%tmp_655 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_370, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5782 'partselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5783 [1/1] (0.70ns)   --->   "%icmp_ln64_773 = icmp_eq  i4 %tmp_655, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5783 'icmp' 'icmp_ln64_773' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5784 [1/1] (0.70ns)   --->   "%icmp_ln64_774 = icmp_eq  i4 %tmp_655, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5784 'icmp' 'icmp_ln64_774' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1259)   --->   "%select_ln64_742 = select i1 %and_ln64_1256, i1 %icmp_ln64_773, i1 %icmp_ln64_774" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5785 'select' 'select_ln64_742' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5786 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1260)   --->   "%tmp_1621 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_370, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5786 'bitselect' 'tmp_1621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1260)   --->   "%xor_ln64_951 = xor i1 %tmp_1621, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5787 'xor' 'xor_ln64_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1260)   --->   "%and_ln64_1257 = and i1 %icmp_ln64_772, i1 %xor_ln64_951" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5788 'and' 'and_ln64_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5789 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1260)   --->   "%select_ln64_743 = select i1 %and_ln64_1256, i1 %and_ln64_1257, i1 %icmp_ln64_773" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5789 'select' 'select_ln64_743' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5790 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_573)   --->   "%and_ln64_1258 = and i1 %and_ln64_1256, i1 %icmp_ln64_773" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5790 'and' 'and_ln64_1258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5791 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1259)   --->   "%xor_ln64_743 = xor i1 %select_ln64_742, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5791 'xor' 'xor_ln64_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5792 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1259)   --->   "%or_ln64_572 = or i1 %tmp_1620, i1 %xor_ln64_743" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5792 'or' 'or_ln64_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5793 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1259)   --->   "%xor_ln64_744 = xor i1 %tmp_1616, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5793 'xor' 'xor_ln64_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5794 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1259 = and i1 %or_ln64_572, i1 %xor_ln64_744" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5794 'and' 'and_ln64_1259' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5795 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1260 = and i1 %tmp_1620, i1 %select_ln64_743" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5795 'and' 'and_ln64_1260' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5796 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_573)   --->   "%or_ln64_771 = or i1 %and_ln64_1258, i1 %and_ln64_1260" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5796 'or' 'or_ln64_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5797 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_573)   --->   "%xor_ln64_745 = xor i1 %or_ln64_771, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5797 'xor' 'xor_ln64_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5798 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_573)   --->   "%and_ln64_1261 = and i1 %tmp_1616, i1 %xor_ln64_745" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5798 'and' 'and_ln64_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5799 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_573 = or i1 %and_ln64_1259, i1 %and_ln64_1261" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5799 'or' 'or_ln64_573' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5800 [1/1] (0.00ns)   --->   "%sext_ln64_344 = sext i16 %input_201_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5800 'sext' 'sext_ln64_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5801 [1/1] (1.94ns)   --->   "%mul_ln64_201 = mul i32 %sext_ln64_344, i32 %sext_ln64_344" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5801 'mul' 'mul_ln64_201' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5802 [1/1] (0.00ns)   --->   "%trunc_ln64_230 = trunc i32 %mul_ln64_201" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5802 'trunc' 'trunc_ln64_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5803 [1/1] (0.73ns)   --->   "%icmp_ln64_775 = icmp_ne  i11 %trunc_ln64_230, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5803 'icmp' 'icmp_ln64_775' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5804 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_381)   --->   "%select_ln64_762 = select i1 %and_ln64_1289, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5804 'select' 'select_ln64_762' <Predicate = (or_ln64_587)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_381)   --->   "%select_ln64_763 = select i1 %or_ln64_587, i16 %select_ln64_762, i16 %sum_589" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5805 'select' 'select_ln64_763' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5806 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_381)   --->   "%shl_ln64_175 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_763, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5806 'bitconcatenate' 'shl_ln64_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5807 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_381)   --->   "%sext_ln64_353 = sext i28 %shl_ln64_175" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5807 'sext' 'sext_ln64_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5808 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_381 = add i32 %sext_ln64_353, i32 %mul_ln64_206" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5808 'add' 'add_ln64_381' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5809 [1/1] (0.00ns)   --->   "%tmp_1653 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_381, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5809 'bitselect' 'tmp_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node sum_590)   --->   "%sum_212 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_381, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5810 'partselect' 'sum_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node sum_590)   --->   "%tmp_1654 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_381, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5811 'bitselect' 'tmp_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5812 [1/1] (0.00ns) (grouped into LUT with out node sum_590)   --->   "%tmp_1655 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_381, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5812 'bitselect' 'tmp_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5813 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1293)   --->   "%tmp_1656 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_381, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5813 'bitselect' 'tmp_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5814 [1/1] (0.00ns) (grouped into LUT with out node sum_590)   --->   "%or_ln64_588 = or i1 %tmp_1654, i1 %icmp_ln64_794" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5814 'or' 'or_ln64_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node sum_590)   --->   "%and_ln64_1292 = and i1 %or_ln64_588, i1 %tmp_1655" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5815 'and' 'and_ln64_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node sum_590)   --->   "%zext_ln64_206 = zext i1 %and_ln64_1292" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5816 'zext' 'zext_ln64_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5817 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_590 = add i16 %sum_212, i16 %zext_ln64_206" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5817 'add' 'sum_590' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5818 [1/1] (0.00ns)   --->   "%tmp_1657 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_590, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5818 'bitselect' 'tmp_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5819 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1293)   --->   "%xor_ln64_764 = xor i1 %tmp_1657, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5819 'xor' 'xor_ln64_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5820 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1293 = and i1 %tmp_1656, i1 %xor_ln64_764" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5820 'and' 'and_ln64_1293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5821 [1/1] (0.00ns)   --->   "%tmp_673 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_381, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5821 'partselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5822 [1/1] (0.57ns)   --->   "%icmp_ln64_795 = icmp_eq  i3 %tmp_673, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5822 'icmp' 'icmp_ln64_795' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5823 [1/1] (0.00ns)   --->   "%tmp_675 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_381, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5823 'partselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5824 [1/1] (0.70ns)   --->   "%icmp_ln64_796 = icmp_eq  i4 %tmp_675, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5824 'icmp' 'icmp_ln64_796' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5825 [1/1] (0.70ns)   --->   "%icmp_ln64_797 = icmp_eq  i4 %tmp_675, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5825 'icmp' 'icmp_ln64_797' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5826 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1296)   --->   "%select_ln64_764 = select i1 %and_ln64_1293, i1 %icmp_ln64_796, i1 %icmp_ln64_797" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5826 'select' 'select_ln64_764' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1297)   --->   "%tmp_1658 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_381, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5827 'bitselect' 'tmp_1658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1297)   --->   "%xor_ln64_956 = xor i1 %tmp_1658, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5828 'xor' 'xor_ln64_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1297)   --->   "%and_ln64_1294 = and i1 %icmp_ln64_795, i1 %xor_ln64_956" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5829 'and' 'and_ln64_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1297)   --->   "%select_ln64_765 = select i1 %and_ln64_1293, i1 %and_ln64_1294, i1 %icmp_ln64_796" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5830 'select' 'select_ln64_765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_590)   --->   "%and_ln64_1295 = and i1 %and_ln64_1293, i1 %icmp_ln64_796" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5831 'and' 'and_ln64_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1296)   --->   "%xor_ln64_765 = xor i1 %select_ln64_764, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5832 'xor' 'xor_ln64_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1296)   --->   "%or_ln64_589 = or i1 %tmp_1657, i1 %xor_ln64_765" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5833 'or' 'or_ln64_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1296)   --->   "%xor_ln64_766 = xor i1 %tmp_1653, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5834 'xor' 'xor_ln64_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5835 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1296 = and i1 %or_ln64_589, i1 %xor_ln64_766" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5835 'and' 'and_ln64_1296' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5836 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1297 = and i1 %tmp_1657, i1 %select_ln64_765" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5836 'and' 'and_ln64_1297' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_590)   --->   "%or_ln64_776 = or i1 %and_ln64_1295, i1 %and_ln64_1297" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5837 'or' 'or_ln64_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_590)   --->   "%xor_ln64_767 = xor i1 %or_ln64_776, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5838 'xor' 'xor_ln64_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_590)   --->   "%and_ln64_1298 = and i1 %tmp_1653, i1 %xor_ln64_767" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5839 'and' 'and_ln64_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5840 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_590 = or i1 %and_ln64_1296, i1 %and_ln64_1298" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5840 'or' 'or_ln64_590' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5841 [1/1] (0.00ns)   --->   "%sext_ln64_354 = sext i16 %input_207_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5841 'sext' 'sext_ln64_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5842 [1/1] (1.94ns)   --->   "%mul_ln64_207 = mul i32 %sext_ln64_354, i32 %sext_ln64_354" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5842 'mul' 'mul_ln64_207' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5843 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_383)   --->   "%select_ln64_766 = select i1 %and_ln64_1296, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5843 'select' 'select_ln64_766' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5844 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_383)   --->   "%select_ln64_767 = select i1 %or_ln64_590, i16 %select_ln64_766, i16 %sum_590" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5844 'select' 'select_ln64_767' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5845 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_383)   --->   "%shl_ln64_176 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_767, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5845 'bitconcatenate' 'shl_ln64_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_383)   --->   "%sext_ln64_355 = sext i28 %shl_ln64_176" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5846 'sext' 'sext_ln64_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5847 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_383 = add i32 %sext_ln64_355, i32 %mul_ln64_207" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5847 'add' 'add_ln64_383' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5848 [1/1] (0.00ns)   --->   "%tmp_1659 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_383, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5848 'bitselect' 'tmp_1659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node sum_591)   --->   "%sum_213 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_383, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5849 'partselect' 'sum_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5850 [1/1] (0.00ns) (grouped into LUT with out node sum_591)   --->   "%tmp_1660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_383, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5850 'bitselect' 'tmp_1660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5851 [1/1] (0.00ns) (grouped into LUT with out node sum_591)   --->   "%tmp_1661 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_383, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5851 'bitselect' 'tmp_1661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5852 [1/1] (0.00ns)   --->   "%trunc_ln64_237 = trunc i32 %mul_ln64_207" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5852 'trunc' 'trunc_ln64_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5853 [1/1] (0.73ns)   --->   "%icmp_ln64_798 = icmp_ne  i11 %trunc_ln64_237, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5853 'icmp' 'icmp_ln64_798' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1300)   --->   "%tmp_1662 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_383, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5854 'bitselect' 'tmp_1662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node sum_591)   --->   "%or_ln64_591 = or i1 %tmp_1660, i1 %icmp_ln64_798" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5855 'or' 'or_ln64_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node sum_591)   --->   "%and_ln64_1299 = and i1 %or_ln64_591, i1 %tmp_1661" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5856 'and' 'and_ln64_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node sum_591)   --->   "%zext_ln64_207 = zext i1 %and_ln64_1299" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5857 'zext' 'zext_ln64_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5858 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_591 = add i16 %sum_213, i16 %zext_ln64_207" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5858 'add' 'sum_591' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5859 [1/1] (0.00ns)   --->   "%tmp_1663 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_591, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5859 'bitselect' 'tmp_1663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5860 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1300)   --->   "%xor_ln64_768 = xor i1 %tmp_1663, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5860 'xor' 'xor_ln64_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5861 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1300 = and i1 %tmp_1662, i1 %xor_ln64_768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5861 'and' 'and_ln64_1300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5862 [1/1] (0.00ns)   --->   "%tmp_676 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_383, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5862 'partselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5863 [1/1] (0.57ns)   --->   "%icmp_ln64_799 = icmp_eq  i3 %tmp_676, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5863 'icmp' 'icmp_ln64_799' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5864 [1/1] (0.00ns)   --->   "%tmp_678 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_383, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5864 'partselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5865 [1/1] (0.70ns)   --->   "%icmp_ln64_800 = icmp_eq  i4 %tmp_678, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5865 'icmp' 'icmp_ln64_800' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5866 [1/1] (0.70ns)   --->   "%icmp_ln64_801 = icmp_eq  i4 %tmp_678, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5866 'icmp' 'icmp_ln64_801' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1303)   --->   "%select_ln64_768 = select i1 %and_ln64_1300, i1 %icmp_ln64_800, i1 %icmp_ln64_801" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5867 'select' 'select_ln64_768' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1304)   --->   "%tmp_1664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_383, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5868 'bitselect' 'tmp_1664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1304)   --->   "%xor_ln64_957 = xor i1 %tmp_1664, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5869 'xor' 'xor_ln64_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1304)   --->   "%and_ln64_1301 = and i1 %icmp_ln64_799, i1 %xor_ln64_957" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5870 'and' 'and_ln64_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1304)   --->   "%select_ln64_769 = select i1 %and_ln64_1300, i1 %and_ln64_1301, i1 %icmp_ln64_800" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5871 'select' 'select_ln64_769' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5872 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_593)   --->   "%and_ln64_1302 = and i1 %and_ln64_1300, i1 %icmp_ln64_800" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5872 'and' 'and_ln64_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1303)   --->   "%xor_ln64_769 = xor i1 %select_ln64_768, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5873 'xor' 'xor_ln64_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1303)   --->   "%or_ln64_592 = or i1 %tmp_1663, i1 %xor_ln64_769" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5874 'or' 'or_ln64_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5875 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1303)   --->   "%xor_ln64_770 = xor i1 %tmp_1659, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5875 'xor' 'xor_ln64_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5876 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1303 = and i1 %or_ln64_592, i1 %xor_ln64_770" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5876 'and' 'and_ln64_1303' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5877 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1304 = and i1 %tmp_1663, i1 %select_ln64_769" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5877 'and' 'and_ln64_1304' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_593)   --->   "%or_ln64_777 = or i1 %and_ln64_1302, i1 %and_ln64_1304" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5878 'or' 'or_ln64_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_593)   --->   "%xor_ln64_771 = xor i1 %or_ln64_777, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5879 'xor' 'xor_ln64_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5880 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_593)   --->   "%and_ln64_1305 = and i1 %tmp_1659, i1 %xor_ln64_771" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5880 'and' 'and_ln64_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5881 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_593 = or i1 %and_ln64_1303, i1 %and_ln64_1305" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5881 'or' 'or_ln64_593' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5882 [1/1] (0.00ns)   --->   "%sext_ln64_356 = sext i16 %input_208_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5882 'sext' 'sext_ln64_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5883 [1/1] (1.94ns)   --->   "%mul_ln64_208 = mul i32 %sext_ln64_356, i32 %sext_ln64_356" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5883 'mul' 'mul_ln64_208' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5884 [1/1] (0.00ns)   --->   "%trunc_ln64_238 = trunc i32 %mul_ln64_208" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5884 'trunc' 'trunc_ln64_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5885 [1/1] (0.73ns)   --->   "%icmp_ln64_802 = icmp_ne  i11 %trunc_ln64_238, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5885 'icmp' 'icmp_ln64_802' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 5886 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_8)   --->   "%select_ln64_16 = select i1 %and_ln64_27, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5886 'select' 'select_ln64_16' <Predicate = (or_ln64_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5887 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_8)   --->   "%select_ln64_17 = select i1 %or_ln64_13, i16 %select_ln64_16, i16 %sum_9" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5887 'select' 'select_ln64_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5888 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_8)   --->   "%shl_ln64_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_17, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5888 'bitconcatenate' 'shl_ln64_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5889 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_8)   --->   "%sext_ln64_9 = sext i28 %shl_ln64_4" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5889 'sext' 'sext_ln64_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5890 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_8 = add i32 %sext_ln64_9, i32 %mul_ln64_5" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5890 'add' 'add_ln64_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5891 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_8, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5891 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5892 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%sum_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_8, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5892 'partselect' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_8, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5893 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_8, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5894 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_31)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_8, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5895 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5896 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%or_ln64_14 = or i1 %tmp_68, i1 %icmp_ln64_19" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5896 'or' 'or_ln64_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5897 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%and_ln64_30 = and i1 %or_ln64_14, i1 %tmp_70" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5897 'and' 'and_ln64_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%zext_ln64_5 = zext i1 %and_ln64_30" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5898 'zext' 'zext_ln64_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5899 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_11 = add i16 %sum_10, i16 %zext_ln64_5" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5899 'add' 'sum_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5900 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_11, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5900 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_31)   --->   "%xor_ln64_18 = xor i1 %tmp_76, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5901 'xor' 'xor_ln64_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5902 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_31 = and i1 %tmp_73, i1 %xor_ln64_18" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5902 'and' 'and_ln64_31' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5903 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_8, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5903 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5904 [1/1] (0.57ns)   --->   "%icmp_ln64_20 = icmp_eq  i3 %tmp_12, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5904 'icmp' 'icmp_ln64_20' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5905 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_8, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5905 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5906 [1/1] (0.70ns)   --->   "%icmp_ln64_21 = icmp_eq  i4 %tmp_14, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5906 'icmp' 'icmp_ln64_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5907 [1/1] (0.70ns)   --->   "%icmp_ln64_22 = icmp_eq  i4 %tmp_14, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5907 'icmp' 'icmp_ln64_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_34)   --->   "%select_ln64_18 = select i1 %and_ln64_31, i1 %icmp_ln64_21, i1 %icmp_ln64_22" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5908 'select' 'select_ln64_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_35)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_8, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5909 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_35)   --->   "%xor_ln64_784 = xor i1 %tmp_79, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5910 'xor' 'xor_ln64_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_35)   --->   "%and_ln64_32 = and i1 %icmp_ln64_20, i1 %xor_ln64_784" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5911 'and' 'and_ln64_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_35)   --->   "%select_ln64_19 = select i1 %and_ln64_31, i1 %and_ln64_32, i1 %icmp_ln64_21" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5912 'select' 'select_ln64_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5913 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_16)   --->   "%and_ln64_33 = and i1 %and_ln64_31, i1 %icmp_ln64_21" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5913 'and' 'and_ln64_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_34)   --->   "%xor_ln64_19 = xor i1 %select_ln64_18, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5914 'xor' 'xor_ln64_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5915 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_34)   --->   "%or_ln64_15 = or i1 %tmp_76, i1 %xor_ln64_19" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5915 'or' 'or_ln64_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5916 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_34)   --->   "%xor_ln64_20 = xor i1 %tmp_67, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5916 'xor' 'xor_ln64_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5917 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_34 = and i1 %or_ln64_15, i1 %xor_ln64_20" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5917 'and' 'and_ln64_34' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5918 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_35 = and i1 %tmp_76, i1 %select_ln64_19" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5918 'and' 'and_ln64_35' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5919 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_16)   --->   "%or_ln64_604 = or i1 %and_ln64_33, i1 %and_ln64_35" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5919 'or' 'or_ln64_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5920 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_16)   --->   "%xor_ln64_21 = xor i1 %or_ln64_604, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5920 'xor' 'xor_ln64_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5921 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_16)   --->   "%and_ln64_36 = and i1 %tmp_67, i1 %xor_ln64_21" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5921 'and' 'and_ln64_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5922 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_16 = or i1 %and_ln64_34, i1 %and_ln64_36" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5922 'or' 'or_ln64_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5923 [1/1] (0.00ns)   --->   "%sext_ln64_10 = sext i16 %input_6_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5923 'sext' 'sext_ln64_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5924 [1/1] (1.94ns)   --->   "%mul_ln64_6 = mul i32 %sext_ln64_10, i32 %sext_ln64_10" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5924 'mul' 'mul_ln64_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_10)   --->   "%select_ln64_20 = select i1 %and_ln64_34, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5925 'select' 'select_ln64_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_10)   --->   "%select_ln64_21 = select i1 %or_ln64_16, i16 %select_ln64_20, i16 %sum_11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5926 'select' 'select_ln64_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5927 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_10)   --->   "%shl_ln64_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_21, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5927 'bitconcatenate' 'shl_ln64_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5928 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_10)   --->   "%sext_ln64_11 = sext i28 %shl_ln64_5" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5928 'sext' 'sext_ln64_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5929 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_10 = add i32 %sext_ln64_11, i32 %mul_ln64_6" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5929 'add' 'add_ln64_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5930 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_10, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5930 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5931 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%sum_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_10, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5931 'partselect' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_10, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5932 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5933 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_10, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5933 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5934 [1/1] (0.00ns)   --->   "%trunc_ln64_7 = trunc i32 %mul_ln64_6" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5934 'trunc' 'trunc_ln64_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5935 [1/1] (0.73ns)   --->   "%icmp_ln64_23 = icmp_ne  i11 %trunc_ln64_7, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5935 'icmp' 'icmp_ln64_23' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5936 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_38)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_10, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5936 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%or_ln64_17 = or i1 %tmp_85, i1 %icmp_ln64_23" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5937 'or' 'or_ln64_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5938 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%and_ln64_37 = and i1 %or_ln64_17, i1 %tmp_88" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5938 'and' 'and_ln64_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5939 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%zext_ln64_6 = zext i1 %and_ln64_37" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5939 'zext' 'zext_ln64_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5940 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_13 = add i16 %sum_12, i16 %zext_ln64_6" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5940 'add' 'sum_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5941 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_13, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5941 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_38)   --->   "%xor_ln64_22 = xor i1 %tmp_90, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5942 'xor' 'xor_ln64_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5943 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_38 = and i1 %tmp_89, i1 %xor_ln64_22" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5943 'and' 'and_ln64_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5944 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_10, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5944 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5945 [1/1] (0.57ns)   --->   "%icmp_ln64_24 = icmp_eq  i3 %tmp_15, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5945 'icmp' 'icmp_ln64_24' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5946 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_10, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5946 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5947 [1/1] (0.70ns)   --->   "%icmp_ln64_25 = icmp_eq  i4 %tmp_17, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5947 'icmp' 'icmp_ln64_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5948 [1/1] (0.70ns)   --->   "%icmp_ln64_26 = icmp_eq  i4 %tmp_17, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5948 'icmp' 'icmp_ln64_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_41)   --->   "%select_ln64_22 = select i1 %and_ln64_38, i1 %icmp_ln64_25, i1 %icmp_ln64_26" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5949 'select' 'select_ln64_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5950 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_42)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_10, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5950 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5951 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_42)   --->   "%xor_ln64_785 = xor i1 %tmp_91, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5951 'xor' 'xor_ln64_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5952 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_42)   --->   "%and_ln64_39 = and i1 %icmp_ln64_24, i1 %xor_ln64_785" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5952 'and' 'and_ln64_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5953 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_42)   --->   "%select_ln64_23 = select i1 %and_ln64_38, i1 %and_ln64_39, i1 %icmp_ln64_25" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5953 'select' 'select_ln64_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_19)   --->   "%and_ln64_40 = and i1 %and_ln64_38, i1 %icmp_ln64_25" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5954 'and' 'and_ln64_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5955 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_41)   --->   "%xor_ln64_23 = xor i1 %select_ln64_22, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5955 'xor' 'xor_ln64_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5956 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_41)   --->   "%or_ln64_18 = or i1 %tmp_90, i1 %xor_ln64_23" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5956 'or' 'or_ln64_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_41)   --->   "%xor_ln64_24 = xor i1 %tmp_82, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5957 'xor' 'xor_ln64_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5958 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_41 = and i1 %or_ln64_18, i1 %xor_ln64_24" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5958 'and' 'and_ln64_41' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5959 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_42 = and i1 %tmp_90, i1 %select_ln64_23" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5959 'and' 'and_ln64_42' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5960 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_19)   --->   "%or_ln64_605 = or i1 %and_ln64_40, i1 %and_ln64_42" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5960 'or' 'or_ln64_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5961 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_19)   --->   "%xor_ln64_25 = xor i1 %or_ln64_605, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5961 'xor' 'xor_ln64_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_19)   --->   "%and_ln64_43 = and i1 %tmp_82, i1 %xor_ln64_25" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5962 'and' 'and_ln64_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5963 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_19 = or i1 %and_ln64_41, i1 %and_ln64_43" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5963 'or' 'or_ln64_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_21)   --->   "%select_ln64_42 = select i1 %and_ln64_71, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5964 'select' 'select_ln64_42' <Predicate = (or_ln64_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5965 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_21)   --->   "%select_ln64_43 = select i1 %or_ln64_33, i16 %select_ln64_42, i16 %sum_423" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5965 'select' 'select_ln64_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5966 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_21)   --->   "%shl_ln64_s = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_43, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5966 'bitconcatenate' 'shl_ln64_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5967 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_21)   --->   "%sext_ln64_21 = sext i28 %shl_ln64_s" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5967 'sext' 'sext_ln64_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5968 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_21 = add i32 %sext_ln64_21, i32 %mul_ln64_12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5968 'add' 'add_ln64_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5969 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_21, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5969 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5970 [1/1] (0.00ns) (grouped into LUT with out node sum_424)   --->   "%sum_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_21, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5970 'partselect' 'sum_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5971 [1/1] (0.00ns) (grouped into LUT with out node sum_424)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_21, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 5971 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5972 [1/1] (0.00ns) (grouped into LUT with out node sum_424)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_21, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5972 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5973 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_75)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_21, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5973 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5974 [1/1] (0.00ns) (grouped into LUT with out node sum_424)   --->   "%or_ln64_34 = or i1 %tmp_168, i1 %icmp_ln64_46" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5974 'or' 'or_ln64_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5975 [1/1] (0.00ns) (grouped into LUT with out node sum_424)   --->   "%and_ln64_74 = and i1 %or_ln64_34, i1 %tmp_171" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5975 'and' 'and_ln64_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5976 [1/1] (0.00ns) (grouped into LUT with out node sum_424)   --->   "%zext_ln64_12 = zext i1 %and_ln64_74" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5976 'zext' 'zext_ln64_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5977 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_424 = add i16 %sum_18, i16 %zext_ln64_12" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5977 'add' 'sum_424' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5978 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_424, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5978 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5979 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_75)   --->   "%xor_ln64_44 = xor i1 %tmp_177, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5979 'xor' 'xor_ln64_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5980 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_75 = and i1 %tmp_174, i1 %xor_ln64_44" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5980 'and' 'and_ln64_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5981 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_21, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5981 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5982 [1/1] (0.57ns)   --->   "%icmp_ln64_47 = icmp_eq  i3 %tmp_35, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5982 'icmp' 'icmp_ln64_47' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5983 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_21, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5983 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5984 [1/1] (0.70ns)   --->   "%icmp_ln64_48 = icmp_eq  i4 %tmp_37, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5984 'icmp' 'icmp_ln64_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5985 [1/1] (0.70ns)   --->   "%icmp_ln64_49 = icmp_eq  i4 %tmp_37, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5985 'icmp' 'icmp_ln64_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_78)   --->   "%select_ln64_44 = select i1 %and_ln64_75, i1 %icmp_ln64_48, i1 %icmp_ln64_49" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5986 'select' 'select_ln64_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_79)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_21, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5987 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5988 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_79)   --->   "%xor_ln64_790 = xor i1 %tmp_180, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5988 'xor' 'xor_ln64_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5989 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_79)   --->   "%and_ln64_76 = and i1 %icmp_ln64_47, i1 %xor_ln64_790" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5989 'and' 'and_ln64_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5990 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_79)   --->   "%select_ln64_45 = select i1 %and_ln64_75, i1 %and_ln64_76, i1 %icmp_ln64_48" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5990 'select' 'select_ln64_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 5991 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_36)   --->   "%and_ln64_77 = and i1 %and_ln64_75, i1 %icmp_ln64_48" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5991 'and' 'and_ln64_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5992 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_78)   --->   "%xor_ln64_45 = xor i1 %select_ln64_44, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5992 'xor' 'xor_ln64_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5993 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_78)   --->   "%or_ln64_35 = or i1 %tmp_177, i1 %xor_ln64_45" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5993 'or' 'or_ln64_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5994 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_78)   --->   "%xor_ln64_46 = xor i1 %tmp_165, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5994 'xor' 'xor_ln64_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5995 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_78 = and i1 %or_ln64_35, i1 %xor_ln64_46" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5995 'and' 'and_ln64_78' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5996 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_79 = and i1 %tmp_177, i1 %select_ln64_45" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5996 'and' 'and_ln64_79' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5997 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_36)   --->   "%or_ln64_610 = or i1 %and_ln64_77, i1 %and_ln64_79" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5997 'or' 'or_ln64_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5998 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_36)   --->   "%xor_ln64_47 = xor i1 %or_ln64_610, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5998 'xor' 'xor_ln64_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5999 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_36)   --->   "%and_ln64_80 = and i1 %tmp_165, i1 %xor_ln64_47" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 5999 'and' 'and_ln64_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6000 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_36 = or i1 %and_ln64_78, i1 %and_ln64_80" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6000 'or' 'or_ln64_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6001 [1/1] (0.00ns)   --->   "%sext_ln64_22 = sext i16 %input_13_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6001 'sext' 'sext_ln64_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6002 [1/1] (1.94ns)   --->   "%mul_ln64_13 = mul i32 %sext_ln64_22, i32 %sext_ln64_22" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6002 'mul' 'mul_ln64_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6003 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_23)   --->   "%select_ln64_46 = select i1 %and_ln64_78, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6003 'select' 'select_ln64_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6004 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_23)   --->   "%select_ln64_47 = select i1 %or_ln64_36, i16 %select_ln64_46, i16 %sum_424" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6004 'select' 'select_ln64_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6005 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_23)   --->   "%shl_ln64_10 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_47, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6005 'bitconcatenate' 'shl_ln64_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6006 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_23)   --->   "%sext_ln64_23 = sext i28 %shl_ln64_10" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6006 'sext' 'sext_ln64_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6007 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_23 = add i32 %sext_ln64_23, i32 %mul_ln64_13" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6007 'add' 'add_ln64_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6008 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_23, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6008 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6009 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%sum_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_23, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6009 'partselect' 'sum_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6010 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_23, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6010 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6011 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_23, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6011 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6012 [1/1] (0.00ns)   --->   "%trunc_ln64_15 = trunc i32 %mul_ln64_13" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6012 'trunc' 'trunc_ln64_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6013 [1/1] (0.73ns)   --->   "%icmp_ln64_50 = icmp_ne  i11 %trunc_ln64_15, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6013 'icmp' 'icmp_ln64_50' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6014 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_82)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_23, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6014 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6015 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%or_ln64_37 = or i1 %tmp_182, i1 %icmp_ln64_50" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6015 'or' 'or_ln64_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6016 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%and_ln64_81 = and i1 %or_ln64_37, i1 %tmp_183" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6016 'and' 'and_ln64_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6017 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%zext_ln64_13 = zext i1 %and_ln64_81" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6017 'zext' 'zext_ln64_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6018 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_425 = add i16 %sum_19, i16 %zext_ln64_13" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6018 'add' 'sum_425' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6019 [1/1] (0.00ns)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_425, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6019 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6020 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_82)   --->   "%xor_ln64_48 = xor i1 %tmp_188, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6020 'xor' 'xor_ln64_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6021 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_82 = and i1 %tmp_185, i1 %xor_ln64_48" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6021 'and' 'and_ln64_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6022 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_23, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6022 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6023 [1/1] (0.57ns)   --->   "%icmp_ln64_51 = icmp_eq  i3 %tmp_38, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6023 'icmp' 'icmp_ln64_51' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6024 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_23, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6024 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6025 [1/1] (0.70ns)   --->   "%icmp_ln64_52 = icmp_eq  i4 %tmp_40, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6025 'icmp' 'icmp_ln64_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6026 [1/1] (0.70ns)   --->   "%icmp_ln64_53 = icmp_eq  i4 %tmp_40, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6026 'icmp' 'icmp_ln64_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6027 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_85)   --->   "%select_ln64_48 = select i1 %and_ln64_82, i1 %icmp_ln64_52, i1 %icmp_ln64_53" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6027 'select' 'select_ln64_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6028 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_86)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_23, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6028 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6029 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_86)   --->   "%xor_ln64_791 = xor i1 %tmp_191, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6029 'xor' 'xor_ln64_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6030 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_86)   --->   "%and_ln64_83 = and i1 %icmp_ln64_51, i1 %xor_ln64_791" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6030 'and' 'and_ln64_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_86)   --->   "%select_ln64_49 = select i1 %and_ln64_82, i1 %and_ln64_83, i1 %icmp_ln64_52" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6031 'select' 'select_ln64_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6032 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_39)   --->   "%and_ln64_84 = and i1 %and_ln64_82, i1 %icmp_ln64_52" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6032 'and' 'and_ln64_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6033 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_85)   --->   "%xor_ln64_49 = xor i1 %select_ln64_48, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6033 'xor' 'xor_ln64_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6034 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_85)   --->   "%or_ln64_38 = or i1 %tmp_188, i1 %xor_ln64_49" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6034 'or' 'or_ln64_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6035 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_85)   --->   "%xor_ln64_50 = xor i1 %tmp_181, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6035 'xor' 'xor_ln64_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6036 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_85 = and i1 %or_ln64_38, i1 %xor_ln64_50" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6036 'and' 'and_ln64_85' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6037 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_86 = and i1 %tmp_188, i1 %select_ln64_49" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6037 'and' 'and_ln64_86' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6038 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_39)   --->   "%or_ln64_611 = or i1 %and_ln64_84, i1 %and_ln64_86" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6038 'or' 'or_ln64_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6039 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_39)   --->   "%xor_ln64_51 = xor i1 %or_ln64_611, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6039 'xor' 'xor_ln64_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6040 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_39)   --->   "%and_ln64_87 = and i1 %tmp_181, i1 %xor_ln64_51" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6040 'and' 'and_ln64_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6041 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_39 = or i1 %and_ln64_85, i1 %and_ln64_87" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6041 'or' 'or_ln64_39' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6042 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_34)   --->   "%select_ln64_68 = select i1 %and_ln64_115, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6042 'select' 'select_ln64_68' <Predicate = (or_ln64_53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6043 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_34)   --->   "%select_ln64_69 = select i1 %or_ln64_53, i16 %select_ln64_68, i16 %sum_429" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6043 'select' 'select_ln64_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6044 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_34)   --->   "%shl_ln64_15 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_69, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6044 'bitconcatenate' 'shl_ln64_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6045 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_34)   --->   "%sext_ln64_33 = sext i28 %shl_ln64_15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6045 'sext' 'sext_ln64_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6046 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_34 = add i32 %sext_ln64_33, i32 %mul_ln64_19" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6046 'add' 'add_ln64_34' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6047 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_34, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6047 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6048 [1/1] (0.00ns) (grouped into LUT with out node sum_430)   --->   "%sum_25 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_34, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6048 'partselect' 'sum_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6049 [1/1] (0.00ns) (grouped into LUT with out node sum_430)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_34, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6049 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6050 [1/1] (0.00ns) (grouped into LUT with out node sum_430)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_34, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6050 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6051 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_119)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_34, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6051 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6052 [1/1] (0.00ns) (grouped into LUT with out node sum_430)   --->   "%or_ln64_54 = or i1 %tmp_269, i1 %icmp_ln64_73" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6052 'or' 'or_ln64_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6053 [1/1] (0.00ns) (grouped into LUT with out node sum_430)   --->   "%and_ln64_118 = and i1 %or_ln64_54, i1 %tmp_272" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6053 'and' 'and_ln64_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node sum_430)   --->   "%zext_ln64_19 = zext i1 %and_ln64_118" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6054 'zext' 'zext_ln64_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6055 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_430 = add i16 %sum_25, i16 %zext_ln64_19" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6055 'add' 'sum_430' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6056 [1/1] (0.00ns)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_430, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6056 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_119)   --->   "%xor_ln64_70 = xor i1 %tmp_274, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6057 'xor' 'xor_ln64_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6058 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_119 = and i1 %tmp_273, i1 %xor_ln64_70" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6058 'and' 'and_ln64_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6059 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_34, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6059 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6060 [1/1] (0.57ns)   --->   "%icmp_ln64_74 = icmp_eq  i3 %tmp_58, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6060 'icmp' 'icmp_ln64_74' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6061 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_34, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6061 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6062 [1/1] (0.70ns)   --->   "%icmp_ln64_75 = icmp_eq  i4 %tmp_60, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6062 'icmp' 'icmp_ln64_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6063 [1/1] (0.70ns)   --->   "%icmp_ln64_76 = icmp_eq  i4 %tmp_60, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6063 'icmp' 'icmp_ln64_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6064 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_122)   --->   "%select_ln64_70 = select i1 %and_ln64_119, i1 %icmp_ln64_75, i1 %icmp_ln64_76" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6064 'select' 'select_ln64_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6065 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_123)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_34, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6065 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6066 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_123)   --->   "%xor_ln64_796 = xor i1 %tmp_275, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6066 'xor' 'xor_ln64_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6067 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_123)   --->   "%and_ln64_120 = and i1 %icmp_ln64_74, i1 %xor_ln64_796" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6067 'and' 'and_ln64_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6068 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_123)   --->   "%select_ln64_71 = select i1 %and_ln64_119, i1 %and_ln64_120, i1 %icmp_ln64_75" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6068 'select' 'select_ln64_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6069 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_56)   --->   "%and_ln64_121 = and i1 %and_ln64_119, i1 %icmp_ln64_75" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6069 'and' 'and_ln64_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6070 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_122)   --->   "%xor_ln64_71 = xor i1 %select_ln64_70, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6070 'xor' 'xor_ln64_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6071 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_122)   --->   "%or_ln64_55 = or i1 %tmp_274, i1 %xor_ln64_71" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6071 'or' 'or_ln64_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6072 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_122)   --->   "%xor_ln64_72 = xor i1 %tmp_266, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6072 'xor' 'xor_ln64_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6073 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_122 = and i1 %or_ln64_55, i1 %xor_ln64_72" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6073 'and' 'and_ln64_122' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6074 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_123 = and i1 %tmp_274, i1 %select_ln64_71" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6074 'and' 'and_ln64_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6075 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_56)   --->   "%or_ln64_616 = or i1 %and_ln64_121, i1 %and_ln64_123" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6075 'or' 'or_ln64_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6076 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_56)   --->   "%xor_ln64_73 = xor i1 %or_ln64_616, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6076 'xor' 'xor_ln64_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6077 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_56)   --->   "%and_ln64_124 = and i1 %tmp_266, i1 %xor_ln64_73" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6077 'and' 'and_ln64_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6078 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_56 = or i1 %and_ln64_122, i1 %and_ln64_124" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6078 'or' 'or_ln64_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6079 [1/1] (0.00ns)   --->   "%sext_ln64_34 = sext i16 %input_20_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6079 'sext' 'sext_ln64_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6080 [1/1] (1.94ns)   --->   "%mul_ln64_20 = mul i32 %sext_ln64_34, i32 %sext_ln64_34" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6080 'mul' 'mul_ln64_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6081 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_36)   --->   "%select_ln64_72 = select i1 %and_ln64_122, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6081 'select' 'select_ln64_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6082 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_36)   --->   "%select_ln64_73 = select i1 %or_ln64_56, i16 %select_ln64_72, i16 %sum_430" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6082 'select' 'select_ln64_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6083 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_36)   --->   "%shl_ln64_16 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_73, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6083 'bitconcatenate' 'shl_ln64_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6084 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_36)   --->   "%sext_ln64_35 = sext i28 %shl_ln64_16" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6084 'sext' 'sext_ln64_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6085 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_36 = add i32 %sext_ln64_35, i32 %mul_ln64_20" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6085 'add' 'add_ln64_36' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6086 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_36, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6086 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6087 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%sum_26 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_36, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6087 'partselect' 'sum_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6088 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_36, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6088 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6089 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_36, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6089 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6090 [1/1] (0.00ns)   --->   "%trunc_ln64_23 = trunc i32 %mul_ln64_20" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6090 'trunc' 'trunc_ln64_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6091 [1/1] (0.73ns)   --->   "%icmp_ln64_77 = icmp_ne  i11 %trunc_ln64_23, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6091 'icmp' 'icmp_ln64_77' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6092 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_126)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_36, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6092 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6093 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%or_ln64_57 = or i1 %tmp_280, i1 %icmp_ln64_77" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6093 'or' 'or_ln64_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6094 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%and_ln64_125 = and i1 %or_ln64_57, i1 %tmp_283" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6094 'and' 'and_ln64_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6095 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%zext_ln64_20 = zext i1 %and_ln64_125" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6095 'zext' 'zext_ln64_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6096 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_431 = add i16 %sum_26, i16 %zext_ln64_20" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6096 'add' 'sum_431' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6097 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_431, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6097 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_126)   --->   "%xor_ln64_74 = xor i1 %tmp_289, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6098 'xor' 'xor_ln64_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6099 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_126 = and i1 %tmp_286, i1 %xor_ln64_74" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6099 'and' 'and_ln64_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6100 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_36, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6100 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6101 [1/1] (0.57ns)   --->   "%icmp_ln64_78 = icmp_eq  i3 %tmp_61, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6101 'icmp' 'icmp_ln64_78' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6102 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_36, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6102 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6103 [1/1] (0.70ns)   --->   "%icmp_ln64_79 = icmp_eq  i4 %tmp_63, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6103 'icmp' 'icmp_ln64_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6104 [1/1] (0.70ns)   --->   "%icmp_ln64_80 = icmp_eq  i4 %tmp_63, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6104 'icmp' 'icmp_ln64_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6105 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_129)   --->   "%select_ln64_74 = select i1 %and_ln64_126, i1 %icmp_ln64_79, i1 %icmp_ln64_80" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6105 'select' 'select_ln64_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6106 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_130)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_36, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6106 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6107 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_130)   --->   "%xor_ln64_797 = xor i1 %tmp_292, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6107 'xor' 'xor_ln64_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6108 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_130)   --->   "%and_ln64_127 = and i1 %icmp_ln64_78, i1 %xor_ln64_797" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6108 'and' 'and_ln64_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6109 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_130)   --->   "%select_ln64_75 = select i1 %and_ln64_126, i1 %and_ln64_127, i1 %icmp_ln64_79" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6109 'select' 'select_ln64_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6110 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_59)   --->   "%and_ln64_128 = and i1 %and_ln64_126, i1 %icmp_ln64_79" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6110 'and' 'and_ln64_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6111 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_129)   --->   "%xor_ln64_75 = xor i1 %select_ln64_74, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6111 'xor' 'xor_ln64_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6112 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_129)   --->   "%or_ln64_58 = or i1 %tmp_289, i1 %xor_ln64_75" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6112 'or' 'or_ln64_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6113 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_129)   --->   "%xor_ln64_76 = xor i1 %tmp_277, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6113 'xor' 'xor_ln64_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6114 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_129 = and i1 %or_ln64_58, i1 %xor_ln64_76" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6114 'and' 'and_ln64_129' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6115 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_130 = and i1 %tmp_289, i1 %select_ln64_75" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6115 'and' 'and_ln64_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6116 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_59)   --->   "%or_ln64_617 = or i1 %and_ln64_128, i1 %and_ln64_130" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6116 'or' 'or_ln64_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6117 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_59)   --->   "%xor_ln64_77 = xor i1 %or_ln64_617, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6117 'xor' 'xor_ln64_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6118 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_59)   --->   "%and_ln64_131 = and i1 %tmp_277, i1 %xor_ln64_77" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6118 'and' 'and_ln64_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6119 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_59 = or i1 %and_ln64_129, i1 %and_ln64_131" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6119 'or' 'or_ln64_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6120 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_47)   --->   "%select_ln64_94 = select i1 %and_ln64_159, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6120 'select' 'select_ln64_94' <Predicate = (or_ln64_73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6121 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_47)   --->   "%select_ln64_95 = select i1 %or_ln64_73, i16 %select_ln64_94, i16 %sum_435" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6121 'select' 'select_ln64_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6122 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_47)   --->   "%shl_ln64_21 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_95, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6122 'bitconcatenate' 'shl_ln64_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6123 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_47)   --->   "%sext_ln64_45 = sext i28 %shl_ln64_21" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6123 'sext' 'sext_ln64_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6124 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_47 = add i32 %sext_ln64_45, i32 %mul_ln64_26" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6124 'add' 'add_ln64_47' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6125 [1/1] (0.00ns)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_47, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6125 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6126 [1/1] (0.00ns) (grouped into LUT with out node sum_436)   --->   "%sum_32 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_47, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6126 'partselect' 'sum_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6127 [1/1] (0.00ns) (grouped into LUT with out node sum_436)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_47, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6127 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6128 [1/1] (0.00ns) (grouped into LUT with out node sum_436)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_47, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6128 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6129 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_163)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_47, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6129 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node sum_436)   --->   "%or_ln64_74 = or i1 %tmp_366, i1 %icmp_ln64_100" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6130 'or' 'or_ln64_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6131 [1/1] (0.00ns) (grouped into LUT with out node sum_436)   --->   "%and_ln64_162 = and i1 %or_ln64_74, i1 %tmp_367" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6131 'and' 'and_ln64_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6132 [1/1] (0.00ns) (grouped into LUT with out node sum_436)   --->   "%zext_ln64_26 = zext i1 %and_ln64_162" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6132 'zext' 'zext_ln64_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6133 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_436 = add i16 %sum_32, i16 %zext_ln64_26" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6133 'add' 'sum_436' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6134 [1/1] (0.00ns)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_436, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6134 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6135 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_163)   --->   "%xor_ln64_96 = xor i1 %tmp_372, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6135 'xor' 'xor_ln64_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6136 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_163 = and i1 %tmp_369, i1 %xor_ln64_96" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6136 'and' 'and_ln64_163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6137 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_47, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6137 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6138 [1/1] (0.57ns)   --->   "%icmp_ln64_101 = icmp_eq  i3 %tmp_81, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6138 'icmp' 'icmp_ln64_101' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6139 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_47, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6139 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6140 [1/1] (0.70ns)   --->   "%icmp_ln64_102 = icmp_eq  i4 %tmp_83, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6140 'icmp' 'icmp_ln64_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6141 [1/1] (0.70ns)   --->   "%icmp_ln64_103 = icmp_eq  i4 %tmp_83, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6141 'icmp' 'icmp_ln64_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6142 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_166)   --->   "%select_ln64_96 = select i1 %and_ln64_163, i1 %icmp_ln64_102, i1 %icmp_ln64_103" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6142 'select' 'select_ln64_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6143 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_167)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_47, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6143 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6144 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_167)   --->   "%xor_ln64_802 = xor i1 %tmp_375, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6144 'xor' 'xor_ln64_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6145 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_167)   --->   "%and_ln64_164 = and i1 %icmp_ln64_101, i1 %xor_ln64_802" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6145 'and' 'and_ln64_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6146 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_167)   --->   "%select_ln64_97 = select i1 %and_ln64_163, i1 %and_ln64_164, i1 %icmp_ln64_102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6146 'select' 'select_ln64_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6147 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_76)   --->   "%and_ln64_165 = and i1 %and_ln64_163, i1 %icmp_ln64_102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6147 'and' 'and_ln64_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6148 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_166)   --->   "%xor_ln64_97 = xor i1 %select_ln64_96, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6148 'xor' 'xor_ln64_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6149 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_166)   --->   "%or_ln64_75 = or i1 %tmp_372, i1 %xor_ln64_97" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6149 'or' 'or_ln64_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6150 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_166)   --->   "%xor_ln64_98 = xor i1 %tmp_365, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6150 'xor' 'xor_ln64_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6151 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_166 = and i1 %or_ln64_75, i1 %xor_ln64_98" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6151 'and' 'and_ln64_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6152 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_167 = and i1 %tmp_372, i1 %select_ln64_97" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6152 'and' 'and_ln64_167' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6153 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_76)   --->   "%or_ln64_622 = or i1 %and_ln64_165, i1 %and_ln64_167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6153 'or' 'or_ln64_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_76)   --->   "%xor_ln64_99 = xor i1 %or_ln64_622, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6154 'xor' 'xor_ln64_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6155 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_76)   --->   "%and_ln64_168 = and i1 %tmp_365, i1 %xor_ln64_99" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6155 'and' 'and_ln64_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6156 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_76 = or i1 %and_ln64_166, i1 %and_ln64_168" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6156 'or' 'or_ln64_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6157 [1/1] (0.00ns)   --->   "%sext_ln64_46 = sext i16 %input_27_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6157 'sext' 'sext_ln64_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6158 [1/1] (1.94ns)   --->   "%mul_ln64_27 = mul i32 %sext_ln64_46, i32 %sext_ln64_46" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6158 'mul' 'mul_ln64_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_49)   --->   "%select_ln64_98 = select i1 %and_ln64_166, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6159 'select' 'select_ln64_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_49)   --->   "%select_ln64_99 = select i1 %or_ln64_76, i16 %select_ln64_98, i16 %sum_436" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6160 'select' 'select_ln64_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_49)   --->   "%shl_ln64_22 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_99, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6161 'bitconcatenate' 'shl_ln64_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6162 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_49)   --->   "%sext_ln64_47 = sext i28 %shl_ln64_22" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6162 'sext' 'sext_ln64_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6163 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_49 = add i32 %sext_ln64_47, i32 %mul_ln64_27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6163 'add' 'add_ln64_49' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6164 [1/1] (0.00ns)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_49, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6164 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6165 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%sum_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_49, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6165 'partselect' 'sum_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_49, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6166 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6167 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_49, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6167 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6168 [1/1] (0.00ns)   --->   "%trunc_ln64_31 = trunc i32 %mul_ln64_27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6168 'trunc' 'trunc_ln64_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6169 [1/1] (0.73ns)   --->   "%icmp_ln64_104 = icmp_ne  i11 %trunc_ln64_31, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6169 'icmp' 'icmp_ln64_104' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_170)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_49, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6170 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6171 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%or_ln64_77 = or i1 %tmp_381, i1 %icmp_ln64_104" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6171 'or' 'or_ln64_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6172 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%and_ln64_169 = and i1 %or_ln64_77, i1 %tmp_384" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6172 'and' 'and_ln64_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%zext_ln64_27 = zext i1 %and_ln64_169" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6173 'zext' 'zext_ln64_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6174 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_437 = add i16 %sum_33, i16 %zext_ln64_27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6174 'add' 'sum_437' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6175 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_437, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6175 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6176 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_170)   --->   "%xor_ln64_100 = xor i1 %tmp_388, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6176 'xor' 'xor_ln64_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_170 = and i1 %tmp_387, i1 %xor_ln64_100" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6177 'and' 'and_ln64_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6178 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_49, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6178 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6179 [1/1] (0.57ns)   --->   "%icmp_ln64_105 = icmp_eq  i3 %tmp_84, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6179 'icmp' 'icmp_ln64_105' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6180 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_49, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6180 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6181 [1/1] (0.70ns)   --->   "%icmp_ln64_106 = icmp_eq  i4 %tmp_86, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6181 'icmp' 'icmp_ln64_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6182 [1/1] (0.70ns)   --->   "%icmp_ln64_107 = icmp_eq  i4 %tmp_86, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6182 'icmp' 'icmp_ln64_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_173)   --->   "%select_ln64_100 = select i1 %and_ln64_170, i1 %icmp_ln64_106, i1 %icmp_ln64_107" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6183 'select' 'select_ln64_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6184 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_174)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_49, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6184 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6185 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_174)   --->   "%xor_ln64_803 = xor i1 %tmp_389, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6185 'xor' 'xor_ln64_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_174)   --->   "%and_ln64_171 = and i1 %icmp_ln64_105, i1 %xor_ln64_803" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6186 'and' 'and_ln64_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6187 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_174)   --->   "%select_ln64_101 = select i1 %and_ln64_170, i1 %and_ln64_171, i1 %icmp_ln64_106" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6187 'select' 'select_ln64_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6188 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_79)   --->   "%and_ln64_172 = and i1 %and_ln64_170, i1 %icmp_ln64_106" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6188 'and' 'and_ln64_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6189 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_173)   --->   "%xor_ln64_101 = xor i1 %select_ln64_100, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6189 'xor' 'xor_ln64_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6190 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_173)   --->   "%or_ln64_78 = or i1 %tmp_388, i1 %xor_ln64_101" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6190 'or' 'or_ln64_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6191 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_173)   --->   "%xor_ln64_102 = xor i1 %tmp_378, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6191 'xor' 'xor_ln64_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6192 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_173 = and i1 %or_ln64_78, i1 %xor_ln64_102" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6192 'and' 'and_ln64_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6193 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_174 = and i1 %tmp_388, i1 %select_ln64_101" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6193 'and' 'and_ln64_174' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6194 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_79)   --->   "%or_ln64_623 = or i1 %and_ln64_172, i1 %and_ln64_174" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6194 'or' 'or_ln64_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6195 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_79)   --->   "%xor_ln64_103 = xor i1 %or_ln64_623, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6195 'xor' 'xor_ln64_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6196 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_79)   --->   "%and_ln64_175 = and i1 %tmp_378, i1 %xor_ln64_103" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6196 'and' 'and_ln64_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6197 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_79 = or i1 %and_ln64_173, i1 %and_ln64_175" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6197 'or' 'or_ln64_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6198 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_60)   --->   "%select_ln64_120 = select i1 %and_ln64_203, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6198 'select' 'select_ln64_120' <Predicate = (or_ln64_93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6199 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_60)   --->   "%select_ln64_121 = select i1 %or_ln64_93, i16 %select_ln64_120, i16 %sum_441" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6199 'select' 'select_ln64_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6200 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_60)   --->   "%shl_ln64_27 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_121, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6200 'bitconcatenate' 'shl_ln64_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6201 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_60)   --->   "%sext_ln64_57 = sext i28 %shl_ln64_27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6201 'sext' 'sext_ln64_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6202 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_60 = add i32 %sext_ln64_57, i32 %mul_ln64_33" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6202 'add' 'add_ln64_60' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6203 [1/1] (0.00ns)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_60, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6203 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6204 [1/1] (0.00ns) (grouped into LUT with out node sum_442)   --->   "%sum_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_60, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6204 'partselect' 'sum_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node sum_442)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_60, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6205 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6206 [1/1] (0.00ns) (grouped into LUT with out node sum_442)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_60, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6206 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6207 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_207)   --->   "%tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_60, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6207 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6208 [1/1] (0.00ns) (grouped into LUT with out node sum_442)   --->   "%or_ln64_94 = or i1 %tmp_464, i1 %icmp_ln64_127" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6208 'or' 'or_ln64_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6209 [1/1] (0.00ns) (grouped into LUT with out node sum_442)   --->   "%and_ln64_206 = and i1 %or_ln64_94, i1 %tmp_467" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6209 'and' 'and_ln64_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6210 [1/1] (0.00ns) (grouped into LUT with out node sum_442)   --->   "%zext_ln64_33 = zext i1 %and_ln64_206" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6210 'zext' 'zext_ln64_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6211 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_442 = add i16 %sum_39, i16 %zext_ln64_33" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6211 'add' 'sum_442' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6212 [1/1] (0.00ns)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_442, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6212 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6213 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_207)   --->   "%xor_ln64_122 = xor i1 %tmp_473, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6213 'xor' 'xor_ln64_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6214 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_207 = and i1 %tmp_470, i1 %xor_ln64_122" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6214 'and' 'and_ln64_207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6215 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_60, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6215 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6216 [1/1] (0.57ns)   --->   "%icmp_ln64_128 = icmp_eq  i3 %tmp_104, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6216 'icmp' 'icmp_ln64_128' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6217 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_60, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6217 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6218 [1/1] (0.70ns)   --->   "%icmp_ln64_129 = icmp_eq  i4 %tmp_106, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6218 'icmp' 'icmp_ln64_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6219 [1/1] (0.70ns)   --->   "%icmp_ln64_130 = icmp_eq  i4 %tmp_106, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6219 'icmp' 'icmp_ln64_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6220 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_210)   --->   "%select_ln64_122 = select i1 %and_ln64_207, i1 %icmp_ln64_129, i1 %icmp_ln64_130" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6220 'select' 'select_ln64_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6221 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_211)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_60, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6221 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_211)   --->   "%xor_ln64_808 = xor i1 %tmp_476, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6222 'xor' 'xor_ln64_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_211)   --->   "%and_ln64_208 = and i1 %icmp_ln64_128, i1 %xor_ln64_808" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6223 'and' 'and_ln64_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_211)   --->   "%select_ln64_123 = select i1 %and_ln64_207, i1 %and_ln64_208, i1 %icmp_ln64_129" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6224 'select' 'select_ln64_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6225 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_96)   --->   "%and_ln64_209 = and i1 %and_ln64_207, i1 %icmp_ln64_129" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6225 'and' 'and_ln64_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6226 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_210)   --->   "%xor_ln64_123 = xor i1 %select_ln64_122, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6226 'xor' 'xor_ln64_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6227 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_210)   --->   "%or_ln64_95 = or i1 %tmp_473, i1 %xor_ln64_123" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6227 'or' 'or_ln64_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6228 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_210)   --->   "%xor_ln64_124 = xor i1 %tmp_461, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6228 'xor' 'xor_ln64_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6229 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_210 = and i1 %or_ln64_95, i1 %xor_ln64_124" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6229 'and' 'and_ln64_210' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6230 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_211 = and i1 %tmp_473, i1 %select_ln64_123" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6230 'and' 'and_ln64_211' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_96)   --->   "%or_ln64_628 = or i1 %and_ln64_209, i1 %and_ln64_211" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6231 'or' 'or_ln64_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6232 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_96)   --->   "%xor_ln64_125 = xor i1 %or_ln64_628, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6232 'xor' 'xor_ln64_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6233 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_96)   --->   "%and_ln64_212 = and i1 %tmp_461, i1 %xor_ln64_125" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6233 'and' 'and_ln64_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6234 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_96 = or i1 %and_ln64_210, i1 %and_ln64_212" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6234 'or' 'or_ln64_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6235 [1/1] (0.00ns)   --->   "%sext_ln64_58 = sext i16 %input_34_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6235 'sext' 'sext_ln64_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6236 [1/1] (1.94ns)   --->   "%mul_ln64_34 = mul i32 %sext_ln64_58, i32 %sext_ln64_58" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6236 'mul' 'mul_ln64_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6237 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_62)   --->   "%select_ln64_124 = select i1 %and_ln64_210, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6237 'select' 'select_ln64_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6238 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_62)   --->   "%select_ln64_125 = select i1 %or_ln64_96, i16 %select_ln64_124, i16 %sum_442" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6238 'select' 'select_ln64_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6239 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_62)   --->   "%shl_ln64_28 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_125, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6239 'bitconcatenate' 'shl_ln64_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6240 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_62)   --->   "%sext_ln64_59 = sext i28 %shl_ln64_28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6240 'sext' 'sext_ln64_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6241 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_62 = add i32 %sext_ln64_59, i32 %mul_ln64_34" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6241 'add' 'add_ln64_62' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6242 [1/1] (0.00ns)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_62, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6242 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6243 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%sum_40 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_62, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6243 'partselect' 'sum_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6244 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_62, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6244 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6245 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_62, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6245 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6246 [1/1] (0.00ns)   --->   "%trunc_ln64_39 = trunc i32 %mul_ln64_34" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6246 'trunc' 'trunc_ln64_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6247 [1/1] (0.73ns)   --->   "%icmp_ln64_131 = icmp_ne  i11 %trunc_ln64_39, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6247 'icmp' 'icmp_ln64_131' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6248 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_214)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_62, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6248 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%or_ln64_97 = or i1 %tmp_480, i1 %icmp_ln64_131" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6249 'or' 'or_ln64_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%and_ln64_213 = and i1 %or_ln64_97, i1 %tmp_481" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6250 'and' 'and_ln64_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6251 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%zext_ln64_34 = zext i1 %and_ln64_213" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6251 'zext' 'zext_ln64_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6252 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_443 = add i16 %sum_40, i16 %zext_ln64_34" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6252 'add' 'sum_443' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6253 [1/1] (0.00ns)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_443, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6253 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6254 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_214)   --->   "%xor_ln64_126 = xor i1 %tmp_484, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6254 'xor' 'xor_ln64_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6255 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_214 = and i1 %tmp_482, i1 %xor_ln64_126" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6255 'and' 'and_ln64_214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6256 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_62, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6256 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6257 [1/1] (0.57ns)   --->   "%icmp_ln64_132 = icmp_eq  i3 %tmp_107, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6257 'icmp' 'icmp_ln64_132' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6258 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_62, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6258 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6259 [1/1] (0.70ns)   --->   "%icmp_ln64_133 = icmp_eq  i4 %tmp_109, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6259 'icmp' 'icmp_ln64_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6260 [1/1] (0.70ns)   --->   "%icmp_ln64_134 = icmp_eq  i4 %tmp_109, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6260 'icmp' 'icmp_ln64_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_217)   --->   "%select_ln64_126 = select i1 %and_ln64_214, i1 %icmp_ln64_133, i1 %icmp_ln64_134" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6261 'select' 'select_ln64_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6262 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_218)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_62, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6262 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6263 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_218)   --->   "%xor_ln64_809 = xor i1 %tmp_487, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6263 'xor' 'xor_ln64_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6264 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_218)   --->   "%and_ln64_215 = and i1 %icmp_ln64_132, i1 %xor_ln64_809" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6264 'and' 'and_ln64_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6265 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_218)   --->   "%select_ln64_127 = select i1 %and_ln64_214, i1 %and_ln64_215, i1 %icmp_ln64_133" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6265 'select' 'select_ln64_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6266 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_99)   --->   "%and_ln64_216 = and i1 %and_ln64_214, i1 %icmp_ln64_133" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6266 'and' 'and_ln64_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6267 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_217)   --->   "%xor_ln64_127 = xor i1 %select_ln64_126, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6267 'xor' 'xor_ln64_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_217)   --->   "%or_ln64_98 = or i1 %tmp_484, i1 %xor_ln64_127" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6268 'or' 'or_ln64_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6269 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_217)   --->   "%xor_ln64_128 = xor i1 %tmp_479, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6269 'xor' 'xor_ln64_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6270 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_217 = and i1 %or_ln64_98, i1 %xor_ln64_128" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6270 'and' 'and_ln64_217' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6271 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_218 = and i1 %tmp_484, i1 %select_ln64_127" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6271 'and' 'and_ln64_218' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6272 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_99)   --->   "%or_ln64_629 = or i1 %and_ln64_216, i1 %and_ln64_218" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6272 'or' 'or_ln64_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6273 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_99)   --->   "%xor_ln64_129 = xor i1 %or_ln64_629, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6273 'xor' 'xor_ln64_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6274 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_99)   --->   "%and_ln64_219 = and i1 %tmp_479, i1 %xor_ln64_129" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6274 'and' 'and_ln64_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6275 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_99 = or i1 %and_ln64_217, i1 %and_ln64_219" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6275 'or' 'or_ln64_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6276 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_73)   --->   "%select_ln64_146 = select i1 %and_ln64_247, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6276 'select' 'select_ln64_146' <Predicate = (or_ln64_113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_73)   --->   "%select_ln64_147 = select i1 %or_ln64_113, i16 %select_ln64_146, i16 %sum_447" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6277 'select' 'select_ln64_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6278 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_73)   --->   "%shl_ln64_33 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_147, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6278 'bitconcatenate' 'shl_ln64_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6279 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_73)   --->   "%sext_ln64_69 = sext i28 %shl_ln64_33" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6279 'sext' 'sext_ln64_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6280 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_73 = add i32 %sext_ln64_69, i32 %mul_ln64_40" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6280 'add' 'add_ln64_73' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6281 [1/1] (0.00ns)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_73, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6281 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node sum_448)   --->   "%sum_46 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_73, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6282 'partselect' 'sum_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6283 [1/1] (0.00ns) (grouped into LUT with out node sum_448)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_73, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6283 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6284 [1/1] (0.00ns) (grouped into LUT with out node sum_448)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_73, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6284 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6285 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_251)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_73, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6285 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6286 [1/1] (0.00ns) (grouped into LUT with out node sum_448)   --->   "%or_ln64_114 = or i1 %tmp_565, i1 %icmp_ln64_154" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6286 'or' 'or_ln64_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node sum_448)   --->   "%and_ln64_250 = and i1 %or_ln64_114, i1 %tmp_568" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6287 'and' 'and_ln64_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node sum_448)   --->   "%zext_ln64_40 = zext i1 %and_ln64_250" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6288 'zext' 'zext_ln64_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6289 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_448 = add i16 %sum_46, i16 %zext_ln64_40" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6289 'add' 'sum_448' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6290 [1/1] (0.00ns)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_448, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6290 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6291 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_251)   --->   "%xor_ln64_148 = xor i1 %tmp_572, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6291 'xor' 'xor_ln64_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6292 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_251 = and i1 %tmp_571, i1 %xor_ln64_148" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6292 'and' 'and_ln64_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6293 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_73, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6293 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6294 [1/1] (0.57ns)   --->   "%icmp_ln64_155 = icmp_eq  i3 %tmp_127, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6294 'icmp' 'icmp_ln64_155' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6295 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_73, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6295 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6296 [1/1] (0.70ns)   --->   "%icmp_ln64_156 = icmp_eq  i4 %tmp_129, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6296 'icmp' 'icmp_ln64_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6297 [1/1] (0.70ns)   --->   "%icmp_ln64_157 = icmp_eq  i4 %tmp_129, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6297 'icmp' 'icmp_ln64_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6298 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_254)   --->   "%select_ln64_148 = select i1 %and_ln64_251, i1 %icmp_ln64_156, i1 %icmp_ln64_157" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6298 'select' 'select_ln64_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6299 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_255)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_73, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6299 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6300 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_255)   --->   "%xor_ln64_814 = xor i1 %tmp_573, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6300 'xor' 'xor_ln64_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6301 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_255)   --->   "%and_ln64_252 = and i1 %icmp_ln64_155, i1 %xor_ln64_814" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6301 'and' 'and_ln64_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6302 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_255)   --->   "%select_ln64_149 = select i1 %and_ln64_251, i1 %and_ln64_252, i1 %icmp_ln64_156" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6302 'select' 'select_ln64_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6303 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_116)   --->   "%and_ln64_253 = and i1 %and_ln64_251, i1 %icmp_ln64_156" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6303 'and' 'and_ln64_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6304 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_254)   --->   "%xor_ln64_149 = xor i1 %select_ln64_148, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6304 'xor' 'xor_ln64_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6305 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_254)   --->   "%or_ln64_115 = or i1 %tmp_572, i1 %xor_ln64_149" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6305 'or' 'or_ln64_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6306 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_254)   --->   "%xor_ln64_150 = xor i1 %tmp_562, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6306 'xor' 'xor_ln64_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_254 = and i1 %or_ln64_115, i1 %xor_ln64_150" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6307 'and' 'and_ln64_254' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6308 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_255 = and i1 %tmp_572, i1 %select_ln64_149" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6308 'and' 'and_ln64_255' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_116)   --->   "%or_ln64_634 = or i1 %and_ln64_253, i1 %and_ln64_255" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6309 'or' 'or_ln64_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6310 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_116)   --->   "%xor_ln64_151 = xor i1 %or_ln64_634, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6310 'xor' 'xor_ln64_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6311 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_116)   --->   "%and_ln64_256 = and i1 %tmp_562, i1 %xor_ln64_151" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6311 'and' 'and_ln64_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6312 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_116 = or i1 %and_ln64_254, i1 %and_ln64_256" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6312 'or' 'or_ln64_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6313 [1/1] (0.00ns)   --->   "%sext_ln64_70 = sext i16 %input_41_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6313 'sext' 'sext_ln64_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6314 [1/1] (1.94ns)   --->   "%mul_ln64_41 = mul i32 %sext_ln64_70, i32 %sext_ln64_70" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6314 'mul' 'mul_ln64_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_75)   --->   "%select_ln64_150 = select i1 %and_ln64_254, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6315 'select' 'select_ln64_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6316 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_75)   --->   "%select_ln64_151 = select i1 %or_ln64_116, i16 %select_ln64_150, i16 %sum_448" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6316 'select' 'select_ln64_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6317 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_75)   --->   "%shl_ln64_34 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_151, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6317 'bitconcatenate' 'shl_ln64_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_75)   --->   "%sext_ln64_71 = sext i28 %shl_ln64_34" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6318 'sext' 'sext_ln64_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6319 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_75 = add i32 %sext_ln64_71, i32 %mul_ln64_41" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6319 'add' 'add_ln64_75' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6320 [1/1] (0.00ns)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_75, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6320 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6321 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%sum_47 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_75, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6321 'partselect' 'sum_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6322 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_75, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6322 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6323 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_75, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6323 'bitselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6324 [1/1] (0.00ns)   --->   "%trunc_ln64_47 = trunc i32 %mul_ln64_41" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6324 'trunc' 'trunc_ln64_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6325 [1/1] (0.73ns)   --->   "%icmp_ln64_158 = icmp_ne  i11 %trunc_ln64_47, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6325 'icmp' 'icmp_ln64_158' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6326 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_258)   --->   "%tmp_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_75, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6326 'bitselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6327 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%or_ln64_117 = or i1 %tmp_576, i1 %icmp_ln64_158" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6327 'or' 'or_ln64_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%and_ln64_257 = and i1 %or_ln64_117, i1 %tmp_579" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6328 'and' 'and_ln64_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6329 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%zext_ln64_41 = zext i1 %and_ln64_257" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6329 'zext' 'zext_ln64_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6330 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_449 = add i16 %sum_47, i16 %zext_ln64_41" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6330 'add' 'sum_449' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6331 [1/1] (0.00ns)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_449, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6331 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6332 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_258)   --->   "%xor_ln64_152 = xor i1 %tmp_585, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6332 'xor' 'xor_ln64_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6333 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_258 = and i1 %tmp_582, i1 %xor_ln64_152" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6333 'and' 'and_ln64_258' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6334 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_75, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6334 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6335 [1/1] (0.57ns)   --->   "%icmp_ln64_159 = icmp_eq  i3 %tmp_130, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6335 'icmp' 'icmp_ln64_159' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6336 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_75, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6336 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6337 [1/1] (0.70ns)   --->   "%icmp_ln64_160 = icmp_eq  i4 %tmp_132, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6337 'icmp' 'icmp_ln64_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6338 [1/1] (0.70ns)   --->   "%icmp_ln64_161 = icmp_eq  i4 %tmp_132, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6338 'icmp' 'icmp_ln64_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6339 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_261)   --->   "%select_ln64_152 = select i1 %and_ln64_258, i1 %icmp_ln64_160, i1 %icmp_ln64_161" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6339 'select' 'select_ln64_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6340 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_262)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_75, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6340 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6341 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_262)   --->   "%xor_ln64_815 = xor i1 %tmp_588, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6341 'xor' 'xor_ln64_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6342 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_262)   --->   "%and_ln64_259 = and i1 %icmp_ln64_159, i1 %xor_ln64_815" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6342 'and' 'and_ln64_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6343 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_262)   --->   "%select_ln64_153 = select i1 %and_ln64_258, i1 %and_ln64_259, i1 %icmp_ln64_160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6343 'select' 'select_ln64_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6344 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_119)   --->   "%and_ln64_260 = and i1 %and_ln64_258, i1 %icmp_ln64_160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6344 'and' 'and_ln64_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6345 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_261)   --->   "%xor_ln64_153 = xor i1 %select_ln64_152, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6345 'xor' 'xor_ln64_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6346 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_261)   --->   "%or_ln64_118 = or i1 %tmp_585, i1 %xor_ln64_153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6346 'or' 'or_ln64_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6347 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_261)   --->   "%xor_ln64_154 = xor i1 %tmp_574, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6347 'xor' 'xor_ln64_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6348 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_261 = and i1 %or_ln64_118, i1 %xor_ln64_154" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6348 'and' 'and_ln64_261' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6349 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_262 = and i1 %tmp_585, i1 %select_ln64_153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6349 'and' 'and_ln64_262' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_119)   --->   "%or_ln64_635 = or i1 %and_ln64_260, i1 %and_ln64_262" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6350 'or' 'or_ln64_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_119)   --->   "%xor_ln64_155 = xor i1 %or_ln64_635, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6351 'xor' 'xor_ln64_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_119)   --->   "%and_ln64_263 = and i1 %tmp_574, i1 %xor_ln64_155" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6352 'and' 'and_ln64_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6353 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_119 = or i1 %and_ln64_261, i1 %and_ln64_263" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6353 'or' 'or_ln64_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_86)   --->   "%select_ln64_172 = select i1 %and_ln64_291, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6354 'select' 'select_ln64_172' <Predicate = (or_ln64_133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_86)   --->   "%select_ln64_173 = select i1 %or_ln64_133, i16 %select_ln64_172, i16 %sum_453" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6355 'select' 'select_ln64_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6356 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_86)   --->   "%shl_ln64_39 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_173, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6356 'bitconcatenate' 'shl_ln64_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6357 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_86)   --->   "%sext_ln64_81 = sext i28 %shl_ln64_39" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6357 'sext' 'sext_ln64_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6358 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_86 = add i32 %sext_ln64_81, i32 %mul_ln64_47" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6358 'add' 'add_ln64_86' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6359 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_86, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6359 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6360 [1/1] (0.00ns) (grouped into LUT with out node sum_454)   --->   "%sum_53 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_86, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6360 'partselect' 'sum_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6361 [1/1] (0.00ns) (grouped into LUT with out node sum_454)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_86, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6361 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6362 [1/1] (0.00ns) (grouped into LUT with out node sum_454)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_86, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6362 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_295)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_86, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6363 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node sum_454)   --->   "%or_ln64_134 = or i1 %tmp_664, i1 %icmp_ln64_181" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6364 'or' 'or_ln64_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6365 [1/1] (0.00ns) (grouped into LUT with out node sum_454)   --->   "%and_ln64_294 = and i1 %or_ln64_134, i1 %tmp_665" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6365 'and' 'and_ln64_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6366 [1/1] (0.00ns) (grouped into LUT with out node sum_454)   --->   "%zext_ln64_47 = zext i1 %and_ln64_294" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6366 'zext' 'zext_ln64_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6367 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_454 = add i16 %sum_53, i16 %zext_ln64_47" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6367 'add' 'sum_454' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6368 [1/1] (0.00ns)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_454, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6368 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6369 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_295)   --->   "%xor_ln64_174 = xor i1 %tmp_668, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6369 'xor' 'xor_ln64_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6370 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_295 = and i1 %tmp_666, i1 %xor_ln64_174" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6370 'and' 'and_ln64_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6371 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_86, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6371 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6372 [1/1] (0.57ns)   --->   "%icmp_ln64_182 = icmp_eq  i3 %tmp_150, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6372 'icmp' 'icmp_ln64_182' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6373 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_86, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6373 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6374 [1/1] (0.70ns)   --->   "%icmp_ln64_183 = icmp_eq  i4 %tmp_152, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6374 'icmp' 'icmp_ln64_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6375 [1/1] (0.70ns)   --->   "%icmp_ln64_184 = icmp_eq  i4 %tmp_152, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6375 'icmp' 'icmp_ln64_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6376 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_298)   --->   "%select_ln64_174 = select i1 %and_ln64_295, i1 %icmp_ln64_183, i1 %icmp_ln64_184" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6376 'select' 'select_ln64_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6377 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_299)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_86, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6377 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6378 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_299)   --->   "%xor_ln64_820 = xor i1 %tmp_671, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6378 'xor' 'xor_ln64_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6379 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_299)   --->   "%and_ln64_296 = and i1 %icmp_ln64_182, i1 %xor_ln64_820" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6379 'and' 'and_ln64_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6380 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_299)   --->   "%select_ln64_175 = select i1 %and_ln64_295, i1 %and_ln64_296, i1 %icmp_ln64_183" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6380 'select' 'select_ln64_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6381 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_136)   --->   "%and_ln64_297 = and i1 %and_ln64_295, i1 %icmp_ln64_183" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6381 'and' 'and_ln64_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6382 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_298)   --->   "%xor_ln64_175 = xor i1 %select_ln64_174, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6382 'xor' 'xor_ln64_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_298)   --->   "%or_ln64_135 = or i1 %tmp_668, i1 %xor_ln64_175" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6383 'or' 'or_ln64_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6384 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_298)   --->   "%xor_ln64_176 = xor i1 %tmp_663, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6384 'xor' 'xor_ln64_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6385 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_298 = and i1 %or_ln64_135, i1 %xor_ln64_176" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6385 'and' 'and_ln64_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6386 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_299 = and i1 %tmp_668, i1 %select_ln64_175" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6386 'and' 'and_ln64_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6387 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_136)   --->   "%or_ln64_640 = or i1 %and_ln64_297, i1 %and_ln64_299" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6387 'or' 'or_ln64_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6388 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_136)   --->   "%xor_ln64_177 = xor i1 %or_ln64_640, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6388 'xor' 'xor_ln64_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6389 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_136)   --->   "%and_ln64_300 = and i1 %tmp_663, i1 %xor_ln64_177" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6389 'and' 'and_ln64_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6390 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_136 = or i1 %and_ln64_298, i1 %and_ln64_300" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6390 'or' 'or_ln64_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6391 [1/1] (0.00ns)   --->   "%sext_ln64_82 = sext i16 %input_48_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6391 'sext' 'sext_ln64_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6392 [1/1] (1.94ns)   --->   "%mul_ln64_48 = mul i32 %sext_ln64_82, i32 %sext_ln64_82" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6392 'mul' 'mul_ln64_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6393 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_88)   --->   "%select_ln64_176 = select i1 %and_ln64_298, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6393 'select' 'select_ln64_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6394 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_88)   --->   "%select_ln64_177 = select i1 %or_ln64_136, i16 %select_ln64_176, i16 %sum_454" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6394 'select' 'select_ln64_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6395 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_88)   --->   "%shl_ln64_40 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_177, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6395 'bitconcatenate' 'shl_ln64_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6396 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_88)   --->   "%sext_ln64_83 = sext i28 %shl_ln64_40" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6396 'sext' 'sext_ln64_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6397 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_88 = add i32 %sext_ln64_83, i32 %mul_ln64_48" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6397 'add' 'add_ln64_88' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6398 [1/1] (0.00ns)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_88, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6398 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6399 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%sum_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_88, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6399 'partselect' 'sum_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6400 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_88, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6400 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6401 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_88, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6401 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6402 [1/1] (0.00ns)   --->   "%trunc_ln64_55 = trunc i32 %mul_ln64_48" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6402 'trunc' 'trunc_ln64_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6403 [1/1] (0.73ns)   --->   "%icmp_ln64_185 = icmp_ne  i11 %trunc_ln64_55, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6403 'icmp' 'icmp_ln64_185' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6404 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_302)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_88, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6404 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6405 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%or_ln64_137 = or i1 %tmp_677, i1 %icmp_ln64_185" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6405 'or' 'or_ln64_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6406 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%and_ln64_301 = and i1 %or_ln64_137, i1 %tmp_680" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6406 'and' 'and_ln64_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6407 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%zext_ln64_48 = zext i1 %and_ln64_301" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6407 'zext' 'zext_ln64_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6408 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_455 = add i16 %sum_54, i16 %zext_ln64_48" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6408 'add' 'sum_455' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6409 [1/1] (0.00ns)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_455, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6409 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6410 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_302)   --->   "%xor_ln64_178 = xor i1 %tmp_686, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6410 'xor' 'xor_ln64_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6411 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_302 = and i1 %tmp_683, i1 %xor_ln64_178" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6411 'and' 'and_ln64_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6412 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_88, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6412 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6413 [1/1] (0.57ns)   --->   "%icmp_ln64_186 = icmp_eq  i3 %tmp_153, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6413 'icmp' 'icmp_ln64_186' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6414 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_88, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6414 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6415 [1/1] (0.70ns)   --->   "%icmp_ln64_187 = icmp_eq  i4 %tmp_155, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6415 'icmp' 'icmp_ln64_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6416 [1/1] (0.70ns)   --->   "%icmp_ln64_188 = icmp_eq  i4 %tmp_155, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6416 'icmp' 'icmp_ln64_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6417 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_305)   --->   "%select_ln64_178 = select i1 %and_ln64_302, i1 %icmp_ln64_187, i1 %icmp_ln64_188" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6417 'select' 'select_ln64_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6418 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_306)   --->   "%tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_88, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6418 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6419 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_306)   --->   "%xor_ln64_821 = xor i1 %tmp_687, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6419 'xor' 'xor_ln64_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6420 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_306)   --->   "%and_ln64_303 = and i1 %icmp_ln64_186, i1 %xor_ln64_821" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6420 'and' 'and_ln64_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6421 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_306)   --->   "%select_ln64_179 = select i1 %and_ln64_302, i1 %and_ln64_303, i1 %icmp_ln64_187" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6421 'select' 'select_ln64_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6422 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_139)   --->   "%and_ln64_304 = and i1 %and_ln64_302, i1 %icmp_ln64_187" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6422 'and' 'and_ln64_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6423 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_305)   --->   "%xor_ln64_179 = xor i1 %select_ln64_178, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6423 'xor' 'xor_ln64_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6424 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_305)   --->   "%or_ln64_138 = or i1 %tmp_686, i1 %xor_ln64_179" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6424 'or' 'or_ln64_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6425 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_305)   --->   "%xor_ln64_180 = xor i1 %tmp_674, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6425 'xor' 'xor_ln64_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_305 = and i1 %or_ln64_138, i1 %xor_ln64_180" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6426 'and' 'and_ln64_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_306 = and i1 %tmp_686, i1 %select_ln64_179" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6427 'and' 'and_ln64_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6428 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_139)   --->   "%or_ln64_641 = or i1 %and_ln64_304, i1 %and_ln64_306" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6428 'or' 'or_ln64_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6429 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_139)   --->   "%xor_ln64_181 = xor i1 %or_ln64_641, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6429 'xor' 'xor_ln64_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6430 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_139)   --->   "%and_ln64_307 = and i1 %tmp_674, i1 %xor_ln64_181" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6430 'and' 'and_ln64_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6431 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_139 = or i1 %and_ln64_305, i1 %and_ln64_307" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6431 'or' 'or_ln64_139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6432 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_99)   --->   "%select_ln64_198 = select i1 %and_ln64_335, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6432 'select' 'select_ln64_198' <Predicate = (or_ln64_153)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6433 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_99)   --->   "%select_ln64_199 = select i1 %or_ln64_153, i16 %select_ln64_198, i16 %sum_459" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6433 'select' 'select_ln64_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6434 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_99)   --->   "%shl_ln64_45 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_199, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6434 'bitconcatenate' 'shl_ln64_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6435 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_99)   --->   "%sext_ln64_93 = sext i28 %shl_ln64_45" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6435 'sext' 'sext_ln64_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6436 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_99 = add i32 %sext_ln64_93, i32 %mul_ln64_54" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6436 'add' 'add_ln64_99' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6437 [1/1] (0.00ns)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_99, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6437 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6438 [1/1] (0.00ns) (grouped into LUT with out node sum_460)   --->   "%sum_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_99, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6438 'partselect' 'sum_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6439 [1/1] (0.00ns) (grouped into LUT with out node sum_460)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_99, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6439 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6440 [1/1] (0.00ns) (grouped into LUT with out node sum_460)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_99, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6440 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6441 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_339)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_99, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6441 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6442 [1/1] (0.00ns) (grouped into LUT with out node sum_460)   --->   "%or_ln64_154 = or i1 %tmp_720, i1 %icmp_ln64_208" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6442 'or' 'or_ln64_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6443 [1/1] (0.00ns) (grouped into LUT with out node sum_460)   --->   "%and_ln64_338 = and i1 %or_ln64_154, i1 %tmp_721" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6443 'and' 'and_ln64_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6444 [1/1] (0.00ns) (grouped into LUT with out node sum_460)   --->   "%zext_ln64_54 = zext i1 %and_ln64_338" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6444 'zext' 'zext_ln64_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6445 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_460 = add i16 %sum_60, i16 %zext_ln64_54" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6445 'add' 'sum_460' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6446 [1/1] (0.00ns)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_460, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6446 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_339)   --->   "%xor_ln64_200 = xor i1 %tmp_723, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6447 'xor' 'xor_ln64_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6448 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_339 = and i1 %tmp_722, i1 %xor_ln64_200" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6448 'and' 'and_ln64_339' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6449 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_99, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6449 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6450 [1/1] (0.57ns)   --->   "%icmp_ln64_209 = icmp_eq  i3 %tmp_173, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6450 'icmp' 'icmp_ln64_209' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6451 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_99, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6451 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6452 [1/1] (0.70ns)   --->   "%icmp_ln64_210 = icmp_eq  i4 %tmp_175, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6452 'icmp' 'icmp_ln64_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6453 [1/1] (0.70ns)   --->   "%icmp_ln64_211 = icmp_eq  i4 %tmp_175, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6453 'icmp' 'icmp_ln64_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6454 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_342)   --->   "%select_ln64_200 = select i1 %and_ln64_339, i1 %icmp_ln64_210, i1 %icmp_ln64_211" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6454 'select' 'select_ln64_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6455 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_343)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_99, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6455 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6456 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_343)   --->   "%xor_ln64_826 = xor i1 %tmp_724, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6456 'xor' 'xor_ln64_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6457 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_343)   --->   "%and_ln64_340 = and i1 %icmp_ln64_209, i1 %xor_ln64_826" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6457 'and' 'and_ln64_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6458 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_343)   --->   "%select_ln64_201 = select i1 %and_ln64_339, i1 %and_ln64_340, i1 %icmp_ln64_210" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6458 'select' 'select_ln64_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6459 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_156)   --->   "%and_ln64_341 = and i1 %and_ln64_339, i1 %icmp_ln64_210" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6459 'and' 'and_ln64_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6460 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_342)   --->   "%xor_ln64_201 = xor i1 %select_ln64_200, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6460 'xor' 'xor_ln64_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6461 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_342)   --->   "%or_ln64_155 = or i1 %tmp_723, i1 %xor_ln64_201" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6461 'or' 'or_ln64_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6462 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_342)   --->   "%xor_ln64_202 = xor i1 %tmp_719, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6462 'xor' 'xor_ln64_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6463 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_342 = and i1 %or_ln64_155, i1 %xor_ln64_202" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6463 'and' 'and_ln64_342' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6464 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_343 = and i1 %tmp_723, i1 %select_ln64_201" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6464 'and' 'and_ln64_343' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6465 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_156)   --->   "%or_ln64_646 = or i1 %and_ln64_341, i1 %and_ln64_343" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6465 'or' 'or_ln64_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6466 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_156)   --->   "%xor_ln64_203 = xor i1 %or_ln64_646, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6466 'xor' 'xor_ln64_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6467 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_156)   --->   "%and_ln64_344 = and i1 %tmp_719, i1 %xor_ln64_203" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6467 'and' 'and_ln64_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6468 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_156 = or i1 %and_ln64_342, i1 %and_ln64_344" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6468 'or' 'or_ln64_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6469 [1/1] (0.00ns)   --->   "%sext_ln64_94 = sext i16 %input_55_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6469 'sext' 'sext_ln64_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6470 [1/1] (1.94ns)   --->   "%mul_ln64_55 = mul i32 %sext_ln64_94, i32 %sext_ln64_94" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6470 'mul' 'mul_ln64_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6471 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_101)   --->   "%select_ln64_202 = select i1 %and_ln64_342, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6471 'select' 'select_ln64_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6472 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_101)   --->   "%select_ln64_203 = select i1 %or_ln64_156, i16 %select_ln64_202, i16 %sum_460" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6472 'select' 'select_ln64_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6473 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_101)   --->   "%shl_ln64_46 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_203, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6473 'bitconcatenate' 'shl_ln64_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6474 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_101)   --->   "%sext_ln64_95 = sext i28 %shl_ln64_46" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6474 'sext' 'sext_ln64_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6475 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_101 = add i32 %sext_ln64_95, i32 %mul_ln64_55" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6475 'add' 'add_ln64_101' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6476 [1/1] (0.00ns)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_101, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6476 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6477 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%sum_61 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_101, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6477 'partselect' 'sum_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_101, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6478 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6479 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_101, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6479 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6480 [1/1] (0.00ns)   --->   "%trunc_ln64_63 = trunc i32 %mul_ln64_55" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6480 'trunc' 'trunc_ln64_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6481 [1/1] (0.73ns)   --->   "%icmp_ln64_212 = icmp_ne  i11 %trunc_ln64_63, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6481 'icmp' 'icmp_ln64_212' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6482 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_346)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_101, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6482 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6483 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%or_ln64_157 = or i1 %tmp_726, i1 %icmp_ln64_212" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6483 'or' 'or_ln64_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6484 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%and_ln64_345 = and i1 %or_ln64_157, i1 %tmp_727" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6484 'and' 'and_ln64_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6485 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%zext_ln64_55 = zext i1 %and_ln64_345" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6485 'zext' 'zext_ln64_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6486 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_461 = add i16 %sum_61, i16 %zext_ln64_55" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6486 'add' 'sum_461' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6487 [1/1] (0.00ns)   --->   "%tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_461, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6487 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6488 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_346)   --->   "%xor_ln64_204 = xor i1 %tmp_729, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6488 'xor' 'xor_ln64_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6489 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_346 = and i1 %tmp_728, i1 %xor_ln64_204" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6489 'and' 'and_ln64_346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6490 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_101, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6490 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6491 [1/1] (0.57ns)   --->   "%icmp_ln64_213 = icmp_eq  i3 %tmp_176, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6491 'icmp' 'icmp_ln64_213' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6492 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_101, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6492 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6493 [1/1] (0.70ns)   --->   "%icmp_ln64_214 = icmp_eq  i4 %tmp_178, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6493 'icmp' 'icmp_ln64_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6494 [1/1] (0.70ns)   --->   "%icmp_ln64_215 = icmp_eq  i4 %tmp_178, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6494 'icmp' 'icmp_ln64_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6495 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_349)   --->   "%select_ln64_204 = select i1 %and_ln64_346, i1 %icmp_ln64_214, i1 %icmp_ln64_215" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6495 'select' 'select_ln64_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6496 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_350)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_101, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6496 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6497 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_350)   --->   "%xor_ln64_827 = xor i1 %tmp_730, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6497 'xor' 'xor_ln64_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6498 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_350)   --->   "%and_ln64_347 = and i1 %icmp_ln64_213, i1 %xor_ln64_827" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6498 'and' 'and_ln64_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6499 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_350)   --->   "%select_ln64_205 = select i1 %and_ln64_346, i1 %and_ln64_347, i1 %icmp_ln64_214" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6499 'select' 'select_ln64_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6500 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_159)   --->   "%and_ln64_348 = and i1 %and_ln64_346, i1 %icmp_ln64_214" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6500 'and' 'and_ln64_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6501 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_349)   --->   "%xor_ln64_205 = xor i1 %select_ln64_204, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6501 'xor' 'xor_ln64_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6502 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_349)   --->   "%or_ln64_158 = or i1 %tmp_729, i1 %xor_ln64_205" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6502 'or' 'or_ln64_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6503 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_349)   --->   "%xor_ln64_206 = xor i1 %tmp_725, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6503 'xor' 'xor_ln64_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6504 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_349 = and i1 %or_ln64_158, i1 %xor_ln64_206" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6504 'and' 'and_ln64_349' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6505 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_350 = and i1 %tmp_729, i1 %select_ln64_205" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6505 'and' 'and_ln64_350' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6506 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_159)   --->   "%or_ln64_647 = or i1 %and_ln64_348, i1 %and_ln64_350" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6506 'or' 'or_ln64_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6507 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_159)   --->   "%xor_ln64_207 = xor i1 %or_ln64_647, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6507 'xor' 'xor_ln64_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6508 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_159)   --->   "%and_ln64_351 = and i1 %tmp_725, i1 %xor_ln64_207" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6508 'and' 'and_ln64_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6509 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_159 = or i1 %and_ln64_349, i1 %and_ln64_351" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6509 'or' 'or_ln64_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6510 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_112)   --->   "%select_ln64_224 = select i1 %and_ln64_379, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6510 'select' 'select_ln64_224' <Predicate = (or_ln64_173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6511 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_112)   --->   "%select_ln64_225 = select i1 %or_ln64_173, i16 %select_ln64_224, i16 %sum_465" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6511 'select' 'select_ln64_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6512 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_112)   --->   "%shl_ln64_51 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_225, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6512 'bitconcatenate' 'shl_ln64_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6513 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_112)   --->   "%sext_ln64_105 = sext i28 %shl_ln64_51" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6513 'sext' 'sext_ln64_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6514 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_112 = add i32 %sext_ln64_105, i32 %mul_ln64_61" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6514 'add' 'add_ln64_112' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6515 [1/1] (0.00ns)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_112, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6515 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6516 [1/1] (0.00ns) (grouped into LUT with out node sum_466)   --->   "%sum_67 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_112, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6516 'partselect' 'sum_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6517 [1/1] (0.00ns) (grouped into LUT with out node sum_466)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_112, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6517 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6518 [1/1] (0.00ns) (grouped into LUT with out node sum_466)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_112, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6518 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6519 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_383)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_112, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6519 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6520 [1/1] (0.00ns) (grouped into LUT with out node sum_466)   --->   "%or_ln64_174 = or i1 %tmp_763, i1 %icmp_ln64_235" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6520 'or' 'or_ln64_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6521 [1/1] (0.00ns) (grouped into LUT with out node sum_466)   --->   "%and_ln64_382 = and i1 %or_ln64_174, i1 %tmp_764" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6521 'and' 'and_ln64_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6522 [1/1] (0.00ns) (grouped into LUT with out node sum_466)   --->   "%zext_ln64_61 = zext i1 %and_ln64_382" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6522 'zext' 'zext_ln64_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6523 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_466 = add i16 %sum_67, i16 %zext_ln64_61" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6523 'add' 'sum_466' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6524 [1/1] (0.00ns)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_466, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6524 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6525 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_383)   --->   "%xor_ln64_226 = xor i1 %tmp_766, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6525 'xor' 'xor_ln64_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6526 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_383 = and i1 %tmp_765, i1 %xor_ln64_226" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6526 'and' 'and_ln64_383' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6527 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_112, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6527 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6528 [1/1] (0.57ns)   --->   "%icmp_ln64_236 = icmp_eq  i3 %tmp_196, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6528 'icmp' 'icmp_ln64_236' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6529 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_112, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6529 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6530 [1/1] (0.70ns)   --->   "%icmp_ln64_237 = icmp_eq  i4 %tmp_198, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6530 'icmp' 'icmp_ln64_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6531 [1/1] (0.70ns)   --->   "%icmp_ln64_238 = icmp_eq  i4 %tmp_198, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6531 'icmp' 'icmp_ln64_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6532 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_386)   --->   "%select_ln64_226 = select i1 %and_ln64_383, i1 %icmp_ln64_237, i1 %icmp_ln64_238" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6532 'select' 'select_ln64_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6533 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_387)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_112, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6533 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6534 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_387)   --->   "%xor_ln64_832 = xor i1 %tmp_767, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6534 'xor' 'xor_ln64_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6535 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_387)   --->   "%and_ln64_384 = and i1 %icmp_ln64_236, i1 %xor_ln64_832" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6535 'and' 'and_ln64_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6536 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_387)   --->   "%select_ln64_227 = select i1 %and_ln64_383, i1 %and_ln64_384, i1 %icmp_ln64_237" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6536 'select' 'select_ln64_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6537 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_176)   --->   "%and_ln64_385 = and i1 %and_ln64_383, i1 %icmp_ln64_237" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6537 'and' 'and_ln64_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6538 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_386)   --->   "%xor_ln64_227 = xor i1 %select_ln64_226, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6538 'xor' 'xor_ln64_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6539 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_386)   --->   "%or_ln64_175 = or i1 %tmp_766, i1 %xor_ln64_227" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6539 'or' 'or_ln64_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6540 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_386)   --->   "%xor_ln64_228 = xor i1 %tmp_762, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6540 'xor' 'xor_ln64_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6541 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_386 = and i1 %or_ln64_175, i1 %xor_ln64_228" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6541 'and' 'and_ln64_386' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6542 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_387 = and i1 %tmp_766, i1 %select_ln64_227" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6542 'and' 'and_ln64_387' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6543 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_176)   --->   "%or_ln64_652 = or i1 %and_ln64_385, i1 %and_ln64_387" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6543 'or' 'or_ln64_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6544 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_176)   --->   "%xor_ln64_229 = xor i1 %or_ln64_652, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6544 'xor' 'xor_ln64_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_176)   --->   "%and_ln64_388 = and i1 %tmp_762, i1 %xor_ln64_229" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6545 'and' 'and_ln64_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6546 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_176 = or i1 %and_ln64_386, i1 %and_ln64_388" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6546 'or' 'or_ln64_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6547 [1/1] (0.00ns)   --->   "%sext_ln64_106 = sext i16 %input_62_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6547 'sext' 'sext_ln64_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6548 [1/1] (1.94ns)   --->   "%mul_ln64_62 = mul i32 %sext_ln64_106, i32 %sext_ln64_106" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6548 'mul' 'mul_ln64_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6549 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_114)   --->   "%select_ln64_228 = select i1 %and_ln64_386, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6549 'select' 'select_ln64_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6550 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_114)   --->   "%select_ln64_229 = select i1 %or_ln64_176, i16 %select_ln64_228, i16 %sum_466" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6550 'select' 'select_ln64_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6551 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_114)   --->   "%shl_ln64_52 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_229, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6551 'bitconcatenate' 'shl_ln64_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6552 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_114)   --->   "%sext_ln64_107 = sext i28 %shl_ln64_52" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6552 'sext' 'sext_ln64_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6553 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_114 = add i32 %sext_ln64_107, i32 %mul_ln64_62" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6553 'add' 'add_ln64_114' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6554 [1/1] (0.00ns)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_114, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6554 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6555 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%sum_68 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_114, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6555 'partselect' 'sum_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6556 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_114, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6556 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6557 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_114, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6557 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6558 [1/1] (0.00ns)   --->   "%trunc_ln64_71 = trunc i32 %mul_ln64_62" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6558 'trunc' 'trunc_ln64_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6559 [1/1] (0.73ns)   --->   "%icmp_ln64_239 = icmp_ne  i11 %trunc_ln64_71, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6559 'icmp' 'icmp_ln64_239' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6560 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_390)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_114, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6560 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6561 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%or_ln64_177 = or i1 %tmp_769, i1 %icmp_ln64_239" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6561 'or' 'or_ln64_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6562 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%and_ln64_389 = and i1 %or_ln64_177, i1 %tmp_770" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6562 'and' 'and_ln64_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6563 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%zext_ln64_62 = zext i1 %and_ln64_389" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6563 'zext' 'zext_ln64_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6564 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_467 = add i16 %sum_68, i16 %zext_ln64_62" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6564 'add' 'sum_467' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6565 [1/1] (0.00ns)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_467, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6565 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6566 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_390)   --->   "%xor_ln64_230 = xor i1 %tmp_772, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6566 'xor' 'xor_ln64_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6567 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_390 = and i1 %tmp_771, i1 %xor_ln64_230" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6567 'and' 'and_ln64_390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6568 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_114, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6568 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6569 [1/1] (0.57ns)   --->   "%icmp_ln64_240 = icmp_eq  i3 %tmp_199, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6569 'icmp' 'icmp_ln64_240' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6570 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_114, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6570 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6571 [1/1] (0.70ns)   --->   "%icmp_ln64_241 = icmp_eq  i4 %tmp_201, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6571 'icmp' 'icmp_ln64_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6572 [1/1] (0.70ns)   --->   "%icmp_ln64_242 = icmp_eq  i4 %tmp_201, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6572 'icmp' 'icmp_ln64_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6573 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_393)   --->   "%select_ln64_230 = select i1 %and_ln64_390, i1 %icmp_ln64_241, i1 %icmp_ln64_242" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6573 'select' 'select_ln64_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6574 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_394)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_114, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6574 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6575 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_394)   --->   "%xor_ln64_833 = xor i1 %tmp_773, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6575 'xor' 'xor_ln64_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6576 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_394)   --->   "%and_ln64_391 = and i1 %icmp_ln64_240, i1 %xor_ln64_833" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6576 'and' 'and_ln64_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6577 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_394)   --->   "%select_ln64_231 = select i1 %and_ln64_390, i1 %and_ln64_391, i1 %icmp_ln64_241" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6577 'select' 'select_ln64_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6578 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_179)   --->   "%and_ln64_392 = and i1 %and_ln64_390, i1 %icmp_ln64_241" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6578 'and' 'and_ln64_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6579 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_393)   --->   "%xor_ln64_231 = xor i1 %select_ln64_230, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6579 'xor' 'xor_ln64_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6580 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_393)   --->   "%or_ln64_178 = or i1 %tmp_772, i1 %xor_ln64_231" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6580 'or' 'or_ln64_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6581 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_393)   --->   "%xor_ln64_232 = xor i1 %tmp_768, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6581 'xor' 'xor_ln64_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6582 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_393 = and i1 %or_ln64_178, i1 %xor_ln64_232" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6582 'and' 'and_ln64_393' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6583 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_394 = and i1 %tmp_772, i1 %select_ln64_231" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6583 'and' 'and_ln64_394' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6584 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_179)   --->   "%or_ln64_653 = or i1 %and_ln64_392, i1 %and_ln64_394" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6584 'or' 'or_ln64_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6585 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_179)   --->   "%xor_ln64_233 = xor i1 %or_ln64_653, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6585 'xor' 'xor_ln64_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6586 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_179)   --->   "%and_ln64_395 = and i1 %tmp_768, i1 %xor_ln64_233" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6586 'and' 'and_ln64_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6587 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_179 = or i1 %and_ln64_393, i1 %and_ln64_395" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6587 'or' 'or_ln64_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6588 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_125)   --->   "%select_ln64_250 = select i1 %and_ln64_423, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6588 'select' 'select_ln64_250' <Predicate = (or_ln64_193)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6589 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_125)   --->   "%select_ln64_251 = select i1 %or_ln64_193, i16 %select_ln64_250, i16 %sum_471" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6589 'select' 'select_ln64_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6590 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_125)   --->   "%shl_ln64_57 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_251, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6590 'bitconcatenate' 'shl_ln64_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6591 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_125)   --->   "%sext_ln64_117 = sext i28 %shl_ln64_57" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6591 'sext' 'sext_ln64_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6592 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_125 = add i32 %sext_ln64_117, i32 %mul_ln64_68" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6592 'add' 'add_ln64_125' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6593 [1/1] (0.00ns)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_125, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6593 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6594 [1/1] (0.00ns) (grouped into LUT with out node sum_472)   --->   "%sum_74 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_125, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6594 'partselect' 'sum_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6595 [1/1] (0.00ns) (grouped into LUT with out node sum_472)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_125, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6595 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6596 [1/1] (0.00ns) (grouped into LUT with out node sum_472)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_125, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6596 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_427)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_125, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6597 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6598 [1/1] (0.00ns) (grouped into LUT with out node sum_472)   --->   "%or_ln64_194 = or i1 %tmp_806, i1 %icmp_ln64_262" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6598 'or' 'or_ln64_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6599 [1/1] (0.00ns) (grouped into LUT with out node sum_472)   --->   "%and_ln64_426 = and i1 %or_ln64_194, i1 %tmp_807" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6599 'and' 'and_ln64_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6600 [1/1] (0.00ns) (grouped into LUT with out node sum_472)   --->   "%zext_ln64_68 = zext i1 %and_ln64_426" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6600 'zext' 'zext_ln64_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6601 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_472 = add i16 %sum_74, i16 %zext_ln64_68" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6601 'add' 'sum_472' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6602 [1/1] (0.00ns)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_472, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6602 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6603 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_427)   --->   "%xor_ln64_252 = xor i1 %tmp_809, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6603 'xor' 'xor_ln64_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6604 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_427 = and i1 %tmp_808, i1 %xor_ln64_252" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6604 'and' 'and_ln64_427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6605 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_125, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6605 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6606 [1/1] (0.57ns)   --->   "%icmp_ln64_263 = icmp_eq  i3 %tmp_219, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6606 'icmp' 'icmp_ln64_263' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6607 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_125, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6607 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6608 [1/1] (0.70ns)   --->   "%icmp_ln64_264 = icmp_eq  i4 %tmp_221, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6608 'icmp' 'icmp_ln64_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6609 [1/1] (0.70ns)   --->   "%icmp_ln64_265 = icmp_eq  i4 %tmp_221, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6609 'icmp' 'icmp_ln64_265' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6610 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_430)   --->   "%select_ln64_252 = select i1 %and_ln64_427, i1 %icmp_ln64_264, i1 %icmp_ln64_265" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6610 'select' 'select_ln64_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6611 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_431)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_125, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6611 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6612 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_431)   --->   "%xor_ln64_838 = xor i1 %tmp_810, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6612 'xor' 'xor_ln64_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6613 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_431)   --->   "%and_ln64_428 = and i1 %icmp_ln64_263, i1 %xor_ln64_838" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6613 'and' 'and_ln64_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6614 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_431)   --->   "%select_ln64_253 = select i1 %and_ln64_427, i1 %and_ln64_428, i1 %icmp_ln64_264" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6614 'select' 'select_ln64_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6615 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_196)   --->   "%and_ln64_429 = and i1 %and_ln64_427, i1 %icmp_ln64_264" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6615 'and' 'and_ln64_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6616 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_430)   --->   "%xor_ln64_253 = xor i1 %select_ln64_252, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6616 'xor' 'xor_ln64_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6617 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_430)   --->   "%or_ln64_195 = or i1 %tmp_809, i1 %xor_ln64_253" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6617 'or' 'or_ln64_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6618 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_430)   --->   "%xor_ln64_254 = xor i1 %tmp_805, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6618 'xor' 'xor_ln64_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6619 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_430 = and i1 %or_ln64_195, i1 %xor_ln64_254" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6619 'and' 'and_ln64_430' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6620 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_431 = and i1 %tmp_809, i1 %select_ln64_253" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6620 'and' 'and_ln64_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6621 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_196)   --->   "%or_ln64_658 = or i1 %and_ln64_429, i1 %and_ln64_431" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6621 'or' 'or_ln64_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6622 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_196)   --->   "%xor_ln64_255 = xor i1 %or_ln64_658, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6622 'xor' 'xor_ln64_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6623 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_196)   --->   "%and_ln64_432 = and i1 %tmp_805, i1 %xor_ln64_255" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6623 'and' 'and_ln64_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6624 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_196 = or i1 %and_ln64_430, i1 %and_ln64_432" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6624 'or' 'or_ln64_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6625 [1/1] (0.00ns)   --->   "%sext_ln64_118 = sext i16 %input_69_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6625 'sext' 'sext_ln64_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6626 [1/1] (1.94ns)   --->   "%mul_ln64_69 = mul i32 %sext_ln64_118, i32 %sext_ln64_118" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6626 'mul' 'mul_ln64_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6627 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_127)   --->   "%select_ln64_254 = select i1 %and_ln64_430, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6627 'select' 'select_ln64_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6628 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_127)   --->   "%select_ln64_255 = select i1 %or_ln64_196, i16 %select_ln64_254, i16 %sum_472" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6628 'select' 'select_ln64_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6629 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_127)   --->   "%shl_ln64_58 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_255, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6629 'bitconcatenate' 'shl_ln64_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6630 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_127)   --->   "%sext_ln64_119 = sext i28 %shl_ln64_58" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6630 'sext' 'sext_ln64_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6631 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_127 = add i32 %sext_ln64_119, i32 %mul_ln64_69" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6631 'add' 'add_ln64_127' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6632 [1/1] (0.00ns)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_127, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6632 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6633 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%sum_75 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_127, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6633 'partselect' 'sum_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6634 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_127, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6634 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6635 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_127, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6635 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6636 [1/1] (0.00ns)   --->   "%trunc_ln64_79 = trunc i32 %mul_ln64_69" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6636 'trunc' 'trunc_ln64_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6637 [1/1] (0.73ns)   --->   "%icmp_ln64_266 = icmp_ne  i11 %trunc_ln64_79, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6637 'icmp' 'icmp_ln64_266' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_434)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_127, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6638 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%or_ln64_197 = or i1 %tmp_812, i1 %icmp_ln64_266" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6639 'or' 'or_ln64_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6640 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%and_ln64_433 = and i1 %or_ln64_197, i1 %tmp_813" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6640 'and' 'and_ln64_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6641 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%zext_ln64_69 = zext i1 %and_ln64_433" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6641 'zext' 'zext_ln64_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6642 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_473 = add i16 %sum_75, i16 %zext_ln64_69" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6642 'add' 'sum_473' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6643 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_473, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6643 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6644 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_434)   --->   "%xor_ln64_256 = xor i1 %tmp_815, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6644 'xor' 'xor_ln64_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6645 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_434 = and i1 %tmp_814, i1 %xor_ln64_256" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6645 'and' 'and_ln64_434' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6646 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_127, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6646 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6647 [1/1] (0.57ns)   --->   "%icmp_ln64_267 = icmp_eq  i3 %tmp_222, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6647 'icmp' 'icmp_ln64_267' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6648 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_127, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6648 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6649 [1/1] (0.70ns)   --->   "%icmp_ln64_268 = icmp_eq  i4 %tmp_224, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6649 'icmp' 'icmp_ln64_268' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6650 [1/1] (0.70ns)   --->   "%icmp_ln64_269 = icmp_eq  i4 %tmp_224, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6650 'icmp' 'icmp_ln64_269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6651 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_437)   --->   "%select_ln64_256 = select i1 %and_ln64_434, i1 %icmp_ln64_268, i1 %icmp_ln64_269" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6651 'select' 'select_ln64_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6652 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_438)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_127, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6652 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6653 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_438)   --->   "%xor_ln64_839 = xor i1 %tmp_816, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6653 'xor' 'xor_ln64_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6654 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_438)   --->   "%and_ln64_435 = and i1 %icmp_ln64_267, i1 %xor_ln64_839" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6654 'and' 'and_ln64_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6655 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_438)   --->   "%select_ln64_257 = select i1 %and_ln64_434, i1 %and_ln64_435, i1 %icmp_ln64_268" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6655 'select' 'select_ln64_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6656 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_199)   --->   "%and_ln64_436 = and i1 %and_ln64_434, i1 %icmp_ln64_268" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6656 'and' 'and_ln64_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6657 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_437)   --->   "%xor_ln64_257 = xor i1 %select_ln64_256, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6657 'xor' 'xor_ln64_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6658 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_437)   --->   "%or_ln64_198 = or i1 %tmp_815, i1 %xor_ln64_257" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6658 'or' 'or_ln64_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6659 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_437)   --->   "%xor_ln64_258 = xor i1 %tmp_811, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6659 'xor' 'xor_ln64_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6660 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_437 = and i1 %or_ln64_198, i1 %xor_ln64_258" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6660 'and' 'and_ln64_437' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6661 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_438 = and i1 %tmp_815, i1 %select_ln64_257" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6661 'and' 'and_ln64_438' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6662 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_199)   --->   "%or_ln64_659 = or i1 %and_ln64_436, i1 %and_ln64_438" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6662 'or' 'or_ln64_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6663 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_199)   --->   "%xor_ln64_259 = xor i1 %or_ln64_659, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6663 'xor' 'xor_ln64_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6664 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_199)   --->   "%and_ln64_439 = and i1 %tmp_811, i1 %xor_ln64_259" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6664 'and' 'and_ln64_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6665 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_199 = or i1 %and_ln64_437, i1 %and_ln64_439" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6665 'or' 'or_ln64_199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6666 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_138)   --->   "%select_ln64_276 = select i1 %and_ln64_467, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6666 'select' 'select_ln64_276' <Predicate = (or_ln64_213)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6667 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_138)   --->   "%select_ln64_277 = select i1 %or_ln64_213, i16 %select_ln64_276, i16 %sum_477" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6667 'select' 'select_ln64_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6668 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_138)   --->   "%shl_ln64_63 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_277, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6668 'bitconcatenate' 'shl_ln64_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6669 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_138)   --->   "%sext_ln64_129 = sext i28 %shl_ln64_63" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6669 'sext' 'sext_ln64_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6670 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_138 = add i32 %sext_ln64_129, i32 %mul_ln64_75" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6670 'add' 'add_ln64_138' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6671 [1/1] (0.00ns)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_138, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6671 'bitselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6672 [1/1] (0.00ns) (grouped into LUT with out node sum_478)   --->   "%sum_81 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_138, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6672 'partselect' 'sum_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6673 [1/1] (0.00ns) (grouped into LUT with out node sum_478)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_138, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6673 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6674 [1/1] (0.00ns) (grouped into LUT with out node sum_478)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_138, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6674 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6675 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_471)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_138, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6675 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6676 [1/1] (0.00ns) (grouped into LUT with out node sum_478)   --->   "%or_ln64_214 = or i1 %tmp_849, i1 %icmp_ln64_289" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6676 'or' 'or_ln64_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6677 [1/1] (0.00ns) (grouped into LUT with out node sum_478)   --->   "%and_ln64_470 = and i1 %or_ln64_214, i1 %tmp_850" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6677 'and' 'and_ln64_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6678 [1/1] (0.00ns) (grouped into LUT with out node sum_478)   --->   "%zext_ln64_75 = zext i1 %and_ln64_470" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6678 'zext' 'zext_ln64_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6679 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_478 = add i16 %sum_81, i16 %zext_ln64_75" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6679 'add' 'sum_478' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6680 [1/1] (0.00ns)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_478, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6680 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6681 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_471)   --->   "%xor_ln64_278 = xor i1 %tmp_852, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6681 'xor' 'xor_ln64_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6682 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_471 = and i1 %tmp_851, i1 %xor_ln64_278" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6682 'and' 'and_ln64_471' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6683 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_138, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6683 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6684 [1/1] (0.57ns)   --->   "%icmp_ln64_290 = icmp_eq  i3 %tmp_242, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6684 'icmp' 'icmp_ln64_290' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6685 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_138, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6685 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6686 [1/1] (0.70ns)   --->   "%icmp_ln64_291 = icmp_eq  i4 %tmp_244, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6686 'icmp' 'icmp_ln64_291' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6687 [1/1] (0.70ns)   --->   "%icmp_ln64_292 = icmp_eq  i4 %tmp_244, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6687 'icmp' 'icmp_ln64_292' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6688 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_474)   --->   "%select_ln64_278 = select i1 %and_ln64_471, i1 %icmp_ln64_291, i1 %icmp_ln64_292" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6688 'select' 'select_ln64_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6689 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_475)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_138, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6689 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6690 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_475)   --->   "%xor_ln64_844 = xor i1 %tmp_853, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6690 'xor' 'xor_ln64_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6691 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_475)   --->   "%and_ln64_472 = and i1 %icmp_ln64_290, i1 %xor_ln64_844" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6691 'and' 'and_ln64_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6692 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_475)   --->   "%select_ln64_279 = select i1 %and_ln64_471, i1 %and_ln64_472, i1 %icmp_ln64_291" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6692 'select' 'select_ln64_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6693 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_216)   --->   "%and_ln64_473 = and i1 %and_ln64_471, i1 %icmp_ln64_291" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6693 'and' 'and_ln64_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6694 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_474)   --->   "%xor_ln64_279 = xor i1 %select_ln64_278, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6694 'xor' 'xor_ln64_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6695 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_474)   --->   "%or_ln64_215 = or i1 %tmp_852, i1 %xor_ln64_279" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6695 'or' 'or_ln64_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6696 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_474)   --->   "%xor_ln64_280 = xor i1 %tmp_848, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6696 'xor' 'xor_ln64_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6697 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_474 = and i1 %or_ln64_215, i1 %xor_ln64_280" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6697 'and' 'and_ln64_474' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6698 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_475 = and i1 %tmp_852, i1 %select_ln64_279" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6698 'and' 'and_ln64_475' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6699 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_216)   --->   "%or_ln64_664 = or i1 %and_ln64_473, i1 %and_ln64_475" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6699 'or' 'or_ln64_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6700 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_216)   --->   "%xor_ln64_281 = xor i1 %or_ln64_664, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6700 'xor' 'xor_ln64_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6701 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_216)   --->   "%and_ln64_476 = and i1 %tmp_848, i1 %xor_ln64_281" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6701 'and' 'and_ln64_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6702 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_216 = or i1 %and_ln64_474, i1 %and_ln64_476" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6702 'or' 'or_ln64_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6703 [1/1] (0.00ns)   --->   "%sext_ln64_130 = sext i16 %input_76_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6703 'sext' 'sext_ln64_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6704 [1/1] (1.94ns)   --->   "%mul_ln64_76 = mul i32 %sext_ln64_130, i32 %sext_ln64_130" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6704 'mul' 'mul_ln64_76' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6705 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_140)   --->   "%select_ln64_280 = select i1 %and_ln64_474, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6705 'select' 'select_ln64_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6706 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_140)   --->   "%select_ln64_281 = select i1 %or_ln64_216, i16 %select_ln64_280, i16 %sum_478" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6706 'select' 'select_ln64_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6707 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_140)   --->   "%shl_ln64_64 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_281, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6707 'bitconcatenate' 'shl_ln64_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6708 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_140)   --->   "%sext_ln64_131 = sext i28 %shl_ln64_64" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6708 'sext' 'sext_ln64_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6709 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_140 = add i32 %sext_ln64_131, i32 %mul_ln64_76" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6709 'add' 'add_ln64_140' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6710 [1/1] (0.00ns)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_140, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6710 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6711 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%sum_82 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_140, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6711 'partselect' 'sum_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6712 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_140, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6712 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6713 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_140, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6713 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6714 [1/1] (0.00ns)   --->   "%trunc_ln64_87 = trunc i32 %mul_ln64_76" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6714 'trunc' 'trunc_ln64_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6715 [1/1] (0.73ns)   --->   "%icmp_ln64_293 = icmp_ne  i11 %trunc_ln64_87, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6715 'icmp' 'icmp_ln64_293' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6716 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_478)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_140, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6716 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6717 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%or_ln64_217 = or i1 %tmp_855, i1 %icmp_ln64_293" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6717 'or' 'or_ln64_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6718 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%and_ln64_477 = and i1 %or_ln64_217, i1 %tmp_856" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6718 'and' 'and_ln64_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6719 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%zext_ln64_76 = zext i1 %and_ln64_477" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6719 'zext' 'zext_ln64_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6720 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_479 = add i16 %sum_82, i16 %zext_ln64_76" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6720 'add' 'sum_479' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6721 [1/1] (0.00ns)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_479, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6721 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6722 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_478)   --->   "%xor_ln64_282 = xor i1 %tmp_858, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6722 'xor' 'xor_ln64_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6723 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_478 = and i1 %tmp_857, i1 %xor_ln64_282" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6723 'and' 'and_ln64_478' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6724 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_140, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6724 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6725 [1/1] (0.57ns)   --->   "%icmp_ln64_294 = icmp_eq  i3 %tmp_245, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6725 'icmp' 'icmp_ln64_294' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6726 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_140, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6726 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6727 [1/1] (0.70ns)   --->   "%icmp_ln64_295 = icmp_eq  i4 %tmp_247, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6727 'icmp' 'icmp_ln64_295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6728 [1/1] (0.70ns)   --->   "%icmp_ln64_296 = icmp_eq  i4 %tmp_247, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6728 'icmp' 'icmp_ln64_296' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6729 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_481)   --->   "%select_ln64_282 = select i1 %and_ln64_478, i1 %icmp_ln64_295, i1 %icmp_ln64_296" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6729 'select' 'select_ln64_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6730 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_482)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_140, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6730 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6731 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_482)   --->   "%xor_ln64_845 = xor i1 %tmp_859, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6731 'xor' 'xor_ln64_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6732 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_482)   --->   "%and_ln64_479 = and i1 %icmp_ln64_294, i1 %xor_ln64_845" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6732 'and' 'and_ln64_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6733 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_482)   --->   "%select_ln64_283 = select i1 %and_ln64_478, i1 %and_ln64_479, i1 %icmp_ln64_295" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6733 'select' 'select_ln64_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6734 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_219)   --->   "%and_ln64_480 = and i1 %and_ln64_478, i1 %icmp_ln64_295" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6734 'and' 'and_ln64_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6735 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_481)   --->   "%xor_ln64_283 = xor i1 %select_ln64_282, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6735 'xor' 'xor_ln64_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6736 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_481)   --->   "%or_ln64_218 = or i1 %tmp_858, i1 %xor_ln64_283" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6736 'or' 'or_ln64_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6737 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_481)   --->   "%xor_ln64_284 = xor i1 %tmp_854, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6737 'xor' 'xor_ln64_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6738 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_481 = and i1 %or_ln64_218, i1 %xor_ln64_284" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6738 'and' 'and_ln64_481' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6739 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_482 = and i1 %tmp_858, i1 %select_ln64_283" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6739 'and' 'and_ln64_482' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6740 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_219)   --->   "%or_ln64_665 = or i1 %and_ln64_480, i1 %and_ln64_482" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6740 'or' 'or_ln64_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6741 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_219)   --->   "%xor_ln64_285 = xor i1 %or_ln64_665, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6741 'xor' 'xor_ln64_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6742 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_219)   --->   "%and_ln64_483 = and i1 %tmp_854, i1 %xor_ln64_285" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6742 'and' 'and_ln64_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_219 = or i1 %and_ln64_481, i1 %and_ln64_483" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6743 'or' 'or_ln64_219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6744 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_151)   --->   "%select_ln64_302 = select i1 %and_ln64_511, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6744 'select' 'select_ln64_302' <Predicate = (or_ln64_233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6745 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_151)   --->   "%select_ln64_303 = select i1 %or_ln64_233, i16 %select_ln64_302, i16 %sum_483" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6745 'select' 'select_ln64_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6746 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_151)   --->   "%shl_ln64_69 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_303, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6746 'bitconcatenate' 'shl_ln64_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6747 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_151)   --->   "%sext_ln64_141 = sext i28 %shl_ln64_69" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6747 'sext' 'sext_ln64_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6748 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_151 = add i32 %sext_ln64_141, i32 %mul_ln64_82" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6748 'add' 'add_ln64_151' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6749 [1/1] (0.00ns)   --->   "%tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_151, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6749 'bitselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6750 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%sum_88 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_151, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6750 'partselect' 'sum_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6751 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_151, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6751 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6752 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%tmp_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_151, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6752 'bitselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6753 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_515)   --->   "%tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_151, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6753 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6754 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%or_ln64_234 = or i1 %tmp_892, i1 %icmp_ln64_316" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6754 'or' 'or_ln64_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6755 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%and_ln64_514 = and i1 %or_ln64_234, i1 %tmp_893" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6755 'and' 'and_ln64_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6756 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%zext_ln64_82 = zext i1 %and_ln64_514" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6756 'zext' 'zext_ln64_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6757 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_484 = add i16 %sum_88, i16 %zext_ln64_82" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6757 'add' 'sum_484' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6758 [1/1] (0.00ns)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_484, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6758 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6759 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_515)   --->   "%xor_ln64_304 = xor i1 %tmp_895, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6759 'xor' 'xor_ln64_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6760 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_515 = and i1 %tmp_894, i1 %xor_ln64_304" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6760 'and' 'and_ln64_515' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6761 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_151, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6761 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6762 [1/1] (0.57ns)   --->   "%icmp_ln64_317 = icmp_eq  i3 %tmp_265, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6762 'icmp' 'icmp_ln64_317' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6763 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_151, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6763 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6764 [1/1] (0.70ns)   --->   "%icmp_ln64_318 = icmp_eq  i4 %tmp_267, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6764 'icmp' 'icmp_ln64_318' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6765 [1/1] (0.70ns)   --->   "%icmp_ln64_319 = icmp_eq  i4 %tmp_267, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6765 'icmp' 'icmp_ln64_319' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6766 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_518)   --->   "%select_ln64_304 = select i1 %and_ln64_515, i1 %icmp_ln64_318, i1 %icmp_ln64_319" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6766 'select' 'select_ln64_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6767 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_519)   --->   "%tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_151, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6767 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6768 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_519)   --->   "%xor_ln64_850 = xor i1 %tmp_896, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6768 'xor' 'xor_ln64_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6769 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_519)   --->   "%and_ln64_516 = and i1 %icmp_ln64_317, i1 %xor_ln64_850" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6769 'and' 'and_ln64_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6770 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_519)   --->   "%select_ln64_305 = select i1 %and_ln64_515, i1 %and_ln64_516, i1 %icmp_ln64_318" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6770 'select' 'select_ln64_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6771 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_236)   --->   "%and_ln64_517 = and i1 %and_ln64_515, i1 %icmp_ln64_318" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6771 'and' 'and_ln64_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6772 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_518)   --->   "%xor_ln64_305 = xor i1 %select_ln64_304, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6772 'xor' 'xor_ln64_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6773 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_518)   --->   "%or_ln64_235 = or i1 %tmp_895, i1 %xor_ln64_305" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6773 'or' 'or_ln64_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6774 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_518)   --->   "%xor_ln64_306 = xor i1 %tmp_891, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6774 'xor' 'xor_ln64_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6775 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_518 = and i1 %or_ln64_235, i1 %xor_ln64_306" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6775 'and' 'and_ln64_518' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6776 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_519 = and i1 %tmp_895, i1 %select_ln64_305" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6776 'and' 'and_ln64_519' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6777 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_236)   --->   "%or_ln64_670 = or i1 %and_ln64_517, i1 %and_ln64_519" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6777 'or' 'or_ln64_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6778 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_236)   --->   "%xor_ln64_307 = xor i1 %or_ln64_670, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6778 'xor' 'xor_ln64_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6779 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_236)   --->   "%and_ln64_520 = and i1 %tmp_891, i1 %xor_ln64_307" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6779 'and' 'and_ln64_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6780 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_236 = or i1 %and_ln64_518, i1 %and_ln64_520" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6780 'or' 'or_ln64_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6781 [1/1] (0.00ns)   --->   "%sext_ln64_142 = sext i16 %input_83_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6781 'sext' 'sext_ln64_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6782 [1/1] (1.94ns)   --->   "%mul_ln64_83 = mul i32 %sext_ln64_142, i32 %sext_ln64_142" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6782 'mul' 'mul_ln64_83' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6783 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_153)   --->   "%select_ln64_306 = select i1 %and_ln64_518, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6783 'select' 'select_ln64_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6784 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_153)   --->   "%select_ln64_307 = select i1 %or_ln64_236, i16 %select_ln64_306, i16 %sum_484" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6784 'select' 'select_ln64_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6785 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_153)   --->   "%shl_ln64_70 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_307, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6785 'bitconcatenate' 'shl_ln64_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6786 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_153)   --->   "%sext_ln64_143 = sext i28 %shl_ln64_70" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6786 'sext' 'sext_ln64_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6787 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_153 = add i32 %sext_ln64_143, i32 %mul_ln64_83" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6787 'add' 'add_ln64_153' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6788 [1/1] (0.00ns)   --->   "%tmp_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_153, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6788 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6789 [1/1] (0.00ns) (grouped into LUT with out node sum_485)   --->   "%sum_89 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_153, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6789 'partselect' 'sum_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6790 [1/1] (0.00ns) (grouped into LUT with out node sum_485)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_153, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6790 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6791 [1/1] (0.00ns) (grouped into LUT with out node sum_485)   --->   "%tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_153, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6791 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6792 [1/1] (0.00ns)   --->   "%trunc_ln64_95 = trunc i32 %mul_ln64_83" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6792 'trunc' 'trunc_ln64_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6793 [1/1] (0.73ns)   --->   "%icmp_ln64_320 = icmp_ne  i11 %trunc_ln64_95, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6793 'icmp' 'icmp_ln64_320' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6794 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_522)   --->   "%tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_153, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6794 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6795 [1/1] (0.00ns) (grouped into LUT with out node sum_485)   --->   "%or_ln64_237 = or i1 %tmp_898, i1 %icmp_ln64_320" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6795 'or' 'or_ln64_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6796 [1/1] (0.00ns) (grouped into LUT with out node sum_485)   --->   "%and_ln64_521 = and i1 %or_ln64_237, i1 %tmp_899" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6796 'and' 'and_ln64_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6797 [1/1] (0.00ns) (grouped into LUT with out node sum_485)   --->   "%zext_ln64_83 = zext i1 %and_ln64_521" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6797 'zext' 'zext_ln64_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6798 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_485 = add i16 %sum_89, i16 %zext_ln64_83" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6798 'add' 'sum_485' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6799 [1/1] (0.00ns)   --->   "%tmp_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_485, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6799 'bitselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6800 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_522)   --->   "%xor_ln64_308 = xor i1 %tmp_901, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6800 'xor' 'xor_ln64_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6801 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_522 = and i1 %tmp_900, i1 %xor_ln64_308" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6801 'and' 'and_ln64_522' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6802 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_153, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6802 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6803 [1/1] (0.57ns)   --->   "%icmp_ln64_321 = icmp_eq  i3 %tmp_268, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6803 'icmp' 'icmp_ln64_321' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6804 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_153, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6804 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6805 [1/1] (0.70ns)   --->   "%icmp_ln64_322 = icmp_eq  i4 %tmp_270, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6805 'icmp' 'icmp_ln64_322' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6806 [1/1] (0.70ns)   --->   "%icmp_ln64_323 = icmp_eq  i4 %tmp_270, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6806 'icmp' 'icmp_ln64_323' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6807 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_525)   --->   "%select_ln64_308 = select i1 %and_ln64_522, i1 %icmp_ln64_322, i1 %icmp_ln64_323" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6807 'select' 'select_ln64_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6808 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_526)   --->   "%tmp_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_153, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6808 'bitselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6809 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_526)   --->   "%xor_ln64_851 = xor i1 %tmp_902, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6809 'xor' 'xor_ln64_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6810 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_526)   --->   "%and_ln64_523 = and i1 %icmp_ln64_321, i1 %xor_ln64_851" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6810 'and' 'and_ln64_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6811 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_526)   --->   "%select_ln64_309 = select i1 %and_ln64_522, i1 %and_ln64_523, i1 %icmp_ln64_322" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6811 'select' 'select_ln64_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6812 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_239)   --->   "%and_ln64_524 = and i1 %and_ln64_522, i1 %icmp_ln64_322" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6812 'and' 'and_ln64_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6813 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_525)   --->   "%xor_ln64_309 = xor i1 %select_ln64_308, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6813 'xor' 'xor_ln64_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6814 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_525)   --->   "%or_ln64_238 = or i1 %tmp_901, i1 %xor_ln64_309" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6814 'or' 'or_ln64_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6815 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_525)   --->   "%xor_ln64_310 = xor i1 %tmp_897, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6815 'xor' 'xor_ln64_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6816 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_525 = and i1 %or_ln64_238, i1 %xor_ln64_310" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6816 'and' 'and_ln64_525' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6817 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_526 = and i1 %tmp_901, i1 %select_ln64_309" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6817 'and' 'and_ln64_526' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6818 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_239)   --->   "%or_ln64_671 = or i1 %and_ln64_524, i1 %and_ln64_526" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6818 'or' 'or_ln64_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6819 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_239)   --->   "%xor_ln64_311 = xor i1 %or_ln64_671, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6819 'xor' 'xor_ln64_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6820 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_239)   --->   "%and_ln64_527 = and i1 %tmp_897, i1 %xor_ln64_311" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6820 'and' 'and_ln64_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6821 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_239 = or i1 %and_ln64_525, i1 %and_ln64_527" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6821 'or' 'or_ln64_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6822 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_164)   --->   "%select_ln64_328 = select i1 %and_ln64_555, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6822 'select' 'select_ln64_328' <Predicate = (or_ln64_253)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6823 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_164)   --->   "%select_ln64_329 = select i1 %or_ln64_253, i16 %select_ln64_328, i16 %sum_489" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6823 'select' 'select_ln64_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6824 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_164)   --->   "%shl_ln64_75 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_329, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6824 'bitconcatenate' 'shl_ln64_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6825 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_164)   --->   "%sext_ln64_153 = sext i28 %shl_ln64_75" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6825 'sext' 'sext_ln64_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6826 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_164 = add i32 %sext_ln64_153, i32 %mul_ln64_89" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6826 'add' 'add_ln64_164' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6827 [1/1] (0.00ns)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_164, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6827 'bitselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6828 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%sum_95 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_164, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6828 'partselect' 'sum_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6829 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_164, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6829 'bitselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6830 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_164, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6830 'bitselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6831 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_559)   --->   "%tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_164, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6831 'bitselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6832 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%or_ln64_254 = or i1 %tmp_935, i1 %icmp_ln64_343" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6832 'or' 'or_ln64_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6833 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%and_ln64_558 = and i1 %or_ln64_254, i1 %tmp_936" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6833 'and' 'and_ln64_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6834 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%zext_ln64_89 = zext i1 %and_ln64_558" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6834 'zext' 'zext_ln64_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6835 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_490 = add i16 %sum_95, i16 %zext_ln64_89" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6835 'add' 'sum_490' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6836 [1/1] (0.00ns)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_490, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6836 'bitselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6837 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_559)   --->   "%xor_ln64_330 = xor i1 %tmp_938, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6837 'xor' 'xor_ln64_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6838 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_559 = and i1 %tmp_937, i1 %xor_ln64_330" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6838 'and' 'and_ln64_559' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6839 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_164, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6839 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6840 [1/1] (0.57ns)   --->   "%icmp_ln64_344 = icmp_eq  i3 %tmp_288, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6840 'icmp' 'icmp_ln64_344' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6841 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_164, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6841 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6842 [1/1] (0.70ns)   --->   "%icmp_ln64_345 = icmp_eq  i4 %tmp_290, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6842 'icmp' 'icmp_ln64_345' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6843 [1/1] (0.70ns)   --->   "%icmp_ln64_346 = icmp_eq  i4 %tmp_290, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6843 'icmp' 'icmp_ln64_346' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6844 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_562)   --->   "%select_ln64_330 = select i1 %and_ln64_559, i1 %icmp_ln64_345, i1 %icmp_ln64_346" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6844 'select' 'select_ln64_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6845 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_563)   --->   "%tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_164, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6845 'bitselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6846 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_563)   --->   "%xor_ln64_856 = xor i1 %tmp_939, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6846 'xor' 'xor_ln64_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6847 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_563)   --->   "%and_ln64_560 = and i1 %icmp_ln64_344, i1 %xor_ln64_856" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6847 'and' 'and_ln64_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6848 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_563)   --->   "%select_ln64_331 = select i1 %and_ln64_559, i1 %and_ln64_560, i1 %icmp_ln64_345" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6848 'select' 'select_ln64_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6849 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_256)   --->   "%and_ln64_561 = and i1 %and_ln64_559, i1 %icmp_ln64_345" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6849 'and' 'and_ln64_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6850 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_562)   --->   "%xor_ln64_331 = xor i1 %select_ln64_330, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6850 'xor' 'xor_ln64_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6851 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_562)   --->   "%or_ln64_255 = or i1 %tmp_938, i1 %xor_ln64_331" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6851 'or' 'or_ln64_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6852 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_562)   --->   "%xor_ln64_332 = xor i1 %tmp_934, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6852 'xor' 'xor_ln64_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6853 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_562 = and i1 %or_ln64_255, i1 %xor_ln64_332" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6853 'and' 'and_ln64_562' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6854 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_563 = and i1 %tmp_938, i1 %select_ln64_331" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6854 'and' 'and_ln64_563' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6855 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_256)   --->   "%or_ln64_676 = or i1 %and_ln64_561, i1 %and_ln64_563" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6855 'or' 'or_ln64_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6856 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_256)   --->   "%xor_ln64_333 = xor i1 %or_ln64_676, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6856 'xor' 'xor_ln64_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6857 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_256)   --->   "%and_ln64_564 = and i1 %tmp_934, i1 %xor_ln64_333" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6857 'and' 'and_ln64_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6858 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_256 = or i1 %and_ln64_562, i1 %and_ln64_564" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6858 'or' 'or_ln64_256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6859 [1/1] (0.00ns)   --->   "%sext_ln64_154 = sext i16 %input_90_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6859 'sext' 'sext_ln64_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6860 [1/1] (1.94ns)   --->   "%mul_ln64_90 = mul i32 %sext_ln64_154, i32 %sext_ln64_154" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6860 'mul' 'mul_ln64_90' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6861 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_166)   --->   "%select_ln64_332 = select i1 %and_ln64_562, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6861 'select' 'select_ln64_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6862 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_166)   --->   "%select_ln64_333 = select i1 %or_ln64_256, i16 %select_ln64_332, i16 %sum_490" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6862 'select' 'select_ln64_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6863 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_166)   --->   "%shl_ln64_76 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_333, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6863 'bitconcatenate' 'shl_ln64_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6864 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_166)   --->   "%sext_ln64_155 = sext i28 %shl_ln64_76" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6864 'sext' 'sext_ln64_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6865 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_166 = add i32 %sext_ln64_155, i32 %mul_ln64_90" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6865 'add' 'add_ln64_166' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6866 [1/1] (0.00ns)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_166, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6866 'bitselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6867 [1/1] (0.00ns) (grouped into LUT with out node sum_491)   --->   "%sum_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_166, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6867 'partselect' 'sum_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6868 [1/1] (0.00ns) (grouped into LUT with out node sum_491)   --->   "%tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_166, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6868 'bitselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6869 [1/1] (0.00ns) (grouped into LUT with out node sum_491)   --->   "%tmp_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_166, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6869 'bitselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6870 [1/1] (0.00ns)   --->   "%trunc_ln64_103 = trunc i32 %mul_ln64_90" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6870 'trunc' 'trunc_ln64_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6871 [1/1] (0.73ns)   --->   "%icmp_ln64_347 = icmp_ne  i11 %trunc_ln64_103, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6871 'icmp' 'icmp_ln64_347' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6872 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_566)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_166, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6872 'bitselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6873 [1/1] (0.00ns) (grouped into LUT with out node sum_491)   --->   "%or_ln64_257 = or i1 %tmp_941, i1 %icmp_ln64_347" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6873 'or' 'or_ln64_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6874 [1/1] (0.00ns) (grouped into LUT with out node sum_491)   --->   "%and_ln64_565 = and i1 %or_ln64_257, i1 %tmp_942" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6874 'and' 'and_ln64_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6875 [1/1] (0.00ns) (grouped into LUT with out node sum_491)   --->   "%zext_ln64_90 = zext i1 %and_ln64_565" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6875 'zext' 'zext_ln64_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6876 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_491 = add i16 %sum_96, i16 %zext_ln64_90" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6876 'add' 'sum_491' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6877 [1/1] (0.00ns)   --->   "%tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_491, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6877 'bitselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6878 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_566)   --->   "%xor_ln64_334 = xor i1 %tmp_944, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6878 'xor' 'xor_ln64_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6879 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_566 = and i1 %tmp_943, i1 %xor_ln64_334" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6879 'and' 'and_ln64_566' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6880 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_166, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6880 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6881 [1/1] (0.57ns)   --->   "%icmp_ln64_348 = icmp_eq  i3 %tmp_291, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6881 'icmp' 'icmp_ln64_348' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6882 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_166, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6882 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6883 [1/1] (0.70ns)   --->   "%icmp_ln64_349 = icmp_eq  i4 %tmp_293, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6883 'icmp' 'icmp_ln64_349' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6884 [1/1] (0.70ns)   --->   "%icmp_ln64_350 = icmp_eq  i4 %tmp_293, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6884 'icmp' 'icmp_ln64_350' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6885 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_569)   --->   "%select_ln64_334 = select i1 %and_ln64_566, i1 %icmp_ln64_349, i1 %icmp_ln64_350" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6885 'select' 'select_ln64_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6886 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_570)   --->   "%tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_166, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6886 'bitselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6887 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_570)   --->   "%xor_ln64_857 = xor i1 %tmp_945, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6887 'xor' 'xor_ln64_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6888 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_570)   --->   "%and_ln64_567 = and i1 %icmp_ln64_348, i1 %xor_ln64_857" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6888 'and' 'and_ln64_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6889 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_570)   --->   "%select_ln64_335 = select i1 %and_ln64_566, i1 %and_ln64_567, i1 %icmp_ln64_349" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6889 'select' 'select_ln64_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6890 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_259)   --->   "%and_ln64_568 = and i1 %and_ln64_566, i1 %icmp_ln64_349" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6890 'and' 'and_ln64_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6891 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_569)   --->   "%xor_ln64_335 = xor i1 %select_ln64_334, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6891 'xor' 'xor_ln64_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6892 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_569)   --->   "%or_ln64_258 = or i1 %tmp_944, i1 %xor_ln64_335" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6892 'or' 'or_ln64_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6893 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_569)   --->   "%xor_ln64_336 = xor i1 %tmp_940, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6893 'xor' 'xor_ln64_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6894 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_569 = and i1 %or_ln64_258, i1 %xor_ln64_336" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6894 'and' 'and_ln64_569' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6895 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_570 = and i1 %tmp_944, i1 %select_ln64_335" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6895 'and' 'and_ln64_570' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6896 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_259)   --->   "%or_ln64_677 = or i1 %and_ln64_568, i1 %and_ln64_570" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6896 'or' 'or_ln64_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6897 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_259)   --->   "%xor_ln64_337 = xor i1 %or_ln64_677, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6897 'xor' 'xor_ln64_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6898 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_259)   --->   "%and_ln64_571 = and i1 %tmp_940, i1 %xor_ln64_337" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6898 'and' 'and_ln64_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6899 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_259 = or i1 %and_ln64_569, i1 %and_ln64_571" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6899 'or' 'or_ln64_259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6900 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_177)   --->   "%select_ln64_354 = select i1 %and_ln64_599, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6900 'select' 'select_ln64_354' <Predicate = (or_ln64_273)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6901 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_177)   --->   "%select_ln64_355 = select i1 %or_ln64_273, i16 %select_ln64_354, i16 %sum_495" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6901 'select' 'select_ln64_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6902 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_177)   --->   "%shl_ln64_81 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_355, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6902 'bitconcatenate' 'shl_ln64_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6903 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_177)   --->   "%sext_ln64_165 = sext i28 %shl_ln64_81" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6903 'sext' 'sext_ln64_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6904 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_177 = add i32 %sext_ln64_165, i32 %mul_ln64_96" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6904 'add' 'add_ln64_177' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6905 [1/1] (0.00ns)   --->   "%tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_177, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6905 'bitselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6906 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%sum_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_177, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6906 'partselect' 'sum_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6907 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_177, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6907 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6908 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_177, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6908 'bitselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6909 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_603)   --->   "%tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_177, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6909 'bitselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6910 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%or_ln64_274 = or i1 %tmp_978, i1 %icmp_ln64_370" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6910 'or' 'or_ln64_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6911 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%and_ln64_602 = and i1 %or_ln64_274, i1 %tmp_979" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6911 'and' 'and_ln64_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6912 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%zext_ln64_96 = zext i1 %and_ln64_602" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6912 'zext' 'zext_ln64_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6913 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_496 = add i16 %sum_102, i16 %zext_ln64_96" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6913 'add' 'sum_496' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6914 [1/1] (0.00ns)   --->   "%tmp_981 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_496, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6914 'bitselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6915 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_603)   --->   "%xor_ln64_356 = xor i1 %tmp_981, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6915 'xor' 'xor_ln64_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6916 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_603 = and i1 %tmp_980, i1 %xor_ln64_356" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6916 'and' 'and_ln64_603' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6917 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_177, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6917 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6918 [1/1] (0.57ns)   --->   "%icmp_ln64_371 = icmp_eq  i3 %tmp_311, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6918 'icmp' 'icmp_ln64_371' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6919 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_177, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6919 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6920 [1/1] (0.70ns)   --->   "%icmp_ln64_372 = icmp_eq  i4 %tmp_313, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6920 'icmp' 'icmp_ln64_372' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6921 [1/1] (0.70ns)   --->   "%icmp_ln64_373 = icmp_eq  i4 %tmp_313, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6921 'icmp' 'icmp_ln64_373' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6922 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_606)   --->   "%select_ln64_356 = select i1 %and_ln64_603, i1 %icmp_ln64_372, i1 %icmp_ln64_373" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6922 'select' 'select_ln64_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6923 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_607)   --->   "%tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_177, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6923 'bitselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6924 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_607)   --->   "%xor_ln64_862 = xor i1 %tmp_982, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6924 'xor' 'xor_ln64_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6925 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_607)   --->   "%and_ln64_604 = and i1 %icmp_ln64_371, i1 %xor_ln64_862" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6925 'and' 'and_ln64_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6926 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_607)   --->   "%select_ln64_357 = select i1 %and_ln64_603, i1 %and_ln64_604, i1 %icmp_ln64_372" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6926 'select' 'select_ln64_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6927 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_276)   --->   "%and_ln64_605 = and i1 %and_ln64_603, i1 %icmp_ln64_372" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6927 'and' 'and_ln64_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6928 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_606)   --->   "%xor_ln64_357 = xor i1 %select_ln64_356, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6928 'xor' 'xor_ln64_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6929 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_606)   --->   "%or_ln64_275 = or i1 %tmp_981, i1 %xor_ln64_357" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6929 'or' 'or_ln64_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6930 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_606)   --->   "%xor_ln64_358 = xor i1 %tmp_977, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6930 'xor' 'xor_ln64_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6931 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_606 = and i1 %or_ln64_275, i1 %xor_ln64_358" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6931 'and' 'and_ln64_606' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6932 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_607 = and i1 %tmp_981, i1 %select_ln64_357" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6932 'and' 'and_ln64_607' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6933 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_276)   --->   "%or_ln64_682 = or i1 %and_ln64_605, i1 %and_ln64_607" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6933 'or' 'or_ln64_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6934 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_276)   --->   "%xor_ln64_359 = xor i1 %or_ln64_682, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6934 'xor' 'xor_ln64_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6935 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_276)   --->   "%and_ln64_608 = and i1 %tmp_977, i1 %xor_ln64_359" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6935 'and' 'and_ln64_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6936 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_276 = or i1 %and_ln64_606, i1 %and_ln64_608" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6936 'or' 'or_ln64_276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6937 [1/1] (0.00ns)   --->   "%sext_ln64_166 = sext i16 %input_97_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6937 'sext' 'sext_ln64_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6938 [1/1] (1.94ns)   --->   "%mul_ln64_97 = mul i32 %sext_ln64_166, i32 %sext_ln64_166" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6938 'mul' 'mul_ln64_97' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6939 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_179)   --->   "%select_ln64_358 = select i1 %and_ln64_606, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6939 'select' 'select_ln64_358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6940 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_179)   --->   "%select_ln64_359 = select i1 %or_ln64_276, i16 %select_ln64_358, i16 %sum_496" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6940 'select' 'select_ln64_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6941 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_179)   --->   "%shl_ln64_82 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_359, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6941 'bitconcatenate' 'shl_ln64_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6942 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_179)   --->   "%sext_ln64_167 = sext i28 %shl_ln64_82" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6942 'sext' 'sext_ln64_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6943 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_179 = add i32 %sext_ln64_167, i32 %mul_ln64_97" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6943 'add' 'add_ln64_179' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6944 [1/1] (0.00ns)   --->   "%tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_179, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6944 'bitselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6945 [1/1] (0.00ns) (grouped into LUT with out node sum_497)   --->   "%sum_103 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_179, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6945 'partselect' 'sum_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6946 [1/1] (0.00ns) (grouped into LUT with out node sum_497)   --->   "%tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_179, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6946 'bitselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6947 [1/1] (0.00ns) (grouped into LUT with out node sum_497)   --->   "%tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_179, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6947 'bitselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6948 [1/1] (0.00ns)   --->   "%trunc_ln64_111 = trunc i32 %mul_ln64_97" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6948 'trunc' 'trunc_ln64_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6949 [1/1] (0.73ns)   --->   "%icmp_ln64_374 = icmp_ne  i11 %trunc_ln64_111, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6949 'icmp' 'icmp_ln64_374' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6950 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_610)   --->   "%tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_179, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6950 'bitselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6951 [1/1] (0.00ns) (grouped into LUT with out node sum_497)   --->   "%or_ln64_277 = or i1 %tmp_984, i1 %icmp_ln64_374" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6951 'or' 'or_ln64_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6952 [1/1] (0.00ns) (grouped into LUT with out node sum_497)   --->   "%and_ln64_609 = and i1 %or_ln64_277, i1 %tmp_985" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6952 'and' 'and_ln64_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6953 [1/1] (0.00ns) (grouped into LUT with out node sum_497)   --->   "%zext_ln64_97 = zext i1 %and_ln64_609" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6953 'zext' 'zext_ln64_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6954 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_497 = add i16 %sum_103, i16 %zext_ln64_97" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6954 'add' 'sum_497' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6955 [1/1] (0.00ns)   --->   "%tmp_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_497, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6955 'bitselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6956 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_610)   --->   "%xor_ln64_360 = xor i1 %tmp_987, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6956 'xor' 'xor_ln64_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6957 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_610 = and i1 %tmp_986, i1 %xor_ln64_360" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6957 'and' 'and_ln64_610' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6958 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_179, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6958 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6959 [1/1] (0.57ns)   --->   "%icmp_ln64_375 = icmp_eq  i3 %tmp_314, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6959 'icmp' 'icmp_ln64_375' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6960 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_179, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6960 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6961 [1/1] (0.70ns)   --->   "%icmp_ln64_376 = icmp_eq  i4 %tmp_316, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6961 'icmp' 'icmp_ln64_376' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6962 [1/1] (0.70ns)   --->   "%icmp_ln64_377 = icmp_eq  i4 %tmp_316, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6962 'icmp' 'icmp_ln64_377' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6963 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_613)   --->   "%select_ln64_360 = select i1 %and_ln64_610, i1 %icmp_ln64_376, i1 %icmp_ln64_377" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6963 'select' 'select_ln64_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6964 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_614)   --->   "%tmp_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_179, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6964 'bitselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6965 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_614)   --->   "%xor_ln64_863 = xor i1 %tmp_988, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6965 'xor' 'xor_ln64_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6966 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_614)   --->   "%and_ln64_611 = and i1 %icmp_ln64_375, i1 %xor_ln64_863" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6966 'and' 'and_ln64_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6967 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_614)   --->   "%select_ln64_361 = select i1 %and_ln64_610, i1 %and_ln64_611, i1 %icmp_ln64_376" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6967 'select' 'select_ln64_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6968 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_279)   --->   "%and_ln64_612 = and i1 %and_ln64_610, i1 %icmp_ln64_376" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6968 'and' 'and_ln64_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6969 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_613)   --->   "%xor_ln64_361 = xor i1 %select_ln64_360, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6969 'xor' 'xor_ln64_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6970 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_613)   --->   "%or_ln64_278 = or i1 %tmp_987, i1 %xor_ln64_361" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6970 'or' 'or_ln64_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6971 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_613)   --->   "%xor_ln64_362 = xor i1 %tmp_983, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6971 'xor' 'xor_ln64_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6972 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_613 = and i1 %or_ln64_278, i1 %xor_ln64_362" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6972 'and' 'and_ln64_613' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6973 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_614 = and i1 %tmp_987, i1 %select_ln64_361" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6973 'and' 'and_ln64_614' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6974 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_279)   --->   "%or_ln64_683 = or i1 %and_ln64_612, i1 %and_ln64_614" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6974 'or' 'or_ln64_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6975 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_279)   --->   "%xor_ln64_363 = xor i1 %or_ln64_683, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6975 'xor' 'xor_ln64_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6976 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_279)   --->   "%and_ln64_615 = and i1 %tmp_983, i1 %xor_ln64_363" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6976 'and' 'and_ln64_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6977 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_279 = or i1 %and_ln64_613, i1 %and_ln64_615" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6977 'or' 'or_ln64_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6978 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_190)   --->   "%select_ln64_380 = select i1 %and_ln64_643, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6978 'select' 'select_ln64_380' <Predicate = (or_ln64_293)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6979 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_190)   --->   "%select_ln64_381 = select i1 %or_ln64_293, i16 %select_ln64_380, i16 %sum_501" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6979 'select' 'select_ln64_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 6980 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_190)   --->   "%shl_ln64_87 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_381, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6980 'bitconcatenate' 'shl_ln64_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6981 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_190)   --->   "%sext_ln64_177 = sext i28 %shl_ln64_87" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6981 'sext' 'sext_ln64_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6982 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_190 = add i32 %sext_ln64_177, i32 %mul_ln64_103" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6982 'add' 'add_ln64_190' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6983 [1/1] (0.00ns)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_190, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6983 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6984 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%sum_109 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_190, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6984 'partselect' 'sum_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6985 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%tmp_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_190, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 6985 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6986 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_190, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6986 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6987 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_647)   --->   "%tmp_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_190, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6987 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6988 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%or_ln64_294 = or i1 %tmp_1021, i1 %icmp_ln64_397" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6988 'or' 'or_ln64_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6989 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%and_ln64_646 = and i1 %or_ln64_294, i1 %tmp_1022" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6989 'and' 'and_ln64_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6990 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%zext_ln64_103 = zext i1 %and_ln64_646" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6990 'zext' 'zext_ln64_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6991 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_502 = add i16 %sum_109, i16 %zext_ln64_103" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6991 'add' 'sum_502' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6992 [1/1] (0.00ns)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_502, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6992 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6993 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_647)   --->   "%xor_ln64_382 = xor i1 %tmp_1024, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6993 'xor' 'xor_ln64_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6994 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_647 = and i1 %tmp_1023, i1 %xor_ln64_382" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6994 'and' 'and_ln64_647' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6995 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_190, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6995 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6996 [1/1] (0.57ns)   --->   "%icmp_ln64_398 = icmp_eq  i3 %tmp_334, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6996 'icmp' 'icmp_ln64_398' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6997 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_190, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6997 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6998 [1/1] (0.70ns)   --->   "%icmp_ln64_399 = icmp_eq  i4 %tmp_336, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6998 'icmp' 'icmp_ln64_399' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6999 [1/1] (0.70ns)   --->   "%icmp_ln64_400 = icmp_eq  i4 %tmp_336, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 6999 'icmp' 'icmp_ln64_400' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7000 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_650)   --->   "%select_ln64_382 = select i1 %and_ln64_647, i1 %icmp_ln64_399, i1 %icmp_ln64_400" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7000 'select' 'select_ln64_382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7001 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_651)   --->   "%tmp_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_190, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7001 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7002 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_651)   --->   "%xor_ln64_868 = xor i1 %tmp_1025, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7002 'xor' 'xor_ln64_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7003 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_651)   --->   "%and_ln64_648 = and i1 %icmp_ln64_398, i1 %xor_ln64_868" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7003 'and' 'and_ln64_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7004 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_651)   --->   "%select_ln64_383 = select i1 %and_ln64_647, i1 %and_ln64_648, i1 %icmp_ln64_399" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7004 'select' 'select_ln64_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7005 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_296)   --->   "%and_ln64_649 = and i1 %and_ln64_647, i1 %icmp_ln64_399" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7005 'and' 'and_ln64_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7006 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_650)   --->   "%xor_ln64_383 = xor i1 %select_ln64_382, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7006 'xor' 'xor_ln64_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7007 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_650)   --->   "%or_ln64_295 = or i1 %tmp_1024, i1 %xor_ln64_383" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7007 'or' 'or_ln64_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7008 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_650)   --->   "%xor_ln64_384 = xor i1 %tmp_1020, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7008 'xor' 'xor_ln64_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7009 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_650 = and i1 %or_ln64_295, i1 %xor_ln64_384" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7009 'and' 'and_ln64_650' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7010 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_651 = and i1 %tmp_1024, i1 %select_ln64_383" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7010 'and' 'and_ln64_651' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7011 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_296)   --->   "%or_ln64_688 = or i1 %and_ln64_649, i1 %and_ln64_651" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7011 'or' 'or_ln64_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7012 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_296)   --->   "%xor_ln64_385 = xor i1 %or_ln64_688, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7012 'xor' 'xor_ln64_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7013 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_296)   --->   "%and_ln64_652 = and i1 %tmp_1020, i1 %xor_ln64_385" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7013 'and' 'and_ln64_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7014 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_296 = or i1 %and_ln64_650, i1 %and_ln64_652" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7014 'or' 'or_ln64_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7015 [1/1] (0.00ns)   --->   "%sext_ln64_178 = sext i16 %input_104_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7015 'sext' 'sext_ln64_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7016 [1/1] (1.94ns)   --->   "%mul_ln64_104 = mul i32 %sext_ln64_178, i32 %sext_ln64_178" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7016 'mul' 'mul_ln64_104' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7017 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_192)   --->   "%select_ln64_384 = select i1 %and_ln64_650, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7017 'select' 'select_ln64_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7018 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_192)   --->   "%select_ln64_385 = select i1 %or_ln64_296, i16 %select_ln64_384, i16 %sum_502" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7018 'select' 'select_ln64_385' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7019 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_192)   --->   "%shl_ln64_88 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_385, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7019 'bitconcatenate' 'shl_ln64_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7020 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_192)   --->   "%sext_ln64_179 = sext i28 %shl_ln64_88" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7020 'sext' 'sext_ln64_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7021 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_192 = add i32 %sext_ln64_179, i32 %mul_ln64_104" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7021 'add' 'add_ln64_192' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7022 [1/1] (0.00ns)   --->   "%tmp_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_192, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7022 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7023 [1/1] (0.00ns) (grouped into LUT with out node sum_503)   --->   "%sum_110 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_192, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7023 'partselect' 'sum_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7024 [1/1] (0.00ns) (grouped into LUT with out node sum_503)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_192, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7024 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7025 [1/1] (0.00ns) (grouped into LUT with out node sum_503)   --->   "%tmp_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_192, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7025 'bitselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7026 [1/1] (0.00ns)   --->   "%trunc_ln64_119 = trunc i32 %mul_ln64_104" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7026 'trunc' 'trunc_ln64_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7027 [1/1] (0.73ns)   --->   "%icmp_ln64_401 = icmp_ne  i11 %trunc_ln64_119, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7027 'icmp' 'icmp_ln64_401' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7028 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_654)   --->   "%tmp_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_192, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7028 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7029 [1/1] (0.00ns) (grouped into LUT with out node sum_503)   --->   "%or_ln64_297 = or i1 %tmp_1027, i1 %icmp_ln64_401" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7029 'or' 'or_ln64_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7030 [1/1] (0.00ns) (grouped into LUT with out node sum_503)   --->   "%and_ln64_653 = and i1 %or_ln64_297, i1 %tmp_1028" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7030 'and' 'and_ln64_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7031 [1/1] (0.00ns) (grouped into LUT with out node sum_503)   --->   "%zext_ln64_104 = zext i1 %and_ln64_653" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7031 'zext' 'zext_ln64_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7032 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_503 = add i16 %sum_110, i16 %zext_ln64_104" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7032 'add' 'sum_503' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7033 [1/1] (0.00ns)   --->   "%tmp_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_503, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7033 'bitselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7034 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_654)   --->   "%xor_ln64_386 = xor i1 %tmp_1030, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7034 'xor' 'xor_ln64_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7035 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_654 = and i1 %tmp_1029, i1 %xor_ln64_386" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7035 'and' 'and_ln64_654' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7036 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_192, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7036 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7037 [1/1] (0.57ns)   --->   "%icmp_ln64_402 = icmp_eq  i3 %tmp_337, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7037 'icmp' 'icmp_ln64_402' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7038 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_192, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7038 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7039 [1/1] (0.70ns)   --->   "%icmp_ln64_403 = icmp_eq  i4 %tmp_339, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7039 'icmp' 'icmp_ln64_403' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7040 [1/1] (0.70ns)   --->   "%icmp_ln64_404 = icmp_eq  i4 %tmp_339, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7040 'icmp' 'icmp_ln64_404' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7041 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_657)   --->   "%select_ln64_386 = select i1 %and_ln64_654, i1 %icmp_ln64_403, i1 %icmp_ln64_404" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7041 'select' 'select_ln64_386' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7042 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_658)   --->   "%tmp_1031 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_192, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7042 'bitselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7043 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_658)   --->   "%xor_ln64_869 = xor i1 %tmp_1031, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7043 'xor' 'xor_ln64_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7044 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_658)   --->   "%and_ln64_655 = and i1 %icmp_ln64_402, i1 %xor_ln64_869" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7044 'and' 'and_ln64_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7045 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_658)   --->   "%select_ln64_387 = select i1 %and_ln64_654, i1 %and_ln64_655, i1 %icmp_ln64_403" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7045 'select' 'select_ln64_387' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7046 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_299)   --->   "%and_ln64_656 = and i1 %and_ln64_654, i1 %icmp_ln64_403" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7046 'and' 'and_ln64_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7047 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_657)   --->   "%xor_ln64_387 = xor i1 %select_ln64_386, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7047 'xor' 'xor_ln64_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7048 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_657)   --->   "%or_ln64_298 = or i1 %tmp_1030, i1 %xor_ln64_387" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7048 'or' 'or_ln64_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7049 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_657)   --->   "%xor_ln64_388 = xor i1 %tmp_1026, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7049 'xor' 'xor_ln64_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7050 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_657 = and i1 %or_ln64_298, i1 %xor_ln64_388" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7050 'and' 'and_ln64_657' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7051 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_658 = and i1 %tmp_1030, i1 %select_ln64_387" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7051 'and' 'and_ln64_658' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7052 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_299)   --->   "%or_ln64_689 = or i1 %and_ln64_656, i1 %and_ln64_658" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7052 'or' 'or_ln64_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7053 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_299)   --->   "%xor_ln64_389 = xor i1 %or_ln64_689, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7053 'xor' 'xor_ln64_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7054 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_299)   --->   "%and_ln64_659 = and i1 %tmp_1026, i1 %xor_ln64_389" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7054 'and' 'and_ln64_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7055 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_299 = or i1 %and_ln64_657, i1 %and_ln64_659" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7055 'or' 'or_ln64_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7056 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_203)   --->   "%select_ln64_406 = select i1 %and_ln64_687, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7056 'select' 'select_ln64_406' <Predicate = (or_ln64_313)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7057 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_203)   --->   "%select_ln64_407 = select i1 %or_ln64_313, i16 %select_ln64_406, i16 %sum_507" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7057 'select' 'select_ln64_407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7058 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_203)   --->   "%shl_ln64_93 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_407, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7058 'bitconcatenate' 'shl_ln64_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7059 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_203)   --->   "%sext_ln64_189 = sext i28 %shl_ln64_93" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7059 'sext' 'sext_ln64_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7060 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_203 = add i32 %sext_ln64_189, i32 %mul_ln64_110" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7060 'add' 'add_ln64_203' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7061 [1/1] (0.00ns)   --->   "%tmp_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_203, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7061 'bitselect' 'tmp_1063' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7062 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%sum_116 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_203, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7062 'partselect' 'sum_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7063 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%tmp_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_203, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7063 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7064 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%tmp_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_203, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7064 'bitselect' 'tmp_1065' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7065 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_691)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_203, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7065 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7066 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%or_ln64_314 = or i1 %tmp_1064, i1 %icmp_ln64_424" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7066 'or' 'or_ln64_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7067 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%and_ln64_690 = and i1 %or_ln64_314, i1 %tmp_1065" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7067 'and' 'and_ln64_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7068 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%zext_ln64_110 = zext i1 %and_ln64_690" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7068 'zext' 'zext_ln64_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7069 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_508 = add i16 %sum_116, i16 %zext_ln64_110" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7069 'add' 'sum_508' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7070 [1/1] (0.00ns)   --->   "%tmp_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_508, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7070 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7071 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_691)   --->   "%xor_ln64_408 = xor i1 %tmp_1067, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7071 'xor' 'xor_ln64_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7072 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_691 = and i1 %tmp_1066, i1 %xor_ln64_408" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7072 'and' 'and_ln64_691' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7073 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_203, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7073 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7074 [1/1] (0.57ns)   --->   "%icmp_ln64_425 = icmp_eq  i3 %tmp_357, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7074 'icmp' 'icmp_ln64_425' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7075 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_203, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7075 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7076 [1/1] (0.70ns)   --->   "%icmp_ln64_426 = icmp_eq  i4 %tmp_359, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7076 'icmp' 'icmp_ln64_426' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7077 [1/1] (0.70ns)   --->   "%icmp_ln64_427 = icmp_eq  i4 %tmp_359, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7077 'icmp' 'icmp_ln64_427' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7078 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_694)   --->   "%select_ln64_408 = select i1 %and_ln64_691, i1 %icmp_ln64_426, i1 %icmp_ln64_427" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7078 'select' 'select_ln64_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7079 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_695)   --->   "%tmp_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_203, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7079 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7080 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_695)   --->   "%xor_ln64_874 = xor i1 %tmp_1068, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7080 'xor' 'xor_ln64_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7081 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_695)   --->   "%and_ln64_692 = and i1 %icmp_ln64_425, i1 %xor_ln64_874" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7081 'and' 'and_ln64_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7082 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_695)   --->   "%select_ln64_409 = select i1 %and_ln64_691, i1 %and_ln64_692, i1 %icmp_ln64_426" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7082 'select' 'select_ln64_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7083 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_316)   --->   "%and_ln64_693 = and i1 %and_ln64_691, i1 %icmp_ln64_426" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7083 'and' 'and_ln64_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7084 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_694)   --->   "%xor_ln64_409 = xor i1 %select_ln64_408, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7084 'xor' 'xor_ln64_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7085 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_694)   --->   "%or_ln64_315 = or i1 %tmp_1067, i1 %xor_ln64_409" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7085 'or' 'or_ln64_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7086 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_694)   --->   "%xor_ln64_410 = xor i1 %tmp_1063, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7086 'xor' 'xor_ln64_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7087 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_694 = and i1 %or_ln64_315, i1 %xor_ln64_410" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7087 'and' 'and_ln64_694' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7088 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_695 = and i1 %tmp_1067, i1 %select_ln64_409" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7088 'and' 'and_ln64_695' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7089 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_316)   --->   "%or_ln64_694 = or i1 %and_ln64_693, i1 %and_ln64_695" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7089 'or' 'or_ln64_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7090 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_316)   --->   "%xor_ln64_411 = xor i1 %or_ln64_694, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7090 'xor' 'xor_ln64_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7091 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_316)   --->   "%and_ln64_696 = and i1 %tmp_1063, i1 %xor_ln64_411" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7091 'and' 'and_ln64_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7092 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_316 = or i1 %and_ln64_694, i1 %and_ln64_696" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7092 'or' 'or_ln64_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7093 [1/1] (0.00ns)   --->   "%sext_ln64_190 = sext i16 %input_111_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7093 'sext' 'sext_ln64_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7094 [1/1] (1.94ns)   --->   "%mul_ln64_111 = mul i32 %sext_ln64_190, i32 %sext_ln64_190" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7094 'mul' 'mul_ln64_111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7095 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_205)   --->   "%select_ln64_410 = select i1 %and_ln64_694, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7095 'select' 'select_ln64_410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7096 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_205)   --->   "%select_ln64_411 = select i1 %or_ln64_316, i16 %select_ln64_410, i16 %sum_508" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7096 'select' 'select_ln64_411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7097 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_205)   --->   "%shl_ln64_94 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_411, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7097 'bitconcatenate' 'shl_ln64_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7098 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_205)   --->   "%sext_ln64_191 = sext i28 %shl_ln64_94" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7098 'sext' 'sext_ln64_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7099 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_205 = add i32 %sext_ln64_191, i32 %mul_ln64_111" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7099 'add' 'add_ln64_205' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7100 [1/1] (0.00ns)   --->   "%tmp_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_205, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7100 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7101 [1/1] (0.00ns) (grouped into LUT with out node sum_509)   --->   "%sum_117 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_205, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7101 'partselect' 'sum_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7102 [1/1] (0.00ns) (grouped into LUT with out node sum_509)   --->   "%tmp_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_205, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7102 'bitselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7103 [1/1] (0.00ns) (grouped into LUT with out node sum_509)   --->   "%tmp_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_205, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7103 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7104 [1/1] (0.00ns)   --->   "%trunc_ln64_127 = trunc i32 %mul_ln64_111" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7104 'trunc' 'trunc_ln64_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7105 [1/1] (0.73ns)   --->   "%icmp_ln64_428 = icmp_ne  i11 %trunc_ln64_127, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7105 'icmp' 'icmp_ln64_428' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7106 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_698)   --->   "%tmp_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_205, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7106 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7107 [1/1] (0.00ns) (grouped into LUT with out node sum_509)   --->   "%or_ln64_317 = or i1 %tmp_1070, i1 %icmp_ln64_428" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7107 'or' 'or_ln64_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7108 [1/1] (0.00ns) (grouped into LUT with out node sum_509)   --->   "%and_ln64_697 = and i1 %or_ln64_317, i1 %tmp_1071" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7108 'and' 'and_ln64_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7109 [1/1] (0.00ns) (grouped into LUT with out node sum_509)   --->   "%zext_ln64_111 = zext i1 %and_ln64_697" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7109 'zext' 'zext_ln64_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7110 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_509 = add i16 %sum_117, i16 %zext_ln64_111" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7110 'add' 'sum_509' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7111 [1/1] (0.00ns)   --->   "%tmp_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_509, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7111 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7112 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_698)   --->   "%xor_ln64_412 = xor i1 %tmp_1073, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7112 'xor' 'xor_ln64_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7113 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_698 = and i1 %tmp_1072, i1 %xor_ln64_412" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7113 'and' 'and_ln64_698' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7114 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_205, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7114 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7115 [1/1] (0.57ns)   --->   "%icmp_ln64_429 = icmp_eq  i3 %tmp_360, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7115 'icmp' 'icmp_ln64_429' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7116 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_205, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7116 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7117 [1/1] (0.70ns)   --->   "%icmp_ln64_430 = icmp_eq  i4 %tmp_362, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7117 'icmp' 'icmp_ln64_430' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7118 [1/1] (0.70ns)   --->   "%icmp_ln64_431 = icmp_eq  i4 %tmp_362, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7118 'icmp' 'icmp_ln64_431' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7119 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_701)   --->   "%select_ln64_412 = select i1 %and_ln64_698, i1 %icmp_ln64_430, i1 %icmp_ln64_431" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7119 'select' 'select_ln64_412' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7120 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_702)   --->   "%tmp_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_205, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7120 'bitselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7121 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_702)   --->   "%xor_ln64_875 = xor i1 %tmp_1074, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7121 'xor' 'xor_ln64_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7122 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_702)   --->   "%and_ln64_699 = and i1 %icmp_ln64_429, i1 %xor_ln64_875" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7122 'and' 'and_ln64_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7123 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_702)   --->   "%select_ln64_413 = select i1 %and_ln64_698, i1 %and_ln64_699, i1 %icmp_ln64_430" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7123 'select' 'select_ln64_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7124 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_319)   --->   "%and_ln64_700 = and i1 %and_ln64_698, i1 %icmp_ln64_430" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7124 'and' 'and_ln64_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7125 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_701)   --->   "%xor_ln64_413 = xor i1 %select_ln64_412, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7125 'xor' 'xor_ln64_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7126 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_701)   --->   "%or_ln64_318 = or i1 %tmp_1073, i1 %xor_ln64_413" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7126 'or' 'or_ln64_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7127 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_701)   --->   "%xor_ln64_414 = xor i1 %tmp_1069, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7127 'xor' 'xor_ln64_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7128 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_701 = and i1 %or_ln64_318, i1 %xor_ln64_414" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7128 'and' 'and_ln64_701' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7129 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_702 = and i1 %tmp_1073, i1 %select_ln64_413" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7129 'and' 'and_ln64_702' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7130 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_319)   --->   "%or_ln64_695 = or i1 %and_ln64_700, i1 %and_ln64_702" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7130 'or' 'or_ln64_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7131 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_319)   --->   "%xor_ln64_415 = xor i1 %or_ln64_695, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7131 'xor' 'xor_ln64_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7132 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_319)   --->   "%and_ln64_703 = and i1 %tmp_1069, i1 %xor_ln64_415" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7132 'and' 'and_ln64_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7133 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_319 = or i1 %and_ln64_701, i1 %and_ln64_703" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7133 'or' 'or_ln64_319' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7134 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_216)   --->   "%select_ln64_432 = select i1 %and_ln64_731, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7134 'select' 'select_ln64_432' <Predicate = (or_ln64_333)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7135 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_216)   --->   "%select_ln64_433 = select i1 %or_ln64_333, i16 %select_ln64_432, i16 %sum_513" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7135 'select' 'select_ln64_433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7136 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_216)   --->   "%shl_ln64_99 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_433, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7136 'bitconcatenate' 'shl_ln64_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7137 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_216)   --->   "%sext_ln64_201 = sext i28 %shl_ln64_99" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7137 'sext' 'sext_ln64_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7138 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_216 = add i32 %sext_ln64_201, i32 %mul_ln64_117" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7138 'add' 'add_ln64_216' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7139 [1/1] (0.00ns)   --->   "%tmp_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_216, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7139 'bitselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7140 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%sum_123 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_216, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7140 'partselect' 'sum_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7141 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%tmp_1107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_216, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7141 'bitselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7142 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%tmp_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_216, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7142 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7143 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_735)   --->   "%tmp_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_216, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7143 'bitselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7144 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%or_ln64_334 = or i1 %tmp_1107, i1 %icmp_ln64_451" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7144 'or' 'or_ln64_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7145 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%and_ln64_734 = and i1 %or_ln64_334, i1 %tmp_1108" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7145 'and' 'and_ln64_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7146 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%zext_ln64_117 = zext i1 %and_ln64_734" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7146 'zext' 'zext_ln64_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7147 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_514 = add i16 %sum_123, i16 %zext_ln64_117" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7147 'add' 'sum_514' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7148 [1/1] (0.00ns)   --->   "%tmp_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_514, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7148 'bitselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7149 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_735)   --->   "%xor_ln64_434 = xor i1 %tmp_1110, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7149 'xor' 'xor_ln64_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7150 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_735 = and i1 %tmp_1109, i1 %xor_ln64_434" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7150 'and' 'and_ln64_735' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7151 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_216, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7151 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7152 [1/1] (0.57ns)   --->   "%icmp_ln64_452 = icmp_eq  i3 %tmp_380, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7152 'icmp' 'icmp_ln64_452' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7153 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_216, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7153 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7154 [1/1] (0.70ns)   --->   "%icmp_ln64_453 = icmp_eq  i4 %tmp_382, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7154 'icmp' 'icmp_ln64_453' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7155 [1/1] (0.70ns)   --->   "%icmp_ln64_454 = icmp_eq  i4 %tmp_382, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7155 'icmp' 'icmp_ln64_454' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7156 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_738)   --->   "%select_ln64_434 = select i1 %and_ln64_735, i1 %icmp_ln64_453, i1 %icmp_ln64_454" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7156 'select' 'select_ln64_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7157 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_739)   --->   "%tmp_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_216, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7157 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7158 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_739)   --->   "%xor_ln64_880 = xor i1 %tmp_1111, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7158 'xor' 'xor_ln64_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7159 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_739)   --->   "%and_ln64_736 = and i1 %icmp_ln64_452, i1 %xor_ln64_880" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7159 'and' 'and_ln64_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7160 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_739)   --->   "%select_ln64_435 = select i1 %and_ln64_735, i1 %and_ln64_736, i1 %icmp_ln64_453" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7160 'select' 'select_ln64_435' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7161 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_336)   --->   "%and_ln64_737 = and i1 %and_ln64_735, i1 %icmp_ln64_453" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7161 'and' 'and_ln64_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7162 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_738)   --->   "%xor_ln64_435 = xor i1 %select_ln64_434, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7162 'xor' 'xor_ln64_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7163 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_738)   --->   "%or_ln64_335 = or i1 %tmp_1110, i1 %xor_ln64_435" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7163 'or' 'or_ln64_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7164 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_738)   --->   "%xor_ln64_436 = xor i1 %tmp_1106, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7164 'xor' 'xor_ln64_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7165 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_738 = and i1 %or_ln64_335, i1 %xor_ln64_436" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7165 'and' 'and_ln64_738' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7166 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_739 = and i1 %tmp_1110, i1 %select_ln64_435" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7166 'and' 'and_ln64_739' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7167 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_336)   --->   "%or_ln64_700 = or i1 %and_ln64_737, i1 %and_ln64_739" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7167 'or' 'or_ln64_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7168 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_336)   --->   "%xor_ln64_437 = xor i1 %or_ln64_700, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7168 'xor' 'xor_ln64_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7169 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_336)   --->   "%and_ln64_740 = and i1 %tmp_1106, i1 %xor_ln64_437" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7169 'and' 'and_ln64_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7170 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_336 = or i1 %and_ln64_738, i1 %and_ln64_740" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7170 'or' 'or_ln64_336' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7171 [1/1] (0.00ns)   --->   "%sext_ln64_202 = sext i16 %input_118_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7171 'sext' 'sext_ln64_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7172 [1/1] (1.94ns)   --->   "%mul_ln64_118 = mul i32 %sext_ln64_202, i32 %sext_ln64_202" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7172 'mul' 'mul_ln64_118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7173 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_218)   --->   "%select_ln64_436 = select i1 %and_ln64_738, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7173 'select' 'select_ln64_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7174 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_218)   --->   "%select_ln64_437 = select i1 %or_ln64_336, i16 %select_ln64_436, i16 %sum_514" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7174 'select' 'select_ln64_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7175 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_218)   --->   "%shl_ln64_100 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_437, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7175 'bitconcatenate' 'shl_ln64_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7176 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_218)   --->   "%sext_ln64_203 = sext i28 %shl_ln64_100" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7176 'sext' 'sext_ln64_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7177 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_218 = add i32 %sext_ln64_203, i32 %mul_ln64_118" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7177 'add' 'add_ln64_218' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7178 [1/1] (0.00ns)   --->   "%tmp_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_218, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7178 'bitselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7179 [1/1] (0.00ns) (grouped into LUT with out node sum_515)   --->   "%sum_124 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_218, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7179 'partselect' 'sum_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7180 [1/1] (0.00ns) (grouped into LUT with out node sum_515)   --->   "%tmp_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_218, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7180 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7181 [1/1] (0.00ns) (grouped into LUT with out node sum_515)   --->   "%tmp_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_218, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7181 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7182 [1/1] (0.00ns)   --->   "%trunc_ln64_135 = trunc i32 %mul_ln64_118" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7182 'trunc' 'trunc_ln64_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7183 [1/1] (0.73ns)   --->   "%icmp_ln64_455 = icmp_ne  i11 %trunc_ln64_135, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7183 'icmp' 'icmp_ln64_455' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7184 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_742)   --->   "%tmp_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_218, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7184 'bitselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7185 [1/1] (0.00ns) (grouped into LUT with out node sum_515)   --->   "%or_ln64_337 = or i1 %tmp_1113, i1 %icmp_ln64_455" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7185 'or' 'or_ln64_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7186 [1/1] (0.00ns) (grouped into LUT with out node sum_515)   --->   "%and_ln64_741 = and i1 %or_ln64_337, i1 %tmp_1114" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7186 'and' 'and_ln64_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7187 [1/1] (0.00ns) (grouped into LUT with out node sum_515)   --->   "%zext_ln64_118 = zext i1 %and_ln64_741" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7187 'zext' 'zext_ln64_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7188 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_515 = add i16 %sum_124, i16 %zext_ln64_118" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7188 'add' 'sum_515' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7189 [1/1] (0.00ns)   --->   "%tmp_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_515, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7189 'bitselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7190 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_742)   --->   "%xor_ln64_438 = xor i1 %tmp_1116, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7190 'xor' 'xor_ln64_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7191 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_742 = and i1 %tmp_1115, i1 %xor_ln64_438" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7191 'and' 'and_ln64_742' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7192 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_218, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7192 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7193 [1/1] (0.57ns)   --->   "%icmp_ln64_456 = icmp_eq  i3 %tmp_383, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7193 'icmp' 'icmp_ln64_456' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7194 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_218, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7194 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7195 [1/1] (0.70ns)   --->   "%icmp_ln64_457 = icmp_eq  i4 %tmp_385, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7195 'icmp' 'icmp_ln64_457' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7196 [1/1] (0.70ns)   --->   "%icmp_ln64_458 = icmp_eq  i4 %tmp_385, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7196 'icmp' 'icmp_ln64_458' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7197 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_745)   --->   "%select_ln64_438 = select i1 %and_ln64_742, i1 %icmp_ln64_457, i1 %icmp_ln64_458" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7197 'select' 'select_ln64_438' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7198 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_746)   --->   "%tmp_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_218, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7198 'bitselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7199 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_746)   --->   "%xor_ln64_881 = xor i1 %tmp_1117, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7199 'xor' 'xor_ln64_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7200 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_746)   --->   "%and_ln64_743 = and i1 %icmp_ln64_456, i1 %xor_ln64_881" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7200 'and' 'and_ln64_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7201 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_746)   --->   "%select_ln64_439 = select i1 %and_ln64_742, i1 %and_ln64_743, i1 %icmp_ln64_457" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7201 'select' 'select_ln64_439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7202 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_339)   --->   "%and_ln64_744 = and i1 %and_ln64_742, i1 %icmp_ln64_457" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7202 'and' 'and_ln64_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7203 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_745)   --->   "%xor_ln64_439 = xor i1 %select_ln64_438, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7203 'xor' 'xor_ln64_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7204 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_745)   --->   "%or_ln64_338 = or i1 %tmp_1116, i1 %xor_ln64_439" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7204 'or' 'or_ln64_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7205 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_745)   --->   "%xor_ln64_440 = xor i1 %tmp_1112, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7205 'xor' 'xor_ln64_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7206 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_745 = and i1 %or_ln64_338, i1 %xor_ln64_440" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7206 'and' 'and_ln64_745' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7207 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_746 = and i1 %tmp_1116, i1 %select_ln64_439" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7207 'and' 'and_ln64_746' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7208 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_339)   --->   "%or_ln64_701 = or i1 %and_ln64_744, i1 %and_ln64_746" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7208 'or' 'or_ln64_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7209 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_339)   --->   "%xor_ln64_441 = xor i1 %or_ln64_701, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7209 'xor' 'xor_ln64_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7210 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_339)   --->   "%and_ln64_747 = and i1 %tmp_1112, i1 %xor_ln64_441" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7210 'and' 'and_ln64_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7211 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_339 = or i1 %and_ln64_745, i1 %and_ln64_747" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7211 'or' 'or_ln64_339' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7212 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_229)   --->   "%select_ln64_458 = select i1 %and_ln64_775, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7212 'select' 'select_ln64_458' <Predicate = (or_ln64_353)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7213 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_229)   --->   "%select_ln64_459 = select i1 %or_ln64_353, i16 %select_ln64_458, i16 %sum_519" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7213 'select' 'select_ln64_459' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7214 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_229)   --->   "%shl_ln64_105 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_459, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7214 'bitconcatenate' 'shl_ln64_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7215 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_229)   --->   "%sext_ln64_213 = sext i28 %shl_ln64_105" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7215 'sext' 'sext_ln64_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7216 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_229 = add i32 %sext_ln64_213, i32 %mul_ln64_124" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7216 'add' 'add_ln64_229' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7217 [1/1] (0.00ns)   --->   "%tmp_1149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_229, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7217 'bitselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7218 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%sum_130 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_229, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7218 'partselect' 'sum_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7219 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%tmp_1150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_229, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7219 'bitselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7220 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%tmp_1151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_229, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7220 'bitselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7221 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_779)   --->   "%tmp_1152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_229, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7221 'bitselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7222 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%or_ln64_354 = or i1 %tmp_1150, i1 %icmp_ln64_478" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7222 'or' 'or_ln64_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7223 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%and_ln64_778 = and i1 %or_ln64_354, i1 %tmp_1151" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7223 'and' 'and_ln64_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7224 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%zext_ln64_124 = zext i1 %and_ln64_778" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7224 'zext' 'zext_ln64_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7225 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_520 = add i16 %sum_130, i16 %zext_ln64_124" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7225 'add' 'sum_520' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7226 [1/1] (0.00ns)   --->   "%tmp_1153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_520, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7226 'bitselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7227 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_779)   --->   "%xor_ln64_460 = xor i1 %tmp_1153, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7227 'xor' 'xor_ln64_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7228 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_779 = and i1 %tmp_1152, i1 %xor_ln64_460" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7228 'and' 'and_ln64_779' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7229 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_229, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7229 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7230 [1/1] (0.57ns)   --->   "%icmp_ln64_479 = icmp_eq  i3 %tmp_403, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7230 'icmp' 'icmp_ln64_479' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7231 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_229, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7231 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7232 [1/1] (0.70ns)   --->   "%icmp_ln64_480 = icmp_eq  i4 %tmp_405, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7232 'icmp' 'icmp_ln64_480' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7233 [1/1] (0.70ns)   --->   "%icmp_ln64_481 = icmp_eq  i4 %tmp_405, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7233 'icmp' 'icmp_ln64_481' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7234 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_782)   --->   "%select_ln64_460 = select i1 %and_ln64_779, i1 %icmp_ln64_480, i1 %icmp_ln64_481" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7234 'select' 'select_ln64_460' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7235 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_783)   --->   "%tmp_1154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_229, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7235 'bitselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7236 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_783)   --->   "%xor_ln64_886 = xor i1 %tmp_1154, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7236 'xor' 'xor_ln64_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7237 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_783)   --->   "%and_ln64_780 = and i1 %icmp_ln64_479, i1 %xor_ln64_886" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7237 'and' 'and_ln64_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7238 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_783)   --->   "%select_ln64_461 = select i1 %and_ln64_779, i1 %and_ln64_780, i1 %icmp_ln64_480" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7238 'select' 'select_ln64_461' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7239 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_356)   --->   "%and_ln64_781 = and i1 %and_ln64_779, i1 %icmp_ln64_480" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7239 'and' 'and_ln64_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7240 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_782)   --->   "%xor_ln64_461 = xor i1 %select_ln64_460, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7240 'xor' 'xor_ln64_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7241 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_782)   --->   "%or_ln64_355 = or i1 %tmp_1153, i1 %xor_ln64_461" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7241 'or' 'or_ln64_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7242 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_782)   --->   "%xor_ln64_462 = xor i1 %tmp_1149, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7242 'xor' 'xor_ln64_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7243 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_782 = and i1 %or_ln64_355, i1 %xor_ln64_462" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7243 'and' 'and_ln64_782' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7244 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_783 = and i1 %tmp_1153, i1 %select_ln64_461" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7244 'and' 'and_ln64_783' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7245 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_356)   --->   "%or_ln64_706 = or i1 %and_ln64_781, i1 %and_ln64_783" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7245 'or' 'or_ln64_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7246 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_356)   --->   "%xor_ln64_463 = xor i1 %or_ln64_706, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7246 'xor' 'xor_ln64_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7247 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_356)   --->   "%and_ln64_784 = and i1 %tmp_1149, i1 %xor_ln64_463" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7247 'and' 'and_ln64_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7248 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_356 = or i1 %and_ln64_782, i1 %and_ln64_784" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7248 'or' 'or_ln64_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7249 [1/1] (0.00ns)   --->   "%sext_ln64_214 = sext i16 %input_125_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7249 'sext' 'sext_ln64_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7250 [1/1] (1.94ns)   --->   "%mul_ln64_125 = mul i32 %sext_ln64_214, i32 %sext_ln64_214" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7250 'mul' 'mul_ln64_125' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7251 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_231)   --->   "%select_ln64_462 = select i1 %and_ln64_782, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7251 'select' 'select_ln64_462' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7252 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_231)   --->   "%select_ln64_463 = select i1 %or_ln64_356, i16 %select_ln64_462, i16 %sum_520" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7252 'select' 'select_ln64_463' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7253 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_231)   --->   "%shl_ln64_106 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_463, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7253 'bitconcatenate' 'shl_ln64_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7254 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_231)   --->   "%sext_ln64_215 = sext i28 %shl_ln64_106" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7254 'sext' 'sext_ln64_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7255 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_231 = add i32 %sext_ln64_215, i32 %mul_ln64_125" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7255 'add' 'add_ln64_231' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7256 [1/1] (0.00ns)   --->   "%tmp_1155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_231, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7256 'bitselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7257 [1/1] (0.00ns) (grouped into LUT with out node sum_521)   --->   "%sum_131 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_231, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7257 'partselect' 'sum_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7258 [1/1] (0.00ns) (grouped into LUT with out node sum_521)   --->   "%tmp_1156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_231, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7258 'bitselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7259 [1/1] (0.00ns) (grouped into LUT with out node sum_521)   --->   "%tmp_1157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_231, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7259 'bitselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7260 [1/1] (0.00ns)   --->   "%trunc_ln64_143 = trunc i32 %mul_ln64_125" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7260 'trunc' 'trunc_ln64_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7261 [1/1] (0.73ns)   --->   "%icmp_ln64_482 = icmp_ne  i11 %trunc_ln64_143, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7261 'icmp' 'icmp_ln64_482' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7262 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_786)   --->   "%tmp_1158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_231, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7262 'bitselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7263 [1/1] (0.00ns) (grouped into LUT with out node sum_521)   --->   "%or_ln64_357 = or i1 %tmp_1156, i1 %icmp_ln64_482" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7263 'or' 'or_ln64_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7264 [1/1] (0.00ns) (grouped into LUT with out node sum_521)   --->   "%and_ln64_785 = and i1 %or_ln64_357, i1 %tmp_1157" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7264 'and' 'and_ln64_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7265 [1/1] (0.00ns) (grouped into LUT with out node sum_521)   --->   "%zext_ln64_125 = zext i1 %and_ln64_785" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7265 'zext' 'zext_ln64_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7266 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_521 = add i16 %sum_131, i16 %zext_ln64_125" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7266 'add' 'sum_521' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7267 [1/1] (0.00ns)   --->   "%tmp_1159 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_521, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7267 'bitselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7268 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_786)   --->   "%xor_ln64_464 = xor i1 %tmp_1159, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7268 'xor' 'xor_ln64_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7269 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_786 = and i1 %tmp_1158, i1 %xor_ln64_464" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7269 'and' 'and_ln64_786' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7270 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_231, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7270 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7271 [1/1] (0.57ns)   --->   "%icmp_ln64_483 = icmp_eq  i3 %tmp_406, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7271 'icmp' 'icmp_ln64_483' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7272 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_231, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7272 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7273 [1/1] (0.70ns)   --->   "%icmp_ln64_484 = icmp_eq  i4 %tmp_408, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7273 'icmp' 'icmp_ln64_484' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7274 [1/1] (0.70ns)   --->   "%icmp_ln64_485 = icmp_eq  i4 %tmp_408, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7274 'icmp' 'icmp_ln64_485' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7275 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_789)   --->   "%select_ln64_464 = select i1 %and_ln64_786, i1 %icmp_ln64_484, i1 %icmp_ln64_485" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7275 'select' 'select_ln64_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7276 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_790)   --->   "%tmp_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_231, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7276 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7277 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_790)   --->   "%xor_ln64_887 = xor i1 %tmp_1160, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7277 'xor' 'xor_ln64_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7278 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_790)   --->   "%and_ln64_787 = and i1 %icmp_ln64_483, i1 %xor_ln64_887" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7278 'and' 'and_ln64_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7279 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_790)   --->   "%select_ln64_465 = select i1 %and_ln64_786, i1 %and_ln64_787, i1 %icmp_ln64_484" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7279 'select' 'select_ln64_465' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7280 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_359)   --->   "%and_ln64_788 = and i1 %and_ln64_786, i1 %icmp_ln64_484" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7280 'and' 'and_ln64_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7281 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_789)   --->   "%xor_ln64_465 = xor i1 %select_ln64_464, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7281 'xor' 'xor_ln64_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7282 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_789)   --->   "%or_ln64_358 = or i1 %tmp_1159, i1 %xor_ln64_465" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7282 'or' 'or_ln64_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7283 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_789)   --->   "%xor_ln64_466 = xor i1 %tmp_1155, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7283 'xor' 'xor_ln64_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_789 = and i1 %or_ln64_358, i1 %xor_ln64_466" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7284 'and' 'and_ln64_789' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7285 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_790 = and i1 %tmp_1159, i1 %select_ln64_465" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7285 'and' 'and_ln64_790' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7286 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_359)   --->   "%or_ln64_707 = or i1 %and_ln64_788, i1 %and_ln64_790" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7286 'or' 'or_ln64_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7287 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_359)   --->   "%xor_ln64_467 = xor i1 %or_ln64_707, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7287 'xor' 'xor_ln64_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7288 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_359)   --->   "%and_ln64_791 = and i1 %tmp_1155, i1 %xor_ln64_467" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7288 'and' 'and_ln64_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7289 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_359 = or i1 %and_ln64_789, i1 %and_ln64_791" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7289 'or' 'or_ln64_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7290 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_242)   --->   "%select_ln64_484 = select i1 %and_ln64_819, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7290 'select' 'select_ln64_484' <Predicate = (or_ln64_373)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7291 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_242)   --->   "%select_ln64_485 = select i1 %or_ln64_373, i16 %select_ln64_484, i16 %sum_525" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7291 'select' 'select_ln64_485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7292 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_242)   --->   "%shl_ln64_111 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_485, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7292 'bitconcatenate' 'shl_ln64_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7293 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_242)   --->   "%sext_ln64_225 = sext i28 %shl_ln64_111" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7293 'sext' 'sext_ln64_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7294 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_242 = add i32 %sext_ln64_225, i32 %mul_ln64_131" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7294 'add' 'add_ln64_242' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7295 [1/1] (0.00ns)   --->   "%tmp_1192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_242, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7295 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7296 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%sum_137 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_242, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7296 'partselect' 'sum_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7297 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%tmp_1193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_242, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7297 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7298 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%tmp_1194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_242, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7298 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7299 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_823)   --->   "%tmp_1195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_242, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7299 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7300 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%or_ln64_374 = or i1 %tmp_1193, i1 %icmp_ln64_505" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7300 'or' 'or_ln64_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7301 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%and_ln64_822 = and i1 %or_ln64_374, i1 %tmp_1194" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7301 'and' 'and_ln64_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7302 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%zext_ln64_131 = zext i1 %and_ln64_822" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7302 'zext' 'zext_ln64_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7303 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_526 = add i16 %sum_137, i16 %zext_ln64_131" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7303 'add' 'sum_526' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7304 [1/1] (0.00ns)   --->   "%tmp_1196 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_526, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7304 'bitselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7305 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_823)   --->   "%xor_ln64_486 = xor i1 %tmp_1196, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7305 'xor' 'xor_ln64_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_823 = and i1 %tmp_1195, i1 %xor_ln64_486" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7306 'and' 'and_ln64_823' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7307 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_242, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7307 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7308 [1/1] (0.57ns)   --->   "%icmp_ln64_506 = icmp_eq  i3 %tmp_426, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7308 'icmp' 'icmp_ln64_506' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7309 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_242, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7309 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7310 [1/1] (0.70ns)   --->   "%icmp_ln64_507 = icmp_eq  i4 %tmp_428, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7310 'icmp' 'icmp_ln64_507' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7311 [1/1] (0.70ns)   --->   "%icmp_ln64_508 = icmp_eq  i4 %tmp_428, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7311 'icmp' 'icmp_ln64_508' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7312 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_826)   --->   "%select_ln64_486 = select i1 %and_ln64_823, i1 %icmp_ln64_507, i1 %icmp_ln64_508" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7312 'select' 'select_ln64_486' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7313 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_827)   --->   "%tmp_1197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_242, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7313 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7314 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_827)   --->   "%xor_ln64_892 = xor i1 %tmp_1197, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7314 'xor' 'xor_ln64_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7315 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_827)   --->   "%and_ln64_824 = and i1 %icmp_ln64_506, i1 %xor_ln64_892" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7315 'and' 'and_ln64_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7316 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_827)   --->   "%select_ln64_487 = select i1 %and_ln64_823, i1 %and_ln64_824, i1 %icmp_ln64_507" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7316 'select' 'select_ln64_487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7317 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_376)   --->   "%and_ln64_825 = and i1 %and_ln64_823, i1 %icmp_ln64_507" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7317 'and' 'and_ln64_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7318 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_826)   --->   "%xor_ln64_487 = xor i1 %select_ln64_486, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7318 'xor' 'xor_ln64_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7319 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_826)   --->   "%or_ln64_375 = or i1 %tmp_1196, i1 %xor_ln64_487" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7319 'or' 'or_ln64_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7320 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_826)   --->   "%xor_ln64_488 = xor i1 %tmp_1192, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7320 'xor' 'xor_ln64_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_826 = and i1 %or_ln64_375, i1 %xor_ln64_488" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7321 'and' 'and_ln64_826' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_827 = and i1 %tmp_1196, i1 %select_ln64_487" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7322 'and' 'and_ln64_827' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7323 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_376)   --->   "%or_ln64_712 = or i1 %and_ln64_825, i1 %and_ln64_827" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7323 'or' 'or_ln64_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7324 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_376)   --->   "%xor_ln64_489 = xor i1 %or_ln64_712, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7324 'xor' 'xor_ln64_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7325 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_376)   --->   "%and_ln64_828 = and i1 %tmp_1192, i1 %xor_ln64_489" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7325 'and' 'and_ln64_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7326 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_376 = or i1 %and_ln64_826, i1 %and_ln64_828" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7326 'or' 'or_ln64_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7327 [1/1] (0.00ns)   --->   "%sext_ln64_226 = sext i16 %input_132_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7327 'sext' 'sext_ln64_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7328 [1/1] (1.94ns)   --->   "%mul_ln64_132 = mul i32 %sext_ln64_226, i32 %sext_ln64_226" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7328 'mul' 'mul_ln64_132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7329 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_244)   --->   "%select_ln64_488 = select i1 %and_ln64_826, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7329 'select' 'select_ln64_488' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7330 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_244)   --->   "%select_ln64_489 = select i1 %or_ln64_376, i16 %select_ln64_488, i16 %sum_526" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7330 'select' 'select_ln64_489' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7331 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_244)   --->   "%shl_ln64_112 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_489, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7331 'bitconcatenate' 'shl_ln64_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7332 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_244)   --->   "%sext_ln64_227 = sext i28 %shl_ln64_112" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7332 'sext' 'sext_ln64_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7333 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_244 = add i32 %sext_ln64_227, i32 %mul_ln64_132" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7333 'add' 'add_ln64_244' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7334 [1/1] (0.00ns)   --->   "%tmp_1198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_244, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7334 'bitselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7335 [1/1] (0.00ns) (grouped into LUT with out node sum_527)   --->   "%sum_138 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_244, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7335 'partselect' 'sum_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7336 [1/1] (0.00ns) (grouped into LUT with out node sum_527)   --->   "%tmp_1199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_244, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7336 'bitselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7337 [1/1] (0.00ns) (grouped into LUT with out node sum_527)   --->   "%tmp_1200 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_244, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7337 'bitselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7338 [1/1] (0.00ns)   --->   "%trunc_ln64_151 = trunc i32 %mul_ln64_132" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7338 'trunc' 'trunc_ln64_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7339 [1/1] (0.73ns)   --->   "%icmp_ln64_509 = icmp_ne  i11 %trunc_ln64_151, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7339 'icmp' 'icmp_ln64_509' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7340 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_830)   --->   "%tmp_1201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_244, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7340 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7341 [1/1] (0.00ns) (grouped into LUT with out node sum_527)   --->   "%or_ln64_377 = or i1 %tmp_1199, i1 %icmp_ln64_509" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7341 'or' 'or_ln64_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7342 [1/1] (0.00ns) (grouped into LUT with out node sum_527)   --->   "%and_ln64_829 = and i1 %or_ln64_377, i1 %tmp_1200" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7342 'and' 'and_ln64_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7343 [1/1] (0.00ns) (grouped into LUT with out node sum_527)   --->   "%zext_ln64_132 = zext i1 %and_ln64_829" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7343 'zext' 'zext_ln64_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7344 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_527 = add i16 %sum_138, i16 %zext_ln64_132" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7344 'add' 'sum_527' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7345 [1/1] (0.00ns)   --->   "%tmp_1202 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_527, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7345 'bitselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7346 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_830)   --->   "%xor_ln64_490 = xor i1 %tmp_1202, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7346 'xor' 'xor_ln64_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7347 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_830 = and i1 %tmp_1201, i1 %xor_ln64_490" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7347 'and' 'and_ln64_830' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7348 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_244, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7348 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7349 [1/1] (0.57ns)   --->   "%icmp_ln64_510 = icmp_eq  i3 %tmp_429, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7349 'icmp' 'icmp_ln64_510' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7350 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_244, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7350 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7351 [1/1] (0.70ns)   --->   "%icmp_ln64_511 = icmp_eq  i4 %tmp_431, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7351 'icmp' 'icmp_ln64_511' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7352 [1/1] (0.70ns)   --->   "%icmp_ln64_512 = icmp_eq  i4 %tmp_431, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7352 'icmp' 'icmp_ln64_512' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7353 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_833)   --->   "%select_ln64_490 = select i1 %and_ln64_830, i1 %icmp_ln64_511, i1 %icmp_ln64_512" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7353 'select' 'select_ln64_490' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7354 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_834)   --->   "%tmp_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_244, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7354 'bitselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7355 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_834)   --->   "%xor_ln64_893 = xor i1 %tmp_1203, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7355 'xor' 'xor_ln64_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7356 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_834)   --->   "%and_ln64_831 = and i1 %icmp_ln64_510, i1 %xor_ln64_893" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7356 'and' 'and_ln64_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7357 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_834)   --->   "%select_ln64_491 = select i1 %and_ln64_830, i1 %and_ln64_831, i1 %icmp_ln64_511" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7357 'select' 'select_ln64_491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7358 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_379)   --->   "%and_ln64_832 = and i1 %and_ln64_830, i1 %icmp_ln64_511" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7358 'and' 'and_ln64_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7359 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_833)   --->   "%xor_ln64_491 = xor i1 %select_ln64_490, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7359 'xor' 'xor_ln64_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7360 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_833)   --->   "%or_ln64_378 = or i1 %tmp_1202, i1 %xor_ln64_491" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7360 'or' 'or_ln64_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7361 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_833)   --->   "%xor_ln64_492 = xor i1 %tmp_1198, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7361 'xor' 'xor_ln64_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7362 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_833 = and i1 %or_ln64_378, i1 %xor_ln64_492" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7362 'and' 'and_ln64_833' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7363 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_834 = and i1 %tmp_1202, i1 %select_ln64_491" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7363 'and' 'and_ln64_834' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7364 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_379)   --->   "%or_ln64_713 = or i1 %and_ln64_832, i1 %and_ln64_834" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7364 'or' 'or_ln64_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7365 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_379)   --->   "%xor_ln64_493 = xor i1 %or_ln64_713, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7365 'xor' 'xor_ln64_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7366 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_379)   --->   "%and_ln64_835 = and i1 %tmp_1198, i1 %xor_ln64_493" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7366 'and' 'and_ln64_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7367 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_379 = or i1 %and_ln64_833, i1 %and_ln64_835" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7367 'or' 'or_ln64_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7368 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_255)   --->   "%select_ln64_510 = select i1 %and_ln64_863, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7368 'select' 'select_ln64_510' <Predicate = (or_ln64_393)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7369 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_255)   --->   "%select_ln64_511 = select i1 %or_ln64_393, i16 %select_ln64_510, i16 %sum_531" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7369 'select' 'select_ln64_511' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7370 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_255)   --->   "%shl_ln64_117 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_511, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7370 'bitconcatenate' 'shl_ln64_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7371 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_255)   --->   "%sext_ln64_237 = sext i28 %shl_ln64_117" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7371 'sext' 'sext_ln64_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7372 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_255 = add i32 %sext_ln64_237, i32 %mul_ln64_138" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7372 'add' 'add_ln64_255' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7373 [1/1] (0.00ns)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_255, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7373 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7374 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%sum_144 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_255, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7374 'partselect' 'sum_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7375 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%tmp_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_255, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7375 'bitselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7376 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%tmp_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_255, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7376 'bitselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7377 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_867)   --->   "%tmp_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_255, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7377 'bitselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7378 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%or_ln64_394 = or i1 %tmp_1236, i1 %icmp_ln64_532" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7378 'or' 'or_ln64_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7379 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%and_ln64_866 = and i1 %or_ln64_394, i1 %tmp_1237" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7379 'and' 'and_ln64_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7380 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%zext_ln64_138 = zext i1 %and_ln64_866" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7380 'zext' 'zext_ln64_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7381 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_532 = add i16 %sum_144, i16 %zext_ln64_138" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7381 'add' 'sum_532' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7382 [1/1] (0.00ns)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_532, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7382 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7383 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_867)   --->   "%xor_ln64_512 = xor i1 %tmp_1239, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7383 'xor' 'xor_ln64_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7384 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_867 = and i1 %tmp_1238, i1 %xor_ln64_512" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7384 'and' 'and_ln64_867' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7385 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_255, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7385 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7386 [1/1] (0.57ns)   --->   "%icmp_ln64_533 = icmp_eq  i3 %tmp_449, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7386 'icmp' 'icmp_ln64_533' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7387 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_255, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7387 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7388 [1/1] (0.70ns)   --->   "%icmp_ln64_534 = icmp_eq  i4 %tmp_451, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7388 'icmp' 'icmp_ln64_534' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7389 [1/1] (0.70ns)   --->   "%icmp_ln64_535 = icmp_eq  i4 %tmp_451, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7389 'icmp' 'icmp_ln64_535' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7390 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_870)   --->   "%select_ln64_512 = select i1 %and_ln64_867, i1 %icmp_ln64_534, i1 %icmp_ln64_535" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7390 'select' 'select_ln64_512' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7391 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_871)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_255, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7391 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7392 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_871)   --->   "%xor_ln64_898 = xor i1 %tmp_1240, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7392 'xor' 'xor_ln64_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7393 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_871)   --->   "%and_ln64_868 = and i1 %icmp_ln64_533, i1 %xor_ln64_898" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7393 'and' 'and_ln64_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7394 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_871)   --->   "%select_ln64_513 = select i1 %and_ln64_867, i1 %and_ln64_868, i1 %icmp_ln64_534" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7394 'select' 'select_ln64_513' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7395 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_396)   --->   "%and_ln64_869 = and i1 %and_ln64_867, i1 %icmp_ln64_534" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7395 'and' 'and_ln64_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7396 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_870)   --->   "%xor_ln64_513 = xor i1 %select_ln64_512, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7396 'xor' 'xor_ln64_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7397 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_870)   --->   "%or_ln64_395 = or i1 %tmp_1239, i1 %xor_ln64_513" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7397 'or' 'or_ln64_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7398 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_870)   --->   "%xor_ln64_514 = xor i1 %tmp_1235, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7398 'xor' 'xor_ln64_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_870 = and i1 %or_ln64_395, i1 %xor_ln64_514" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7399 'and' 'and_ln64_870' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7400 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_871 = and i1 %tmp_1239, i1 %select_ln64_513" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7400 'and' 'and_ln64_871' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7401 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_396)   --->   "%or_ln64_718 = or i1 %and_ln64_869, i1 %and_ln64_871" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7401 'or' 'or_ln64_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7402 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_396)   --->   "%xor_ln64_515 = xor i1 %or_ln64_718, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7402 'xor' 'xor_ln64_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7403 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_396)   --->   "%and_ln64_872 = and i1 %tmp_1235, i1 %xor_ln64_515" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7403 'and' 'and_ln64_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7404 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_396 = or i1 %and_ln64_870, i1 %and_ln64_872" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7404 'or' 'or_ln64_396' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7405 [1/1] (0.00ns)   --->   "%sext_ln64_238 = sext i16 %input_139_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7405 'sext' 'sext_ln64_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7406 [1/1] (1.94ns)   --->   "%mul_ln64_139 = mul i32 %sext_ln64_238, i32 %sext_ln64_238" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7406 'mul' 'mul_ln64_139' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7407 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_257)   --->   "%select_ln64_514 = select i1 %and_ln64_870, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7407 'select' 'select_ln64_514' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7408 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_257)   --->   "%select_ln64_515 = select i1 %or_ln64_396, i16 %select_ln64_514, i16 %sum_532" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7408 'select' 'select_ln64_515' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7409 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_257)   --->   "%shl_ln64_118 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_515, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7409 'bitconcatenate' 'shl_ln64_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7410 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_257)   --->   "%sext_ln64_239 = sext i28 %shl_ln64_118" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7410 'sext' 'sext_ln64_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7411 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_257 = add i32 %sext_ln64_239, i32 %mul_ln64_139" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7411 'add' 'add_ln64_257' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7412 [1/1] (0.00ns)   --->   "%tmp_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_257, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7412 'bitselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7413 [1/1] (0.00ns) (grouped into LUT with out node sum_533)   --->   "%sum_145 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_257, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7413 'partselect' 'sum_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7414 [1/1] (0.00ns) (grouped into LUT with out node sum_533)   --->   "%tmp_1242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_257, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7414 'bitselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7415 [1/1] (0.00ns) (grouped into LUT with out node sum_533)   --->   "%tmp_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_257, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7415 'bitselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7416 [1/1] (0.00ns)   --->   "%trunc_ln64_159 = trunc i32 %mul_ln64_139" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7416 'trunc' 'trunc_ln64_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7417 [1/1] (0.73ns)   --->   "%icmp_ln64_536 = icmp_ne  i11 %trunc_ln64_159, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7417 'icmp' 'icmp_ln64_536' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7418 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_874)   --->   "%tmp_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_257, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7418 'bitselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7419 [1/1] (0.00ns) (grouped into LUT with out node sum_533)   --->   "%or_ln64_397 = or i1 %tmp_1242, i1 %icmp_ln64_536" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7419 'or' 'or_ln64_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7420 [1/1] (0.00ns) (grouped into LUT with out node sum_533)   --->   "%and_ln64_873 = and i1 %or_ln64_397, i1 %tmp_1243" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7420 'and' 'and_ln64_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7421 [1/1] (0.00ns) (grouped into LUT with out node sum_533)   --->   "%zext_ln64_139 = zext i1 %and_ln64_873" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7421 'zext' 'zext_ln64_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7422 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_533 = add i16 %sum_145, i16 %zext_ln64_139" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7422 'add' 'sum_533' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7423 [1/1] (0.00ns)   --->   "%tmp_1245 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_533, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7423 'bitselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7424 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_874)   --->   "%xor_ln64_516 = xor i1 %tmp_1245, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7424 'xor' 'xor_ln64_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7425 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_874 = and i1 %tmp_1244, i1 %xor_ln64_516" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7425 'and' 'and_ln64_874' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7426 [1/1] (0.00ns)   --->   "%tmp_452 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_257, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7426 'partselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7427 [1/1] (0.57ns)   --->   "%icmp_ln64_537 = icmp_eq  i3 %tmp_452, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7427 'icmp' 'icmp_ln64_537' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7428 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_257, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7428 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7429 [1/1] (0.70ns)   --->   "%icmp_ln64_538 = icmp_eq  i4 %tmp_454, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7429 'icmp' 'icmp_ln64_538' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7430 [1/1] (0.70ns)   --->   "%icmp_ln64_539 = icmp_eq  i4 %tmp_454, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7430 'icmp' 'icmp_ln64_539' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7431 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_877)   --->   "%select_ln64_516 = select i1 %and_ln64_874, i1 %icmp_ln64_538, i1 %icmp_ln64_539" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7431 'select' 'select_ln64_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7432 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_878)   --->   "%tmp_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_257, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7432 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7433 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_878)   --->   "%xor_ln64_899 = xor i1 %tmp_1246, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7433 'xor' 'xor_ln64_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7434 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_878)   --->   "%and_ln64_875 = and i1 %icmp_ln64_537, i1 %xor_ln64_899" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7434 'and' 'and_ln64_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7435 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_878)   --->   "%select_ln64_517 = select i1 %and_ln64_874, i1 %and_ln64_875, i1 %icmp_ln64_538" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7435 'select' 'select_ln64_517' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7436 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_399)   --->   "%and_ln64_876 = and i1 %and_ln64_874, i1 %icmp_ln64_538" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7436 'and' 'and_ln64_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7437 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_877)   --->   "%xor_ln64_517 = xor i1 %select_ln64_516, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7437 'xor' 'xor_ln64_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7438 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_877)   --->   "%or_ln64_398 = or i1 %tmp_1245, i1 %xor_ln64_517" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7438 'or' 'or_ln64_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7439 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_877)   --->   "%xor_ln64_518 = xor i1 %tmp_1241, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7439 'xor' 'xor_ln64_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7440 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_877 = and i1 %or_ln64_398, i1 %xor_ln64_518" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7440 'and' 'and_ln64_877' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7441 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_878 = and i1 %tmp_1245, i1 %select_ln64_517" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7441 'and' 'and_ln64_878' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7442 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_399)   --->   "%or_ln64_719 = or i1 %and_ln64_876, i1 %and_ln64_878" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7442 'or' 'or_ln64_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7443 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_399)   --->   "%xor_ln64_519 = xor i1 %or_ln64_719, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7443 'xor' 'xor_ln64_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7444 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_399)   --->   "%and_ln64_879 = and i1 %tmp_1241, i1 %xor_ln64_519" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7444 'and' 'and_ln64_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7445 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_399 = or i1 %and_ln64_877, i1 %and_ln64_879" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7445 'or' 'or_ln64_399' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7446 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_268)   --->   "%select_ln64_536 = select i1 %and_ln64_907, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7446 'select' 'select_ln64_536' <Predicate = (or_ln64_413)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7447 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_268)   --->   "%select_ln64_537 = select i1 %or_ln64_413, i16 %select_ln64_536, i16 %sum_537" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7447 'select' 'select_ln64_537' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7448 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_268)   --->   "%shl_ln64_123 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_537, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7448 'bitconcatenate' 'shl_ln64_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7449 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_268)   --->   "%sext_ln64_249 = sext i28 %shl_ln64_123" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7449 'sext' 'sext_ln64_249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7450 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_268 = add i32 %sext_ln64_249, i32 %mul_ln64_145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7450 'add' 'add_ln64_268' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7451 [1/1] (0.00ns)   --->   "%tmp_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_268, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7451 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7452 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%sum_151 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_268, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7452 'partselect' 'sum_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7453 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_268, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7453 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7454 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%tmp_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_268, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7454 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7455 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_911)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_268, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7455 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7456 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%or_ln64_414 = or i1 %tmp_1279, i1 %icmp_ln64_559" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7456 'or' 'or_ln64_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7457 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%and_ln64_910 = and i1 %or_ln64_414, i1 %tmp_1280" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7457 'and' 'and_ln64_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7458 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%zext_ln64_145 = zext i1 %and_ln64_910" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7458 'zext' 'zext_ln64_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7459 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_538 = add i16 %sum_151, i16 %zext_ln64_145" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7459 'add' 'sum_538' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7460 [1/1] (0.00ns)   --->   "%tmp_1282 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_538, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7460 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7461 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_911)   --->   "%xor_ln64_538 = xor i1 %tmp_1282, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7461 'xor' 'xor_ln64_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7462 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_911 = and i1 %tmp_1281, i1 %xor_ln64_538" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7462 'and' 'and_ln64_911' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7463 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_268, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7463 'partselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7464 [1/1] (0.57ns)   --->   "%icmp_ln64_560 = icmp_eq  i3 %tmp_472, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7464 'icmp' 'icmp_ln64_560' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7465 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_268, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7465 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7466 [1/1] (0.70ns)   --->   "%icmp_ln64_561 = icmp_eq  i4 %tmp_474, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7466 'icmp' 'icmp_ln64_561' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7467 [1/1] (0.70ns)   --->   "%icmp_ln64_562 = icmp_eq  i4 %tmp_474, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7467 'icmp' 'icmp_ln64_562' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7468 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_914)   --->   "%select_ln64_538 = select i1 %and_ln64_911, i1 %icmp_ln64_561, i1 %icmp_ln64_562" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7468 'select' 'select_ln64_538' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7469 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_915)   --->   "%tmp_1283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_268, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7469 'bitselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7470 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_915)   --->   "%xor_ln64_904 = xor i1 %tmp_1283, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7470 'xor' 'xor_ln64_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7471 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_915)   --->   "%and_ln64_912 = and i1 %icmp_ln64_560, i1 %xor_ln64_904" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7471 'and' 'and_ln64_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7472 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_915)   --->   "%select_ln64_539 = select i1 %and_ln64_911, i1 %and_ln64_912, i1 %icmp_ln64_561" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7472 'select' 'select_ln64_539' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7473 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_416)   --->   "%and_ln64_913 = and i1 %and_ln64_911, i1 %icmp_ln64_561" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7473 'and' 'and_ln64_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7474 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_914)   --->   "%xor_ln64_539 = xor i1 %select_ln64_538, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7474 'xor' 'xor_ln64_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7475 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_914)   --->   "%or_ln64_415 = or i1 %tmp_1282, i1 %xor_ln64_539" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7475 'or' 'or_ln64_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7476 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_914)   --->   "%xor_ln64_540 = xor i1 %tmp_1278, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7476 'xor' 'xor_ln64_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_914 = and i1 %or_ln64_415, i1 %xor_ln64_540" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7477 'and' 'and_ln64_914' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_915 = and i1 %tmp_1282, i1 %select_ln64_539" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7478 'and' 'and_ln64_915' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7479 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_416)   --->   "%or_ln64_724 = or i1 %and_ln64_913, i1 %and_ln64_915" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7479 'or' 'or_ln64_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7480 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_416)   --->   "%xor_ln64_541 = xor i1 %or_ln64_724, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7480 'xor' 'xor_ln64_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7481 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_416)   --->   "%and_ln64_916 = and i1 %tmp_1278, i1 %xor_ln64_541" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7481 'and' 'and_ln64_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7482 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_416 = or i1 %and_ln64_914, i1 %and_ln64_916" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7482 'or' 'or_ln64_416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7483 [1/1] (0.00ns)   --->   "%sext_ln64_250 = sext i16 %input_146_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7483 'sext' 'sext_ln64_250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7484 [1/1] (1.94ns)   --->   "%mul_ln64_146 = mul i32 %sext_ln64_250, i32 %sext_ln64_250" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7484 'mul' 'mul_ln64_146' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7485 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_270)   --->   "%select_ln64_540 = select i1 %and_ln64_914, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7485 'select' 'select_ln64_540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7486 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_270)   --->   "%select_ln64_541 = select i1 %or_ln64_416, i16 %select_ln64_540, i16 %sum_538" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7486 'select' 'select_ln64_541' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7487 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_270)   --->   "%shl_ln64_124 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_541, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7487 'bitconcatenate' 'shl_ln64_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7488 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_270)   --->   "%sext_ln64_251 = sext i28 %shl_ln64_124" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7488 'sext' 'sext_ln64_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7489 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_270 = add i32 %sext_ln64_251, i32 %mul_ln64_146" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7489 'add' 'add_ln64_270' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7490 [1/1] (0.00ns)   --->   "%tmp_1284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_270, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7490 'bitselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7491 [1/1] (0.00ns) (grouped into LUT with out node sum_539)   --->   "%sum_152 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_270, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7491 'partselect' 'sum_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7492 [1/1] (0.00ns) (grouped into LUT with out node sum_539)   --->   "%tmp_1285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_270, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7492 'bitselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7493 [1/1] (0.00ns) (grouped into LUT with out node sum_539)   --->   "%tmp_1286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_270, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7493 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7494 [1/1] (0.00ns)   --->   "%trunc_ln64_167 = trunc i32 %mul_ln64_146" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7494 'trunc' 'trunc_ln64_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7495 [1/1] (0.73ns)   --->   "%icmp_ln64_563 = icmp_ne  i11 %trunc_ln64_167, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7495 'icmp' 'icmp_ln64_563' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7496 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_918)   --->   "%tmp_1287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_270, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7496 'bitselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7497 [1/1] (0.00ns) (grouped into LUT with out node sum_539)   --->   "%or_ln64_417 = or i1 %tmp_1285, i1 %icmp_ln64_563" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7497 'or' 'or_ln64_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7498 [1/1] (0.00ns) (grouped into LUT with out node sum_539)   --->   "%and_ln64_917 = and i1 %or_ln64_417, i1 %tmp_1286" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7498 'and' 'and_ln64_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7499 [1/1] (0.00ns) (grouped into LUT with out node sum_539)   --->   "%zext_ln64_146 = zext i1 %and_ln64_917" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7499 'zext' 'zext_ln64_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7500 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_539 = add i16 %sum_152, i16 %zext_ln64_146" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7500 'add' 'sum_539' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7501 [1/1] (0.00ns)   --->   "%tmp_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_539, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7501 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7502 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_918)   --->   "%xor_ln64_542 = xor i1 %tmp_1288, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7502 'xor' 'xor_ln64_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7503 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_918 = and i1 %tmp_1287, i1 %xor_ln64_542" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7503 'and' 'and_ln64_918' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7504 [1/1] (0.00ns)   --->   "%tmp_475 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_270, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7504 'partselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7505 [1/1] (0.57ns)   --->   "%icmp_ln64_564 = icmp_eq  i3 %tmp_475, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7505 'icmp' 'icmp_ln64_564' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7506 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_270, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7506 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7507 [1/1] (0.70ns)   --->   "%icmp_ln64_565 = icmp_eq  i4 %tmp_477, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7507 'icmp' 'icmp_ln64_565' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7508 [1/1] (0.70ns)   --->   "%icmp_ln64_566 = icmp_eq  i4 %tmp_477, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7508 'icmp' 'icmp_ln64_566' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7509 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_921)   --->   "%select_ln64_542 = select i1 %and_ln64_918, i1 %icmp_ln64_565, i1 %icmp_ln64_566" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7509 'select' 'select_ln64_542' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7510 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_922)   --->   "%tmp_1289 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_270, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7510 'bitselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7511 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_922)   --->   "%xor_ln64_905 = xor i1 %tmp_1289, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7511 'xor' 'xor_ln64_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7512 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_922)   --->   "%and_ln64_919 = and i1 %icmp_ln64_564, i1 %xor_ln64_905" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7512 'and' 'and_ln64_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7513 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_922)   --->   "%select_ln64_543 = select i1 %and_ln64_918, i1 %and_ln64_919, i1 %icmp_ln64_565" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7513 'select' 'select_ln64_543' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7514 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_419)   --->   "%and_ln64_920 = and i1 %and_ln64_918, i1 %icmp_ln64_565" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7514 'and' 'and_ln64_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7515 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_921)   --->   "%xor_ln64_543 = xor i1 %select_ln64_542, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7515 'xor' 'xor_ln64_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7516 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_921)   --->   "%or_ln64_418 = or i1 %tmp_1288, i1 %xor_ln64_543" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7516 'or' 'or_ln64_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7517 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_921)   --->   "%xor_ln64_544 = xor i1 %tmp_1284, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7517 'xor' 'xor_ln64_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7518 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_921 = and i1 %or_ln64_418, i1 %xor_ln64_544" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7518 'and' 'and_ln64_921' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7519 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_922 = and i1 %tmp_1288, i1 %select_ln64_543" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7519 'and' 'and_ln64_922' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7520 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_419)   --->   "%or_ln64_725 = or i1 %and_ln64_920, i1 %and_ln64_922" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7520 'or' 'or_ln64_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7521 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_419)   --->   "%xor_ln64_545 = xor i1 %or_ln64_725, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7521 'xor' 'xor_ln64_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7522 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_419)   --->   "%and_ln64_923 = and i1 %tmp_1284, i1 %xor_ln64_545" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7522 'and' 'and_ln64_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7523 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_419 = or i1 %and_ln64_921, i1 %and_ln64_923" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7523 'or' 'or_ln64_419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7524 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_281)   --->   "%select_ln64_562 = select i1 %and_ln64_951, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7524 'select' 'select_ln64_562' <Predicate = (or_ln64_433)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7525 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_281)   --->   "%select_ln64_563 = select i1 %or_ln64_433, i16 %select_ln64_562, i16 %sum_543" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7525 'select' 'select_ln64_563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7526 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_281)   --->   "%shl_ln64_129 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_563, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7526 'bitconcatenate' 'shl_ln64_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7527 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_281)   --->   "%sext_ln64_261 = sext i28 %shl_ln64_129" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7527 'sext' 'sext_ln64_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7528 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_281 = add i32 %sext_ln64_261, i32 %mul_ln64_152" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7528 'add' 'add_ln64_281' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7529 [1/1] (0.00ns)   --->   "%tmp_1321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_281, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7529 'bitselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7530 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%sum_158 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_281, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7530 'partselect' 'sum_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7531 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%tmp_1322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_281, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7531 'bitselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7532 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%tmp_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_281, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7532 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7533 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_955)   --->   "%tmp_1324 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_281, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7533 'bitselect' 'tmp_1324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7534 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%or_ln64_434 = or i1 %tmp_1322, i1 %icmp_ln64_586" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7534 'or' 'or_ln64_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7535 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%and_ln64_954 = and i1 %or_ln64_434, i1 %tmp_1323" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7535 'and' 'and_ln64_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7536 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%zext_ln64_152 = zext i1 %and_ln64_954" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7536 'zext' 'zext_ln64_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7537 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_544 = add i16 %sum_158, i16 %zext_ln64_152" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7537 'add' 'sum_544' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7538 [1/1] (0.00ns)   --->   "%tmp_1325 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_544, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7538 'bitselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7539 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_955)   --->   "%xor_ln64_564 = xor i1 %tmp_1325, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7539 'xor' 'xor_ln64_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7540 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_955 = and i1 %tmp_1324, i1 %xor_ln64_564" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7540 'and' 'and_ln64_955' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7541 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_281, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7541 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7542 [1/1] (0.57ns)   --->   "%icmp_ln64_587 = icmp_eq  i3 %tmp_495, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7542 'icmp' 'icmp_ln64_587' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7543 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_281, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7543 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7544 [1/1] (0.70ns)   --->   "%icmp_ln64_588 = icmp_eq  i4 %tmp_497, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7544 'icmp' 'icmp_ln64_588' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7545 [1/1] (0.70ns)   --->   "%icmp_ln64_589 = icmp_eq  i4 %tmp_497, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7545 'icmp' 'icmp_ln64_589' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7546 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_958)   --->   "%select_ln64_564 = select i1 %and_ln64_955, i1 %icmp_ln64_588, i1 %icmp_ln64_589" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7546 'select' 'select_ln64_564' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7547 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_959)   --->   "%tmp_1326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_281, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7547 'bitselect' 'tmp_1326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7548 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_959)   --->   "%xor_ln64_910 = xor i1 %tmp_1326, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7548 'xor' 'xor_ln64_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7549 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_959)   --->   "%and_ln64_956 = and i1 %icmp_ln64_587, i1 %xor_ln64_910" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7549 'and' 'and_ln64_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7550 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_959)   --->   "%select_ln64_565 = select i1 %and_ln64_955, i1 %and_ln64_956, i1 %icmp_ln64_588" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7550 'select' 'select_ln64_565' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7551 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_436)   --->   "%and_ln64_957 = and i1 %and_ln64_955, i1 %icmp_ln64_588" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7551 'and' 'and_ln64_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7552 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_958)   --->   "%xor_ln64_565 = xor i1 %select_ln64_564, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7552 'xor' 'xor_ln64_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7553 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_958)   --->   "%or_ln64_435 = or i1 %tmp_1325, i1 %xor_ln64_565" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7553 'or' 'or_ln64_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7554 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_958)   --->   "%xor_ln64_566 = xor i1 %tmp_1321, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7554 'xor' 'xor_ln64_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7555 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_958 = and i1 %or_ln64_435, i1 %xor_ln64_566" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7555 'and' 'and_ln64_958' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7556 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_959 = and i1 %tmp_1325, i1 %select_ln64_565" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7556 'and' 'and_ln64_959' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7557 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_436)   --->   "%or_ln64_730 = or i1 %and_ln64_957, i1 %and_ln64_959" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7557 'or' 'or_ln64_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7558 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_436)   --->   "%xor_ln64_567 = xor i1 %or_ln64_730, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7558 'xor' 'xor_ln64_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7559 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_436)   --->   "%and_ln64_960 = and i1 %tmp_1321, i1 %xor_ln64_567" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7559 'and' 'and_ln64_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_436 = or i1 %and_ln64_958, i1 %and_ln64_960" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7560 'or' 'or_ln64_436' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7561 [1/1] (0.00ns)   --->   "%sext_ln64_262 = sext i16 %input_153_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7561 'sext' 'sext_ln64_262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7562 [1/1] (1.94ns)   --->   "%mul_ln64_153 = mul i32 %sext_ln64_262, i32 %sext_ln64_262" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7562 'mul' 'mul_ln64_153' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7563 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_283)   --->   "%select_ln64_566 = select i1 %and_ln64_958, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7563 'select' 'select_ln64_566' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7564 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_283)   --->   "%select_ln64_567 = select i1 %or_ln64_436, i16 %select_ln64_566, i16 %sum_544" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7564 'select' 'select_ln64_567' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7565 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_283)   --->   "%shl_ln64_130 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_567, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7565 'bitconcatenate' 'shl_ln64_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7566 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_283)   --->   "%sext_ln64_263 = sext i28 %shl_ln64_130" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7566 'sext' 'sext_ln64_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7567 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_283 = add i32 %sext_ln64_263, i32 %mul_ln64_153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7567 'add' 'add_ln64_283' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7568 [1/1] (0.00ns)   --->   "%tmp_1327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_283, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7568 'bitselect' 'tmp_1327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7569 [1/1] (0.00ns) (grouped into LUT with out node sum_545)   --->   "%sum_159 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_283, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7569 'partselect' 'sum_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7570 [1/1] (0.00ns) (grouped into LUT with out node sum_545)   --->   "%tmp_1328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_283, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7570 'bitselect' 'tmp_1328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7571 [1/1] (0.00ns) (grouped into LUT with out node sum_545)   --->   "%tmp_1329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_283, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7571 'bitselect' 'tmp_1329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7572 [1/1] (0.00ns)   --->   "%trunc_ln64_175 = trunc i32 %mul_ln64_153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7572 'trunc' 'trunc_ln64_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7573 [1/1] (0.73ns)   --->   "%icmp_ln64_590 = icmp_ne  i11 %trunc_ln64_175, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7573 'icmp' 'icmp_ln64_590' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7574 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_962)   --->   "%tmp_1330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_283, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7574 'bitselect' 'tmp_1330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7575 [1/1] (0.00ns) (grouped into LUT with out node sum_545)   --->   "%or_ln64_437 = or i1 %tmp_1328, i1 %icmp_ln64_590" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7575 'or' 'or_ln64_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7576 [1/1] (0.00ns) (grouped into LUT with out node sum_545)   --->   "%and_ln64_961 = and i1 %or_ln64_437, i1 %tmp_1329" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7576 'and' 'and_ln64_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7577 [1/1] (0.00ns) (grouped into LUT with out node sum_545)   --->   "%zext_ln64_153 = zext i1 %and_ln64_961" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7577 'zext' 'zext_ln64_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7578 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_545 = add i16 %sum_159, i16 %zext_ln64_153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7578 'add' 'sum_545' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7579 [1/1] (0.00ns)   --->   "%tmp_1331 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_545, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7579 'bitselect' 'tmp_1331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7580 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_962)   --->   "%xor_ln64_568 = xor i1 %tmp_1331, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7580 'xor' 'xor_ln64_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7581 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_962 = and i1 %tmp_1330, i1 %xor_ln64_568" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7581 'and' 'and_ln64_962' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7582 [1/1] (0.00ns)   --->   "%tmp_498 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_283, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7582 'partselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7583 [1/1] (0.57ns)   --->   "%icmp_ln64_591 = icmp_eq  i3 %tmp_498, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7583 'icmp' 'icmp_ln64_591' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7584 [1/1] (0.00ns)   --->   "%tmp_500 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_283, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7584 'partselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7585 [1/1] (0.70ns)   --->   "%icmp_ln64_592 = icmp_eq  i4 %tmp_500, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7585 'icmp' 'icmp_ln64_592' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7586 [1/1] (0.70ns)   --->   "%icmp_ln64_593 = icmp_eq  i4 %tmp_500, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7586 'icmp' 'icmp_ln64_593' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7587 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_965)   --->   "%select_ln64_568 = select i1 %and_ln64_962, i1 %icmp_ln64_592, i1 %icmp_ln64_593" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7587 'select' 'select_ln64_568' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7588 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_966)   --->   "%tmp_1332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_283, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7588 'bitselect' 'tmp_1332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7589 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_966)   --->   "%xor_ln64_911 = xor i1 %tmp_1332, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7589 'xor' 'xor_ln64_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7590 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_966)   --->   "%and_ln64_963 = and i1 %icmp_ln64_591, i1 %xor_ln64_911" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7590 'and' 'and_ln64_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7591 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_966)   --->   "%select_ln64_569 = select i1 %and_ln64_962, i1 %and_ln64_963, i1 %icmp_ln64_592" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7591 'select' 'select_ln64_569' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7592 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_439)   --->   "%and_ln64_964 = and i1 %and_ln64_962, i1 %icmp_ln64_592" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7592 'and' 'and_ln64_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7593 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_965)   --->   "%xor_ln64_569 = xor i1 %select_ln64_568, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7593 'xor' 'xor_ln64_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7594 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_965)   --->   "%or_ln64_438 = or i1 %tmp_1331, i1 %xor_ln64_569" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7594 'or' 'or_ln64_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7595 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_965)   --->   "%xor_ln64_570 = xor i1 %tmp_1327, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7595 'xor' 'xor_ln64_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7596 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_965 = and i1 %or_ln64_438, i1 %xor_ln64_570" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7596 'and' 'and_ln64_965' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7597 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_966 = and i1 %tmp_1331, i1 %select_ln64_569" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7597 'and' 'and_ln64_966' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7598 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_439)   --->   "%or_ln64_731 = or i1 %and_ln64_964, i1 %and_ln64_966" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7598 'or' 'or_ln64_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7599 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_439)   --->   "%xor_ln64_571 = xor i1 %or_ln64_731, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7599 'xor' 'xor_ln64_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7600 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_439)   --->   "%and_ln64_967 = and i1 %tmp_1327, i1 %xor_ln64_571" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7600 'and' 'and_ln64_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7601 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_439 = or i1 %and_ln64_965, i1 %and_ln64_967" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7601 'or' 'or_ln64_439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7602 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_294)   --->   "%select_ln64_588 = select i1 %and_ln64_995, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7602 'select' 'select_ln64_588' <Predicate = (or_ln64_453)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7603 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_294)   --->   "%select_ln64_589 = select i1 %or_ln64_453, i16 %select_ln64_588, i16 %sum_549" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7603 'select' 'select_ln64_589' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7604 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_294)   --->   "%shl_ln64_135 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_589, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7604 'bitconcatenate' 'shl_ln64_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7605 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_294)   --->   "%sext_ln64_273 = sext i28 %shl_ln64_135" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7605 'sext' 'sext_ln64_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7606 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_294 = add i32 %sext_ln64_273, i32 %mul_ln64_159" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7606 'add' 'add_ln64_294' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7607 [1/1] (0.00ns)   --->   "%tmp_1364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_294, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7607 'bitselect' 'tmp_1364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7608 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%sum_165 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_294, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7608 'partselect' 'sum_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7609 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%tmp_1365 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_294, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7609 'bitselect' 'tmp_1365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7610 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%tmp_1366 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_294, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7610 'bitselect' 'tmp_1366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7611 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_999)   --->   "%tmp_1367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_294, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7611 'bitselect' 'tmp_1367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7612 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%or_ln64_454 = or i1 %tmp_1365, i1 %icmp_ln64_613" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7612 'or' 'or_ln64_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7613 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%and_ln64_998 = and i1 %or_ln64_454, i1 %tmp_1366" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7613 'and' 'and_ln64_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7614 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%zext_ln64_159 = zext i1 %and_ln64_998" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7614 'zext' 'zext_ln64_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7615 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_550 = add i16 %sum_165, i16 %zext_ln64_159" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7615 'add' 'sum_550' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7616 [1/1] (0.00ns)   --->   "%tmp_1368 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_550, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7616 'bitselect' 'tmp_1368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7617 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_999)   --->   "%xor_ln64_590 = xor i1 %tmp_1368, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7617 'xor' 'xor_ln64_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7618 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_999 = and i1 %tmp_1367, i1 %xor_ln64_590" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7618 'and' 'and_ln64_999' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7619 [1/1] (0.00ns)   --->   "%tmp_518 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_294, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7619 'partselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7620 [1/1] (0.57ns)   --->   "%icmp_ln64_614 = icmp_eq  i3 %tmp_518, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7620 'icmp' 'icmp_ln64_614' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7621 [1/1] (0.00ns)   --->   "%tmp_520 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_294, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7621 'partselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7622 [1/1] (0.70ns)   --->   "%icmp_ln64_615 = icmp_eq  i4 %tmp_520, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7622 'icmp' 'icmp_ln64_615' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7623 [1/1] (0.70ns)   --->   "%icmp_ln64_616 = icmp_eq  i4 %tmp_520, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7623 'icmp' 'icmp_ln64_616' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7624 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1002)   --->   "%select_ln64_590 = select i1 %and_ln64_999, i1 %icmp_ln64_615, i1 %icmp_ln64_616" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7624 'select' 'select_ln64_590' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7625 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1003)   --->   "%tmp_1369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_294, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7625 'bitselect' 'tmp_1369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7626 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1003)   --->   "%xor_ln64_916 = xor i1 %tmp_1369, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7626 'xor' 'xor_ln64_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7627 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1003)   --->   "%and_ln64_1000 = and i1 %icmp_ln64_614, i1 %xor_ln64_916" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7627 'and' 'and_ln64_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7628 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1003)   --->   "%select_ln64_591 = select i1 %and_ln64_999, i1 %and_ln64_1000, i1 %icmp_ln64_615" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7628 'select' 'select_ln64_591' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7629 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_456)   --->   "%and_ln64_1001 = and i1 %and_ln64_999, i1 %icmp_ln64_615" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7629 'and' 'and_ln64_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7630 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1002)   --->   "%xor_ln64_591 = xor i1 %select_ln64_590, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7630 'xor' 'xor_ln64_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7631 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1002)   --->   "%or_ln64_455 = or i1 %tmp_1368, i1 %xor_ln64_591" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7631 'or' 'or_ln64_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7632 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1002)   --->   "%xor_ln64_592 = xor i1 %tmp_1364, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7632 'xor' 'xor_ln64_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7633 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1002 = and i1 %or_ln64_455, i1 %xor_ln64_592" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7633 'and' 'and_ln64_1002' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7634 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1003 = and i1 %tmp_1368, i1 %select_ln64_591" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7634 'and' 'and_ln64_1003' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7635 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_456)   --->   "%or_ln64_736 = or i1 %and_ln64_1001, i1 %and_ln64_1003" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7635 'or' 'or_ln64_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7636 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_456)   --->   "%xor_ln64_593 = xor i1 %or_ln64_736, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7636 'xor' 'xor_ln64_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7637 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_456)   --->   "%and_ln64_1004 = and i1 %tmp_1364, i1 %xor_ln64_593" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7637 'and' 'and_ln64_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7638 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_456 = or i1 %and_ln64_1002, i1 %and_ln64_1004" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7638 'or' 'or_ln64_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7639 [1/1] (0.00ns)   --->   "%sext_ln64_274 = sext i16 %input_160_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7639 'sext' 'sext_ln64_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7640 [1/1] (1.94ns)   --->   "%mul_ln64_160 = mul i32 %sext_ln64_274, i32 %sext_ln64_274" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7640 'mul' 'mul_ln64_160' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7641 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_296)   --->   "%select_ln64_592 = select i1 %and_ln64_1002, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7641 'select' 'select_ln64_592' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7642 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_296)   --->   "%select_ln64_593 = select i1 %or_ln64_456, i16 %select_ln64_592, i16 %sum_550" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7642 'select' 'select_ln64_593' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7643 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_296)   --->   "%shl_ln64_136 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_593, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7643 'bitconcatenate' 'shl_ln64_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7644 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_296)   --->   "%sext_ln64_275 = sext i28 %shl_ln64_136" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7644 'sext' 'sext_ln64_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7645 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_296 = add i32 %sext_ln64_275, i32 %mul_ln64_160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7645 'add' 'add_ln64_296' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7646 [1/1] (0.00ns)   --->   "%tmp_1370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_296, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7646 'bitselect' 'tmp_1370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7647 [1/1] (0.00ns) (grouped into LUT with out node sum_551)   --->   "%sum_166 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_296, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7647 'partselect' 'sum_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7648 [1/1] (0.00ns) (grouped into LUT with out node sum_551)   --->   "%tmp_1371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_296, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7648 'bitselect' 'tmp_1371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7649 [1/1] (0.00ns) (grouped into LUT with out node sum_551)   --->   "%tmp_1372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_296, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7649 'bitselect' 'tmp_1372' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7650 [1/1] (0.00ns)   --->   "%trunc_ln64_183 = trunc i32 %mul_ln64_160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7650 'trunc' 'trunc_ln64_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7651 [1/1] (0.73ns)   --->   "%icmp_ln64_617 = icmp_ne  i11 %trunc_ln64_183, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7651 'icmp' 'icmp_ln64_617' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7652 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1006)   --->   "%tmp_1373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_296, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7652 'bitselect' 'tmp_1373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7653 [1/1] (0.00ns) (grouped into LUT with out node sum_551)   --->   "%or_ln64_457 = or i1 %tmp_1371, i1 %icmp_ln64_617" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7653 'or' 'or_ln64_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7654 [1/1] (0.00ns) (grouped into LUT with out node sum_551)   --->   "%and_ln64_1005 = and i1 %or_ln64_457, i1 %tmp_1372" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7654 'and' 'and_ln64_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7655 [1/1] (0.00ns) (grouped into LUT with out node sum_551)   --->   "%zext_ln64_160 = zext i1 %and_ln64_1005" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7655 'zext' 'zext_ln64_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7656 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_551 = add i16 %sum_166, i16 %zext_ln64_160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7656 'add' 'sum_551' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7657 [1/1] (0.00ns)   --->   "%tmp_1374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_551, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7657 'bitselect' 'tmp_1374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7658 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1006)   --->   "%xor_ln64_594 = xor i1 %tmp_1374, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7658 'xor' 'xor_ln64_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7659 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1006 = and i1 %tmp_1373, i1 %xor_ln64_594" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7659 'and' 'and_ln64_1006' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7660 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_296, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7660 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7661 [1/1] (0.57ns)   --->   "%icmp_ln64_618 = icmp_eq  i3 %tmp_521, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7661 'icmp' 'icmp_ln64_618' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7662 [1/1] (0.00ns)   --->   "%tmp_523 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_296, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7662 'partselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7663 [1/1] (0.70ns)   --->   "%icmp_ln64_619 = icmp_eq  i4 %tmp_523, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7663 'icmp' 'icmp_ln64_619' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7664 [1/1] (0.70ns)   --->   "%icmp_ln64_620 = icmp_eq  i4 %tmp_523, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7664 'icmp' 'icmp_ln64_620' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7665 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1009)   --->   "%select_ln64_594 = select i1 %and_ln64_1006, i1 %icmp_ln64_619, i1 %icmp_ln64_620" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7665 'select' 'select_ln64_594' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7666 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1010)   --->   "%tmp_1375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_296, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7666 'bitselect' 'tmp_1375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7667 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1010)   --->   "%xor_ln64_917 = xor i1 %tmp_1375, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7667 'xor' 'xor_ln64_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7668 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1010)   --->   "%and_ln64_1007 = and i1 %icmp_ln64_618, i1 %xor_ln64_917" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7668 'and' 'and_ln64_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7669 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1010)   --->   "%select_ln64_595 = select i1 %and_ln64_1006, i1 %and_ln64_1007, i1 %icmp_ln64_619" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7669 'select' 'select_ln64_595' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7670 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_459)   --->   "%and_ln64_1008 = and i1 %and_ln64_1006, i1 %icmp_ln64_619" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7670 'and' 'and_ln64_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7671 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1009)   --->   "%xor_ln64_595 = xor i1 %select_ln64_594, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7671 'xor' 'xor_ln64_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7672 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1009)   --->   "%or_ln64_458 = or i1 %tmp_1374, i1 %xor_ln64_595" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7672 'or' 'or_ln64_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7673 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1009)   --->   "%xor_ln64_596 = xor i1 %tmp_1370, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7673 'xor' 'xor_ln64_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7674 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1009 = and i1 %or_ln64_458, i1 %xor_ln64_596" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7674 'and' 'and_ln64_1009' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7675 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1010 = and i1 %tmp_1374, i1 %select_ln64_595" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7675 'and' 'and_ln64_1010' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7676 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_459)   --->   "%or_ln64_737 = or i1 %and_ln64_1008, i1 %and_ln64_1010" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7676 'or' 'or_ln64_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7677 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_459)   --->   "%xor_ln64_597 = xor i1 %or_ln64_737, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7677 'xor' 'xor_ln64_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7678 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_459)   --->   "%and_ln64_1011 = and i1 %tmp_1370, i1 %xor_ln64_597" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7678 'and' 'and_ln64_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7679 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_459 = or i1 %and_ln64_1009, i1 %and_ln64_1011" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7679 'or' 'or_ln64_459' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7680 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_307)   --->   "%select_ln64_614 = select i1 %and_ln64_1039, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7680 'select' 'select_ln64_614' <Predicate = (or_ln64_473)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7681 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_307)   --->   "%select_ln64_615 = select i1 %or_ln64_473, i16 %select_ln64_614, i16 %sum_555" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7681 'select' 'select_ln64_615' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7682 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_307)   --->   "%shl_ln64_141 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_615, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7682 'bitconcatenate' 'shl_ln64_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7683 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_307)   --->   "%sext_ln64_285 = sext i28 %shl_ln64_141" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7683 'sext' 'sext_ln64_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7684 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_307 = add i32 %sext_ln64_285, i32 %mul_ln64_166" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7684 'add' 'add_ln64_307' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7685 [1/1] (0.00ns)   --->   "%tmp_1407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_307, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7685 'bitselect' 'tmp_1407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7686 [1/1] (0.00ns) (grouped into LUT with out node sum_556)   --->   "%sum_172 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_307, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7686 'partselect' 'sum_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7687 [1/1] (0.00ns) (grouped into LUT with out node sum_556)   --->   "%tmp_1408 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_307, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7687 'bitselect' 'tmp_1408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7688 [1/1] (0.00ns) (grouped into LUT with out node sum_556)   --->   "%tmp_1409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_307, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7688 'bitselect' 'tmp_1409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7689 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1043)   --->   "%tmp_1410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_307, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7689 'bitselect' 'tmp_1410' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7690 [1/1] (0.00ns) (grouped into LUT with out node sum_556)   --->   "%or_ln64_474 = or i1 %tmp_1408, i1 %icmp_ln64_640" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7690 'or' 'or_ln64_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7691 [1/1] (0.00ns) (grouped into LUT with out node sum_556)   --->   "%and_ln64_1042 = and i1 %or_ln64_474, i1 %tmp_1409" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7691 'and' 'and_ln64_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7692 [1/1] (0.00ns) (grouped into LUT with out node sum_556)   --->   "%zext_ln64_166 = zext i1 %and_ln64_1042" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7692 'zext' 'zext_ln64_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7693 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_556 = add i16 %sum_172, i16 %zext_ln64_166" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7693 'add' 'sum_556' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7694 [1/1] (0.00ns)   --->   "%tmp_1411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_556, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7694 'bitselect' 'tmp_1411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7695 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1043)   --->   "%xor_ln64_616 = xor i1 %tmp_1411, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7695 'xor' 'xor_ln64_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7696 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1043 = and i1 %tmp_1410, i1 %xor_ln64_616" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7696 'and' 'and_ln64_1043' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7697 [1/1] (0.00ns)   --->   "%tmp_541 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_307, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7697 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7698 [1/1] (0.57ns)   --->   "%icmp_ln64_641 = icmp_eq  i3 %tmp_541, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7698 'icmp' 'icmp_ln64_641' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7699 [1/1] (0.00ns)   --->   "%tmp_543 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_307, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7699 'partselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7700 [1/1] (0.70ns)   --->   "%icmp_ln64_642 = icmp_eq  i4 %tmp_543, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7700 'icmp' 'icmp_ln64_642' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7701 [1/1] (0.70ns)   --->   "%icmp_ln64_643 = icmp_eq  i4 %tmp_543, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7701 'icmp' 'icmp_ln64_643' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7702 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1046)   --->   "%select_ln64_616 = select i1 %and_ln64_1043, i1 %icmp_ln64_642, i1 %icmp_ln64_643" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7702 'select' 'select_ln64_616' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7703 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1047)   --->   "%tmp_1412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_307, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7703 'bitselect' 'tmp_1412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7704 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1047)   --->   "%xor_ln64_922 = xor i1 %tmp_1412, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7704 'xor' 'xor_ln64_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7705 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1047)   --->   "%and_ln64_1044 = and i1 %icmp_ln64_641, i1 %xor_ln64_922" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7705 'and' 'and_ln64_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7706 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1047)   --->   "%select_ln64_617 = select i1 %and_ln64_1043, i1 %and_ln64_1044, i1 %icmp_ln64_642" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7706 'select' 'select_ln64_617' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7707 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_476)   --->   "%and_ln64_1045 = and i1 %and_ln64_1043, i1 %icmp_ln64_642" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7707 'and' 'and_ln64_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7708 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1046)   --->   "%xor_ln64_617 = xor i1 %select_ln64_616, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7708 'xor' 'xor_ln64_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7709 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1046)   --->   "%or_ln64_475 = or i1 %tmp_1411, i1 %xor_ln64_617" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7709 'or' 'or_ln64_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7710 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1046)   --->   "%xor_ln64_618 = xor i1 %tmp_1407, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7710 'xor' 'xor_ln64_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7711 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1046 = and i1 %or_ln64_475, i1 %xor_ln64_618" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7711 'and' 'and_ln64_1046' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7712 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1047 = and i1 %tmp_1411, i1 %select_ln64_617" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7712 'and' 'and_ln64_1047' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7713 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_476)   --->   "%or_ln64_742 = or i1 %and_ln64_1045, i1 %and_ln64_1047" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7713 'or' 'or_ln64_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7714 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_476)   --->   "%xor_ln64_619 = xor i1 %or_ln64_742, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7714 'xor' 'xor_ln64_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7715 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_476)   --->   "%and_ln64_1048 = and i1 %tmp_1407, i1 %xor_ln64_619" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7715 'and' 'and_ln64_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7716 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_476 = or i1 %and_ln64_1046, i1 %and_ln64_1048" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7716 'or' 'or_ln64_476' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7717 [1/1] (0.00ns)   --->   "%sext_ln64_286 = sext i16 %input_167_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7717 'sext' 'sext_ln64_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7718 [1/1] (1.94ns)   --->   "%mul_ln64_167 = mul i32 %sext_ln64_286, i32 %sext_ln64_286" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7718 'mul' 'mul_ln64_167' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7719 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_309)   --->   "%select_ln64_618 = select i1 %and_ln64_1046, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7719 'select' 'select_ln64_618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7720 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_309)   --->   "%select_ln64_619 = select i1 %or_ln64_476, i16 %select_ln64_618, i16 %sum_556" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7720 'select' 'select_ln64_619' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7721 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_309)   --->   "%shl_ln64_142 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_619, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7721 'bitconcatenate' 'shl_ln64_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7722 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_309)   --->   "%sext_ln64_287 = sext i28 %shl_ln64_142" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7722 'sext' 'sext_ln64_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7723 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_309 = add i32 %sext_ln64_287, i32 %mul_ln64_167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7723 'add' 'add_ln64_309' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7724 [1/1] (0.00ns)   --->   "%tmp_1413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_309, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7724 'bitselect' 'tmp_1413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7725 [1/1] (0.00ns) (grouped into LUT with out node sum_557)   --->   "%sum_173 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_309, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7725 'partselect' 'sum_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7726 [1/1] (0.00ns) (grouped into LUT with out node sum_557)   --->   "%tmp_1414 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_309, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7726 'bitselect' 'tmp_1414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7727 [1/1] (0.00ns) (grouped into LUT with out node sum_557)   --->   "%tmp_1415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_309, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7727 'bitselect' 'tmp_1415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7728 [1/1] (0.00ns)   --->   "%trunc_ln64_191 = trunc i32 %mul_ln64_167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7728 'trunc' 'trunc_ln64_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7729 [1/1] (0.73ns)   --->   "%icmp_ln64_644 = icmp_ne  i11 %trunc_ln64_191, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7729 'icmp' 'icmp_ln64_644' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7730 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1050)   --->   "%tmp_1416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_309, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7730 'bitselect' 'tmp_1416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7731 [1/1] (0.00ns) (grouped into LUT with out node sum_557)   --->   "%or_ln64_477 = or i1 %tmp_1414, i1 %icmp_ln64_644" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7731 'or' 'or_ln64_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7732 [1/1] (0.00ns) (grouped into LUT with out node sum_557)   --->   "%and_ln64_1049 = and i1 %or_ln64_477, i1 %tmp_1415" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7732 'and' 'and_ln64_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7733 [1/1] (0.00ns) (grouped into LUT with out node sum_557)   --->   "%zext_ln64_167 = zext i1 %and_ln64_1049" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7733 'zext' 'zext_ln64_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7734 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_557 = add i16 %sum_173, i16 %zext_ln64_167" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7734 'add' 'sum_557' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7735 [1/1] (0.00ns)   --->   "%tmp_1417 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_557, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7735 'bitselect' 'tmp_1417' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7736 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1050)   --->   "%xor_ln64_620 = xor i1 %tmp_1417, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7736 'xor' 'xor_ln64_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7737 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1050 = and i1 %tmp_1416, i1 %xor_ln64_620" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7737 'and' 'and_ln64_1050' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7738 [1/1] (0.00ns)   --->   "%tmp_544 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_309, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7738 'partselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7739 [1/1] (0.57ns)   --->   "%icmp_ln64_645 = icmp_eq  i3 %tmp_544, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7739 'icmp' 'icmp_ln64_645' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7740 [1/1] (0.00ns)   --->   "%tmp_546 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_309, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7740 'partselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7741 [1/1] (0.70ns)   --->   "%icmp_ln64_646 = icmp_eq  i4 %tmp_546, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7741 'icmp' 'icmp_ln64_646' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7742 [1/1] (0.70ns)   --->   "%icmp_ln64_647 = icmp_eq  i4 %tmp_546, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7742 'icmp' 'icmp_ln64_647' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7743 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1053)   --->   "%select_ln64_620 = select i1 %and_ln64_1050, i1 %icmp_ln64_646, i1 %icmp_ln64_647" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7743 'select' 'select_ln64_620' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7744 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1054)   --->   "%tmp_1418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_309, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7744 'bitselect' 'tmp_1418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7745 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1054)   --->   "%xor_ln64_923 = xor i1 %tmp_1418, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7745 'xor' 'xor_ln64_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7746 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1054)   --->   "%and_ln64_1051 = and i1 %icmp_ln64_645, i1 %xor_ln64_923" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7746 'and' 'and_ln64_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7747 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1054)   --->   "%select_ln64_621 = select i1 %and_ln64_1050, i1 %and_ln64_1051, i1 %icmp_ln64_646" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7747 'select' 'select_ln64_621' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7748 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_479)   --->   "%and_ln64_1052 = and i1 %and_ln64_1050, i1 %icmp_ln64_646" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7748 'and' 'and_ln64_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7749 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1053)   --->   "%xor_ln64_621 = xor i1 %select_ln64_620, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7749 'xor' 'xor_ln64_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7750 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1053)   --->   "%or_ln64_478 = or i1 %tmp_1417, i1 %xor_ln64_621" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7750 'or' 'or_ln64_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7751 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1053)   --->   "%xor_ln64_622 = xor i1 %tmp_1413, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7751 'xor' 'xor_ln64_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7752 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1053 = and i1 %or_ln64_478, i1 %xor_ln64_622" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7752 'and' 'and_ln64_1053' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7753 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1054 = and i1 %tmp_1417, i1 %select_ln64_621" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7753 'and' 'and_ln64_1054' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7754 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_479)   --->   "%or_ln64_743 = or i1 %and_ln64_1052, i1 %and_ln64_1054" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7754 'or' 'or_ln64_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7755 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_479)   --->   "%xor_ln64_623 = xor i1 %or_ln64_743, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7755 'xor' 'xor_ln64_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7756 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_479)   --->   "%and_ln64_1055 = and i1 %tmp_1413, i1 %xor_ln64_623" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7756 'and' 'and_ln64_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7757 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_479 = or i1 %and_ln64_1053, i1 %and_ln64_1055" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7757 'or' 'or_ln64_479' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7758 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_320)   --->   "%select_ln64_640 = select i1 %and_ln64_1083, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7758 'select' 'select_ln64_640' <Predicate = (or_ln64_493)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7759 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_320)   --->   "%select_ln64_641 = select i1 %or_ln64_493, i16 %select_ln64_640, i16 %sum_561" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7759 'select' 'select_ln64_641' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7760 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_320)   --->   "%shl_ln64_147 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_641, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7760 'bitconcatenate' 'shl_ln64_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7761 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_320)   --->   "%sext_ln64_297 = sext i28 %shl_ln64_147" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7761 'sext' 'sext_ln64_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7762 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_320 = add i32 %sext_ln64_297, i32 %mul_ln64_173" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7762 'add' 'add_ln64_320' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7763 [1/1] (0.00ns)   --->   "%tmp_1450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_320, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7763 'bitselect' 'tmp_1450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7764 [1/1] (0.00ns) (grouped into LUT with out node sum_562)   --->   "%sum_179 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_320, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7764 'partselect' 'sum_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7765 [1/1] (0.00ns) (grouped into LUT with out node sum_562)   --->   "%tmp_1451 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_320, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7765 'bitselect' 'tmp_1451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7766 [1/1] (0.00ns) (grouped into LUT with out node sum_562)   --->   "%tmp_1452 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_320, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7766 'bitselect' 'tmp_1452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7767 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1087)   --->   "%tmp_1453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_320, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7767 'bitselect' 'tmp_1453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7768 [1/1] (0.00ns) (grouped into LUT with out node sum_562)   --->   "%or_ln64_494 = or i1 %tmp_1451, i1 %icmp_ln64_667" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7768 'or' 'or_ln64_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7769 [1/1] (0.00ns) (grouped into LUT with out node sum_562)   --->   "%and_ln64_1086 = and i1 %or_ln64_494, i1 %tmp_1452" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7769 'and' 'and_ln64_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7770 [1/1] (0.00ns) (grouped into LUT with out node sum_562)   --->   "%zext_ln64_173 = zext i1 %and_ln64_1086" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7770 'zext' 'zext_ln64_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7771 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_562 = add i16 %sum_179, i16 %zext_ln64_173" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7771 'add' 'sum_562' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7772 [1/1] (0.00ns)   --->   "%tmp_1454 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_562, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7772 'bitselect' 'tmp_1454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7773 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1087)   --->   "%xor_ln64_642 = xor i1 %tmp_1454, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7773 'xor' 'xor_ln64_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7774 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1087 = and i1 %tmp_1453, i1 %xor_ln64_642" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7774 'and' 'and_ln64_1087' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7775 [1/1] (0.00ns)   --->   "%tmp_564 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_320, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7775 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7776 [1/1] (0.57ns)   --->   "%icmp_ln64_668 = icmp_eq  i3 %tmp_564, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7776 'icmp' 'icmp_ln64_668' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7777 [1/1] (0.00ns)   --->   "%tmp_566 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_320, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7777 'partselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7778 [1/1] (0.70ns)   --->   "%icmp_ln64_669 = icmp_eq  i4 %tmp_566, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7778 'icmp' 'icmp_ln64_669' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7779 [1/1] (0.70ns)   --->   "%icmp_ln64_670 = icmp_eq  i4 %tmp_566, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7779 'icmp' 'icmp_ln64_670' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7780 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1090)   --->   "%select_ln64_642 = select i1 %and_ln64_1087, i1 %icmp_ln64_669, i1 %icmp_ln64_670" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7780 'select' 'select_ln64_642' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7781 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1091)   --->   "%tmp_1455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_320, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7781 'bitselect' 'tmp_1455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7782 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1091)   --->   "%xor_ln64_928 = xor i1 %tmp_1455, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7782 'xor' 'xor_ln64_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7783 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1091)   --->   "%and_ln64_1088 = and i1 %icmp_ln64_668, i1 %xor_ln64_928" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7783 'and' 'and_ln64_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7784 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1091)   --->   "%select_ln64_643 = select i1 %and_ln64_1087, i1 %and_ln64_1088, i1 %icmp_ln64_669" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7784 'select' 'select_ln64_643' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7785 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_496)   --->   "%and_ln64_1089 = and i1 %and_ln64_1087, i1 %icmp_ln64_669" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7785 'and' 'and_ln64_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7786 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1090)   --->   "%xor_ln64_643 = xor i1 %select_ln64_642, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7786 'xor' 'xor_ln64_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7787 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1090)   --->   "%or_ln64_495 = or i1 %tmp_1454, i1 %xor_ln64_643" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7787 'or' 'or_ln64_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7788 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1090)   --->   "%xor_ln64_644 = xor i1 %tmp_1450, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7788 'xor' 'xor_ln64_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1090 = and i1 %or_ln64_495, i1 %xor_ln64_644" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7789 'and' 'and_ln64_1090' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7790 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1091 = and i1 %tmp_1454, i1 %select_ln64_643" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7790 'and' 'and_ln64_1091' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7791 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_496)   --->   "%or_ln64_748 = or i1 %and_ln64_1089, i1 %and_ln64_1091" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7791 'or' 'or_ln64_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7792 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_496)   --->   "%xor_ln64_645 = xor i1 %or_ln64_748, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7792 'xor' 'xor_ln64_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7793 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_496)   --->   "%and_ln64_1092 = and i1 %tmp_1450, i1 %xor_ln64_645" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7793 'and' 'and_ln64_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7794 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_496 = or i1 %and_ln64_1090, i1 %and_ln64_1092" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7794 'or' 'or_ln64_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7795 [1/1] (0.00ns)   --->   "%sext_ln64_298 = sext i16 %input_174_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7795 'sext' 'sext_ln64_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7796 [1/1] (1.94ns)   --->   "%mul_ln64_174 = mul i32 %sext_ln64_298, i32 %sext_ln64_298" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7796 'mul' 'mul_ln64_174' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7797 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_322)   --->   "%select_ln64_644 = select i1 %and_ln64_1090, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7797 'select' 'select_ln64_644' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7798 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_322)   --->   "%select_ln64_645 = select i1 %or_ln64_496, i16 %select_ln64_644, i16 %sum_562" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7798 'select' 'select_ln64_645' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7799 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_322)   --->   "%shl_ln64_148 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_645, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7799 'bitconcatenate' 'shl_ln64_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7800 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_322)   --->   "%sext_ln64_299 = sext i28 %shl_ln64_148" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7800 'sext' 'sext_ln64_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7801 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_322 = add i32 %sext_ln64_299, i32 %mul_ln64_174" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7801 'add' 'add_ln64_322' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7802 [1/1] (0.00ns)   --->   "%tmp_1456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_322, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7802 'bitselect' 'tmp_1456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7803 [1/1] (0.00ns) (grouped into LUT with out node sum_563)   --->   "%sum_180 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_322, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7803 'partselect' 'sum_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7804 [1/1] (0.00ns) (grouped into LUT with out node sum_563)   --->   "%tmp_1457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_322, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7804 'bitselect' 'tmp_1457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7805 [1/1] (0.00ns) (grouped into LUT with out node sum_563)   --->   "%tmp_1458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_322, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7805 'bitselect' 'tmp_1458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7806 [1/1] (0.00ns)   --->   "%trunc_ln64_199 = trunc i32 %mul_ln64_174" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7806 'trunc' 'trunc_ln64_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7807 [1/1] (0.73ns)   --->   "%icmp_ln64_671 = icmp_ne  i11 %trunc_ln64_199, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7807 'icmp' 'icmp_ln64_671' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7808 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1094)   --->   "%tmp_1459 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_322, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7808 'bitselect' 'tmp_1459' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7809 [1/1] (0.00ns) (grouped into LUT with out node sum_563)   --->   "%or_ln64_497 = or i1 %tmp_1457, i1 %icmp_ln64_671" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7809 'or' 'or_ln64_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7810 [1/1] (0.00ns) (grouped into LUT with out node sum_563)   --->   "%and_ln64_1093 = and i1 %or_ln64_497, i1 %tmp_1458" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7810 'and' 'and_ln64_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7811 [1/1] (0.00ns) (grouped into LUT with out node sum_563)   --->   "%zext_ln64_174 = zext i1 %and_ln64_1093" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7811 'zext' 'zext_ln64_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7812 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_563 = add i16 %sum_180, i16 %zext_ln64_174" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7812 'add' 'sum_563' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7813 [1/1] (0.00ns)   --->   "%tmp_1460 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_563, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7813 'bitselect' 'tmp_1460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7814 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1094)   --->   "%xor_ln64_646 = xor i1 %tmp_1460, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7814 'xor' 'xor_ln64_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7815 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1094 = and i1 %tmp_1459, i1 %xor_ln64_646" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7815 'and' 'and_ln64_1094' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7816 [1/1] (0.00ns)   --->   "%tmp_567 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_322, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7816 'partselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7817 [1/1] (0.57ns)   --->   "%icmp_ln64_672 = icmp_eq  i3 %tmp_567, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7817 'icmp' 'icmp_ln64_672' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7818 [1/1] (0.00ns)   --->   "%tmp_569 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_322, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7818 'partselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7819 [1/1] (0.70ns)   --->   "%icmp_ln64_673 = icmp_eq  i4 %tmp_569, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7819 'icmp' 'icmp_ln64_673' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7820 [1/1] (0.70ns)   --->   "%icmp_ln64_674 = icmp_eq  i4 %tmp_569, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7820 'icmp' 'icmp_ln64_674' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7821 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1097)   --->   "%select_ln64_646 = select i1 %and_ln64_1094, i1 %icmp_ln64_673, i1 %icmp_ln64_674" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7821 'select' 'select_ln64_646' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7822 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1098)   --->   "%tmp_1461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_322, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7822 'bitselect' 'tmp_1461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7823 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1098)   --->   "%xor_ln64_929 = xor i1 %tmp_1461, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7823 'xor' 'xor_ln64_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7824 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1098)   --->   "%and_ln64_1095 = and i1 %icmp_ln64_672, i1 %xor_ln64_929" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7824 'and' 'and_ln64_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7825 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1098)   --->   "%select_ln64_647 = select i1 %and_ln64_1094, i1 %and_ln64_1095, i1 %icmp_ln64_673" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7825 'select' 'select_ln64_647' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7826 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_499)   --->   "%and_ln64_1096 = and i1 %and_ln64_1094, i1 %icmp_ln64_673" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7826 'and' 'and_ln64_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7827 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1097)   --->   "%xor_ln64_647 = xor i1 %select_ln64_646, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7827 'xor' 'xor_ln64_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7828 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1097)   --->   "%or_ln64_498 = or i1 %tmp_1460, i1 %xor_ln64_647" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7828 'or' 'or_ln64_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7829 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1097)   --->   "%xor_ln64_648 = xor i1 %tmp_1456, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7829 'xor' 'xor_ln64_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7830 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1097 = and i1 %or_ln64_498, i1 %xor_ln64_648" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7830 'and' 'and_ln64_1097' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7831 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1098 = and i1 %tmp_1460, i1 %select_ln64_647" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7831 'and' 'and_ln64_1098' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7832 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_499)   --->   "%or_ln64_749 = or i1 %and_ln64_1096, i1 %and_ln64_1098" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7832 'or' 'or_ln64_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7833 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_499)   --->   "%xor_ln64_649 = xor i1 %or_ln64_749, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7833 'xor' 'xor_ln64_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7834 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_499)   --->   "%and_ln64_1099 = and i1 %tmp_1456, i1 %xor_ln64_649" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7834 'and' 'and_ln64_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7835 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_499 = or i1 %and_ln64_1097, i1 %and_ln64_1099" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7835 'or' 'or_ln64_499' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7836 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_333)   --->   "%select_ln64_666 = select i1 %and_ln64_1127, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7836 'select' 'select_ln64_666' <Predicate = (or_ln64_513)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7837 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_333)   --->   "%select_ln64_667 = select i1 %or_ln64_513, i16 %select_ln64_666, i16 %sum_567" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7837 'select' 'select_ln64_667' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7838 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_333)   --->   "%shl_ln64_153 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_667, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7838 'bitconcatenate' 'shl_ln64_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7839 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_333)   --->   "%sext_ln64_309 = sext i28 %shl_ln64_153" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7839 'sext' 'sext_ln64_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7840 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_333 = add i32 %sext_ln64_309, i32 %mul_ln64_180" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7840 'add' 'add_ln64_333' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7841 [1/1] (0.00ns)   --->   "%tmp_1493 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_333, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7841 'bitselect' 'tmp_1493' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7842 [1/1] (0.00ns) (grouped into LUT with out node sum_568)   --->   "%sum_186 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_333, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7842 'partselect' 'sum_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7843 [1/1] (0.00ns) (grouped into LUT with out node sum_568)   --->   "%tmp_1494 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_333, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7843 'bitselect' 'tmp_1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7844 [1/1] (0.00ns) (grouped into LUT with out node sum_568)   --->   "%tmp_1495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_333, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7844 'bitselect' 'tmp_1495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7845 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1131)   --->   "%tmp_1496 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_333, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7845 'bitselect' 'tmp_1496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7846 [1/1] (0.00ns) (grouped into LUT with out node sum_568)   --->   "%or_ln64_514 = or i1 %tmp_1494, i1 %icmp_ln64_694" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7846 'or' 'or_ln64_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7847 [1/1] (0.00ns) (grouped into LUT with out node sum_568)   --->   "%and_ln64_1130 = and i1 %or_ln64_514, i1 %tmp_1495" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7847 'and' 'and_ln64_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7848 [1/1] (0.00ns) (grouped into LUT with out node sum_568)   --->   "%zext_ln64_180 = zext i1 %and_ln64_1130" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7848 'zext' 'zext_ln64_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7849 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_568 = add i16 %sum_186, i16 %zext_ln64_180" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7849 'add' 'sum_568' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7850 [1/1] (0.00ns)   --->   "%tmp_1497 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_568, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7850 'bitselect' 'tmp_1497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7851 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1131)   --->   "%xor_ln64_668 = xor i1 %tmp_1497, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7851 'xor' 'xor_ln64_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7852 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1131 = and i1 %tmp_1496, i1 %xor_ln64_668" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7852 'and' 'and_ln64_1131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7853 [1/1] (0.00ns)   --->   "%tmp_587 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_333, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7853 'partselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7854 [1/1] (0.57ns)   --->   "%icmp_ln64_695 = icmp_eq  i3 %tmp_587, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7854 'icmp' 'icmp_ln64_695' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7855 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_333, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7855 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7856 [1/1] (0.70ns)   --->   "%icmp_ln64_696 = icmp_eq  i4 %tmp_589, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7856 'icmp' 'icmp_ln64_696' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7857 [1/1] (0.70ns)   --->   "%icmp_ln64_697 = icmp_eq  i4 %tmp_589, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7857 'icmp' 'icmp_ln64_697' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7858 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1134)   --->   "%select_ln64_668 = select i1 %and_ln64_1131, i1 %icmp_ln64_696, i1 %icmp_ln64_697" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7858 'select' 'select_ln64_668' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7859 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1135)   --->   "%tmp_1498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_333, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7859 'bitselect' 'tmp_1498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7860 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1135)   --->   "%xor_ln64_934 = xor i1 %tmp_1498, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7860 'xor' 'xor_ln64_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7861 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1135)   --->   "%and_ln64_1132 = and i1 %icmp_ln64_695, i1 %xor_ln64_934" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7861 'and' 'and_ln64_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7862 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1135)   --->   "%select_ln64_669 = select i1 %and_ln64_1131, i1 %and_ln64_1132, i1 %icmp_ln64_696" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7862 'select' 'select_ln64_669' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7863 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_516)   --->   "%and_ln64_1133 = and i1 %and_ln64_1131, i1 %icmp_ln64_696" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7863 'and' 'and_ln64_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7864 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1134)   --->   "%xor_ln64_669 = xor i1 %select_ln64_668, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7864 'xor' 'xor_ln64_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7865 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1134)   --->   "%or_ln64_515 = or i1 %tmp_1497, i1 %xor_ln64_669" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7865 'or' 'or_ln64_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7866 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1134)   --->   "%xor_ln64_670 = xor i1 %tmp_1493, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7866 'xor' 'xor_ln64_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7867 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1134 = and i1 %or_ln64_515, i1 %xor_ln64_670" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7867 'and' 'and_ln64_1134' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7868 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1135 = and i1 %tmp_1497, i1 %select_ln64_669" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7868 'and' 'and_ln64_1135' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7869 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_516)   --->   "%or_ln64_754 = or i1 %and_ln64_1133, i1 %and_ln64_1135" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7869 'or' 'or_ln64_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7870 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_516)   --->   "%xor_ln64_671 = xor i1 %or_ln64_754, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7870 'xor' 'xor_ln64_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7871 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_516)   --->   "%and_ln64_1136 = and i1 %tmp_1493, i1 %xor_ln64_671" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7871 'and' 'and_ln64_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7872 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_516 = or i1 %and_ln64_1134, i1 %and_ln64_1136" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7872 'or' 'or_ln64_516' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7873 [1/1] (0.00ns)   --->   "%sext_ln64_310 = sext i16 %input_181_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7873 'sext' 'sext_ln64_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7874 [1/1] (1.94ns)   --->   "%mul_ln64_181 = mul i32 %sext_ln64_310, i32 %sext_ln64_310" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7874 'mul' 'mul_ln64_181' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7875 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_335)   --->   "%select_ln64_670 = select i1 %and_ln64_1134, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7875 'select' 'select_ln64_670' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7876 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_335)   --->   "%select_ln64_671 = select i1 %or_ln64_516, i16 %select_ln64_670, i16 %sum_568" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7876 'select' 'select_ln64_671' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7877 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_335)   --->   "%shl_ln64_154 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_671, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7877 'bitconcatenate' 'shl_ln64_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7878 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_335)   --->   "%sext_ln64_311 = sext i28 %shl_ln64_154" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7878 'sext' 'sext_ln64_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7879 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_335 = add i32 %sext_ln64_311, i32 %mul_ln64_181" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7879 'add' 'add_ln64_335' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7880 [1/1] (0.00ns)   --->   "%tmp_1499 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_335, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7880 'bitselect' 'tmp_1499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7881 [1/1] (0.00ns) (grouped into LUT with out node sum_569)   --->   "%sum_187 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_335, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7881 'partselect' 'sum_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7882 [1/1] (0.00ns) (grouped into LUT with out node sum_569)   --->   "%tmp_1500 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_335, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7882 'bitselect' 'tmp_1500' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7883 [1/1] (0.00ns) (grouped into LUT with out node sum_569)   --->   "%tmp_1501 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_335, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7883 'bitselect' 'tmp_1501' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7884 [1/1] (0.00ns)   --->   "%trunc_ln64_207 = trunc i32 %mul_ln64_181" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7884 'trunc' 'trunc_ln64_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7885 [1/1] (0.73ns)   --->   "%icmp_ln64_698 = icmp_ne  i11 %trunc_ln64_207, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7885 'icmp' 'icmp_ln64_698' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7886 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1138)   --->   "%tmp_1502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_335, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7886 'bitselect' 'tmp_1502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7887 [1/1] (0.00ns) (grouped into LUT with out node sum_569)   --->   "%or_ln64_517 = or i1 %tmp_1500, i1 %icmp_ln64_698" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7887 'or' 'or_ln64_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7888 [1/1] (0.00ns) (grouped into LUT with out node sum_569)   --->   "%and_ln64_1137 = and i1 %or_ln64_517, i1 %tmp_1501" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7888 'and' 'and_ln64_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7889 [1/1] (0.00ns) (grouped into LUT with out node sum_569)   --->   "%zext_ln64_181 = zext i1 %and_ln64_1137" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7889 'zext' 'zext_ln64_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7890 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_569 = add i16 %sum_187, i16 %zext_ln64_181" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7890 'add' 'sum_569' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7891 [1/1] (0.00ns)   --->   "%tmp_1503 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_569, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7891 'bitselect' 'tmp_1503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7892 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1138)   --->   "%xor_ln64_672 = xor i1 %tmp_1503, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7892 'xor' 'xor_ln64_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7893 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1138 = and i1 %tmp_1502, i1 %xor_ln64_672" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7893 'and' 'and_ln64_1138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7894 [1/1] (0.00ns)   --->   "%tmp_590 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_335, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7894 'partselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7895 [1/1] (0.57ns)   --->   "%icmp_ln64_699 = icmp_eq  i3 %tmp_590, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7895 'icmp' 'icmp_ln64_699' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7896 [1/1] (0.00ns)   --->   "%tmp_592 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_335, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7896 'partselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7897 [1/1] (0.70ns)   --->   "%icmp_ln64_700 = icmp_eq  i4 %tmp_592, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7897 'icmp' 'icmp_ln64_700' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7898 [1/1] (0.70ns)   --->   "%icmp_ln64_701 = icmp_eq  i4 %tmp_592, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7898 'icmp' 'icmp_ln64_701' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7899 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1141)   --->   "%select_ln64_672 = select i1 %and_ln64_1138, i1 %icmp_ln64_700, i1 %icmp_ln64_701" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7899 'select' 'select_ln64_672' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7900 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1142)   --->   "%tmp_1504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_335, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7900 'bitselect' 'tmp_1504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7901 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1142)   --->   "%xor_ln64_935 = xor i1 %tmp_1504, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7901 'xor' 'xor_ln64_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7902 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1142)   --->   "%and_ln64_1139 = and i1 %icmp_ln64_699, i1 %xor_ln64_935" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7902 'and' 'and_ln64_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7903 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1142)   --->   "%select_ln64_673 = select i1 %and_ln64_1138, i1 %and_ln64_1139, i1 %icmp_ln64_700" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7903 'select' 'select_ln64_673' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7904 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_519)   --->   "%and_ln64_1140 = and i1 %and_ln64_1138, i1 %icmp_ln64_700" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7904 'and' 'and_ln64_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7905 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1141)   --->   "%xor_ln64_673 = xor i1 %select_ln64_672, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7905 'xor' 'xor_ln64_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7906 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1141)   --->   "%or_ln64_518 = or i1 %tmp_1503, i1 %xor_ln64_673" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7906 'or' 'or_ln64_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7907 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1141)   --->   "%xor_ln64_674 = xor i1 %tmp_1499, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7907 'xor' 'xor_ln64_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7908 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1141 = and i1 %or_ln64_518, i1 %xor_ln64_674" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7908 'and' 'and_ln64_1141' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7909 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1142 = and i1 %tmp_1503, i1 %select_ln64_673" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7909 'and' 'and_ln64_1142' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7910 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_519)   --->   "%or_ln64_755 = or i1 %and_ln64_1140, i1 %and_ln64_1142" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7910 'or' 'or_ln64_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7911 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_519)   --->   "%xor_ln64_675 = xor i1 %or_ln64_755, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7911 'xor' 'xor_ln64_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7912 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_519)   --->   "%and_ln64_1143 = and i1 %tmp_1499, i1 %xor_ln64_675" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7912 'and' 'and_ln64_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7913 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_519 = or i1 %and_ln64_1141, i1 %and_ln64_1143" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7913 'or' 'or_ln64_519' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7914 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_346)   --->   "%select_ln64_692 = select i1 %and_ln64_1171, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7914 'select' 'select_ln64_692' <Predicate = (or_ln64_533)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7915 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_346)   --->   "%select_ln64_693 = select i1 %or_ln64_533, i16 %select_ln64_692, i16 %sum_573" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7915 'select' 'select_ln64_693' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7916 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_346)   --->   "%shl_ln64_159 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_693, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7916 'bitconcatenate' 'shl_ln64_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7917 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_346)   --->   "%sext_ln64_321 = sext i28 %shl_ln64_159" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7917 'sext' 'sext_ln64_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7918 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_346 = add i32 %sext_ln64_321, i32 %mul_ln64_187" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7918 'add' 'add_ln64_346' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7919 [1/1] (0.00ns)   --->   "%tmp_1536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_346, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7919 'bitselect' 'tmp_1536' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7920 [1/1] (0.00ns) (grouped into LUT with out node sum_574)   --->   "%sum_193 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_346, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7920 'partselect' 'sum_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7921 [1/1] (0.00ns) (grouped into LUT with out node sum_574)   --->   "%tmp_1537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_346, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7921 'bitselect' 'tmp_1537' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7922 [1/1] (0.00ns) (grouped into LUT with out node sum_574)   --->   "%tmp_1538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_346, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7922 'bitselect' 'tmp_1538' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7923 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1175)   --->   "%tmp_1539 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_346, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7923 'bitselect' 'tmp_1539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7924 [1/1] (0.00ns) (grouped into LUT with out node sum_574)   --->   "%or_ln64_534 = or i1 %tmp_1537, i1 %icmp_ln64_721" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7924 'or' 'or_ln64_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7925 [1/1] (0.00ns) (grouped into LUT with out node sum_574)   --->   "%and_ln64_1174 = and i1 %or_ln64_534, i1 %tmp_1538" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7925 'and' 'and_ln64_1174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7926 [1/1] (0.00ns) (grouped into LUT with out node sum_574)   --->   "%zext_ln64_187 = zext i1 %and_ln64_1174" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7926 'zext' 'zext_ln64_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7927 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_574 = add i16 %sum_193, i16 %zext_ln64_187" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7927 'add' 'sum_574' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7928 [1/1] (0.00ns)   --->   "%tmp_1540 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_574, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7928 'bitselect' 'tmp_1540' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7929 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1175)   --->   "%xor_ln64_694 = xor i1 %tmp_1540, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7929 'xor' 'xor_ln64_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7930 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1175 = and i1 %tmp_1539, i1 %xor_ln64_694" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7930 'and' 'and_ln64_1175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7931 [1/1] (0.00ns)   --->   "%tmp_610 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_346, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7931 'partselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7932 [1/1] (0.57ns)   --->   "%icmp_ln64_722 = icmp_eq  i3 %tmp_610, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7932 'icmp' 'icmp_ln64_722' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7933 [1/1] (0.00ns)   --->   "%tmp_612 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_346, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7933 'partselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7934 [1/1] (0.70ns)   --->   "%icmp_ln64_723 = icmp_eq  i4 %tmp_612, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7934 'icmp' 'icmp_ln64_723' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7935 [1/1] (0.70ns)   --->   "%icmp_ln64_724 = icmp_eq  i4 %tmp_612, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7935 'icmp' 'icmp_ln64_724' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7936 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1178)   --->   "%select_ln64_694 = select i1 %and_ln64_1175, i1 %icmp_ln64_723, i1 %icmp_ln64_724" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7936 'select' 'select_ln64_694' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7937 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1179)   --->   "%tmp_1541 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_346, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7937 'bitselect' 'tmp_1541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7938 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1179)   --->   "%xor_ln64_940 = xor i1 %tmp_1541, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7938 'xor' 'xor_ln64_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7939 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1179)   --->   "%and_ln64_1176 = and i1 %icmp_ln64_722, i1 %xor_ln64_940" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7939 'and' 'and_ln64_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7940 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1179)   --->   "%select_ln64_695 = select i1 %and_ln64_1175, i1 %and_ln64_1176, i1 %icmp_ln64_723" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7940 'select' 'select_ln64_695' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7941 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_536)   --->   "%and_ln64_1177 = and i1 %and_ln64_1175, i1 %icmp_ln64_723" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7941 'and' 'and_ln64_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7942 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1178)   --->   "%xor_ln64_695 = xor i1 %select_ln64_694, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7942 'xor' 'xor_ln64_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7943 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1178)   --->   "%or_ln64_535 = or i1 %tmp_1540, i1 %xor_ln64_695" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7943 'or' 'or_ln64_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7944 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1178)   --->   "%xor_ln64_696 = xor i1 %tmp_1536, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7944 'xor' 'xor_ln64_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7945 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1178 = and i1 %or_ln64_535, i1 %xor_ln64_696" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7945 'and' 'and_ln64_1178' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7946 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1179 = and i1 %tmp_1540, i1 %select_ln64_695" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7946 'and' 'and_ln64_1179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7947 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_536)   --->   "%or_ln64_760 = or i1 %and_ln64_1177, i1 %and_ln64_1179" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7947 'or' 'or_ln64_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7948 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_536)   --->   "%xor_ln64_697 = xor i1 %or_ln64_760, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7948 'xor' 'xor_ln64_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7949 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_536)   --->   "%and_ln64_1180 = and i1 %tmp_1536, i1 %xor_ln64_697" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7949 'and' 'and_ln64_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7950 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_536 = or i1 %and_ln64_1178, i1 %and_ln64_1180" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7950 'or' 'or_ln64_536' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7951 [1/1] (0.00ns)   --->   "%sext_ln64_322 = sext i16 %input_188_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7951 'sext' 'sext_ln64_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7952 [1/1] (1.94ns)   --->   "%mul_ln64_188 = mul i32 %sext_ln64_322, i32 %sext_ln64_322" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7952 'mul' 'mul_ln64_188' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7953 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_348)   --->   "%select_ln64_696 = select i1 %and_ln64_1178, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7953 'select' 'select_ln64_696' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7954 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_348)   --->   "%select_ln64_697 = select i1 %or_ln64_536, i16 %select_ln64_696, i16 %sum_574" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7954 'select' 'select_ln64_697' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7955 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_348)   --->   "%shl_ln64_160 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_697, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7955 'bitconcatenate' 'shl_ln64_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7956 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_348)   --->   "%sext_ln64_323 = sext i28 %shl_ln64_160" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7956 'sext' 'sext_ln64_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7957 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_348 = add i32 %sext_ln64_323, i32 %mul_ln64_188" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7957 'add' 'add_ln64_348' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7958 [1/1] (0.00ns)   --->   "%tmp_1542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_348, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7958 'bitselect' 'tmp_1542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7959 [1/1] (0.00ns) (grouped into LUT with out node sum_575)   --->   "%sum_194 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_348, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7959 'partselect' 'sum_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7960 [1/1] (0.00ns) (grouped into LUT with out node sum_575)   --->   "%tmp_1543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_348, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7960 'bitselect' 'tmp_1543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7961 [1/1] (0.00ns) (grouped into LUT with out node sum_575)   --->   "%tmp_1544 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_348, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7961 'bitselect' 'tmp_1544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7962 [1/1] (0.00ns)   --->   "%trunc_ln64_215 = trunc i32 %mul_ln64_188" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7962 'trunc' 'trunc_ln64_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7963 [1/1] (0.73ns)   --->   "%icmp_ln64_725 = icmp_ne  i11 %trunc_ln64_215, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7963 'icmp' 'icmp_ln64_725' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7964 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1182)   --->   "%tmp_1545 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_348, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7964 'bitselect' 'tmp_1545' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7965 [1/1] (0.00ns) (grouped into LUT with out node sum_575)   --->   "%or_ln64_537 = or i1 %tmp_1543, i1 %icmp_ln64_725" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7965 'or' 'or_ln64_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7966 [1/1] (0.00ns) (grouped into LUT with out node sum_575)   --->   "%and_ln64_1181 = and i1 %or_ln64_537, i1 %tmp_1544" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7966 'and' 'and_ln64_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7967 [1/1] (0.00ns) (grouped into LUT with out node sum_575)   --->   "%zext_ln64_188 = zext i1 %and_ln64_1181" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7967 'zext' 'zext_ln64_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7968 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_575 = add i16 %sum_194, i16 %zext_ln64_188" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7968 'add' 'sum_575' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7969 [1/1] (0.00ns)   --->   "%tmp_1546 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_575, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7969 'bitselect' 'tmp_1546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7970 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1182)   --->   "%xor_ln64_698 = xor i1 %tmp_1546, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7970 'xor' 'xor_ln64_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7971 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1182 = and i1 %tmp_1545, i1 %xor_ln64_698" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7971 'and' 'and_ln64_1182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7972 [1/1] (0.00ns)   --->   "%tmp_613 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_348, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7972 'partselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7973 [1/1] (0.57ns)   --->   "%icmp_ln64_726 = icmp_eq  i3 %tmp_613, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7973 'icmp' 'icmp_ln64_726' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7974 [1/1] (0.00ns)   --->   "%tmp_615 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_348, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7974 'partselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7975 [1/1] (0.70ns)   --->   "%icmp_ln64_727 = icmp_eq  i4 %tmp_615, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7975 'icmp' 'icmp_ln64_727' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7976 [1/1] (0.70ns)   --->   "%icmp_ln64_728 = icmp_eq  i4 %tmp_615, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7976 'icmp' 'icmp_ln64_728' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7977 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1185)   --->   "%select_ln64_698 = select i1 %and_ln64_1182, i1 %icmp_ln64_727, i1 %icmp_ln64_728" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7977 'select' 'select_ln64_698' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7978 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1186)   --->   "%tmp_1547 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_348, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7978 'bitselect' 'tmp_1547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7979 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1186)   --->   "%xor_ln64_941 = xor i1 %tmp_1547, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7979 'xor' 'xor_ln64_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7980 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1186)   --->   "%and_ln64_1183 = and i1 %icmp_ln64_726, i1 %xor_ln64_941" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7980 'and' 'and_ln64_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7981 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1186)   --->   "%select_ln64_699 = select i1 %and_ln64_1182, i1 %and_ln64_1183, i1 %icmp_ln64_727" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7981 'select' 'select_ln64_699' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7982 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_539)   --->   "%and_ln64_1184 = and i1 %and_ln64_1182, i1 %icmp_ln64_727" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7982 'and' 'and_ln64_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7983 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1185)   --->   "%xor_ln64_699 = xor i1 %select_ln64_698, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7983 'xor' 'xor_ln64_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7984 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1185)   --->   "%or_ln64_538 = or i1 %tmp_1546, i1 %xor_ln64_699" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7984 'or' 'or_ln64_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7985 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1185)   --->   "%xor_ln64_700 = xor i1 %tmp_1542, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7985 'xor' 'xor_ln64_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7986 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1185 = and i1 %or_ln64_538, i1 %xor_ln64_700" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7986 'and' 'and_ln64_1185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7987 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1186 = and i1 %tmp_1546, i1 %select_ln64_699" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7987 'and' 'and_ln64_1186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7988 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_539)   --->   "%or_ln64_761 = or i1 %and_ln64_1184, i1 %and_ln64_1186" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7988 'or' 'or_ln64_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7989 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_539)   --->   "%xor_ln64_701 = xor i1 %or_ln64_761, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7989 'xor' 'xor_ln64_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7990 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_539)   --->   "%and_ln64_1187 = and i1 %tmp_1542, i1 %xor_ln64_701" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7990 'and' 'and_ln64_1187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7991 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_539 = or i1 %and_ln64_1185, i1 %and_ln64_1187" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7991 'or' 'or_ln64_539' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7992 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_359)   --->   "%select_ln64_718 = select i1 %and_ln64_1215, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7992 'select' 'select_ln64_718' <Predicate = (or_ln64_553)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7993 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_359)   --->   "%select_ln64_719 = select i1 %or_ln64_553, i16 %select_ln64_718, i16 %sum_579" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7993 'select' 'select_ln64_719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7994 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_359)   --->   "%shl_ln64_165 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_719, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7994 'bitconcatenate' 'shl_ln64_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7995 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_359)   --->   "%sext_ln64_333 = sext i28 %shl_ln64_165" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7995 'sext' 'sext_ln64_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7996 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_359 = add i32 %sext_ln64_333, i32 %mul_ln64_194" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7996 'add' 'add_ln64_359' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7997 [1/1] (0.00ns)   --->   "%tmp_1579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_359, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7997 'bitselect' 'tmp_1579' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7998 [1/1] (0.00ns) (grouped into LUT with out node sum_580)   --->   "%sum_200 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_359, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 7998 'partselect' 'sum_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7999 [1/1] (0.00ns) (grouped into LUT with out node sum_580)   --->   "%tmp_1580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_359, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 7999 'bitselect' 'tmp_1580' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8000 [1/1] (0.00ns) (grouped into LUT with out node sum_580)   --->   "%tmp_1581 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_359, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8000 'bitselect' 'tmp_1581' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8001 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1219)   --->   "%tmp_1582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_359, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8001 'bitselect' 'tmp_1582' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8002 [1/1] (0.00ns) (grouped into LUT with out node sum_580)   --->   "%or_ln64_554 = or i1 %tmp_1580, i1 %icmp_ln64_748" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8002 'or' 'or_ln64_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8003 [1/1] (0.00ns) (grouped into LUT with out node sum_580)   --->   "%and_ln64_1218 = and i1 %or_ln64_554, i1 %tmp_1581" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8003 'and' 'and_ln64_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8004 [1/1] (0.00ns) (grouped into LUT with out node sum_580)   --->   "%zext_ln64_194 = zext i1 %and_ln64_1218" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8004 'zext' 'zext_ln64_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8005 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_580 = add i16 %sum_200, i16 %zext_ln64_194" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8005 'add' 'sum_580' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8006 [1/1] (0.00ns)   --->   "%tmp_1583 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_580, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8006 'bitselect' 'tmp_1583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8007 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1219)   --->   "%xor_ln64_720 = xor i1 %tmp_1583, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8007 'xor' 'xor_ln64_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8008 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1219 = and i1 %tmp_1582, i1 %xor_ln64_720" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8008 'and' 'and_ln64_1219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8009 [1/1] (0.00ns)   --->   "%tmp_633 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_359, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8009 'partselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8010 [1/1] (0.57ns)   --->   "%icmp_ln64_749 = icmp_eq  i3 %tmp_633, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8010 'icmp' 'icmp_ln64_749' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8011 [1/1] (0.00ns)   --->   "%tmp_635 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_359, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8011 'partselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8012 [1/1] (0.70ns)   --->   "%icmp_ln64_750 = icmp_eq  i4 %tmp_635, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8012 'icmp' 'icmp_ln64_750' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8013 [1/1] (0.70ns)   --->   "%icmp_ln64_751 = icmp_eq  i4 %tmp_635, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8013 'icmp' 'icmp_ln64_751' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8014 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1222)   --->   "%select_ln64_720 = select i1 %and_ln64_1219, i1 %icmp_ln64_750, i1 %icmp_ln64_751" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8014 'select' 'select_ln64_720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8015 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1223)   --->   "%tmp_1584 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_359, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8015 'bitselect' 'tmp_1584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8016 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1223)   --->   "%xor_ln64_946 = xor i1 %tmp_1584, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8016 'xor' 'xor_ln64_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8017 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1223)   --->   "%and_ln64_1220 = and i1 %icmp_ln64_749, i1 %xor_ln64_946" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8017 'and' 'and_ln64_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8018 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1223)   --->   "%select_ln64_721 = select i1 %and_ln64_1219, i1 %and_ln64_1220, i1 %icmp_ln64_750" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8018 'select' 'select_ln64_721' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8019 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_556)   --->   "%and_ln64_1221 = and i1 %and_ln64_1219, i1 %icmp_ln64_750" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8019 'and' 'and_ln64_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8020 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1222)   --->   "%xor_ln64_721 = xor i1 %select_ln64_720, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8020 'xor' 'xor_ln64_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8021 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1222)   --->   "%or_ln64_555 = or i1 %tmp_1583, i1 %xor_ln64_721" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8021 'or' 'or_ln64_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8022 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1222)   --->   "%xor_ln64_722 = xor i1 %tmp_1579, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8022 'xor' 'xor_ln64_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8023 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1222 = and i1 %or_ln64_555, i1 %xor_ln64_722" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8023 'and' 'and_ln64_1222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8024 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1223 = and i1 %tmp_1583, i1 %select_ln64_721" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8024 'and' 'and_ln64_1223' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8025 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_556)   --->   "%or_ln64_766 = or i1 %and_ln64_1221, i1 %and_ln64_1223" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8025 'or' 'or_ln64_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8026 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_556)   --->   "%xor_ln64_723 = xor i1 %or_ln64_766, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8026 'xor' 'xor_ln64_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8027 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_556)   --->   "%and_ln64_1224 = and i1 %tmp_1579, i1 %xor_ln64_723" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8027 'and' 'and_ln64_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8028 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_556 = or i1 %and_ln64_1222, i1 %and_ln64_1224" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8028 'or' 'or_ln64_556' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8029 [1/1] (0.00ns)   --->   "%sext_ln64_334 = sext i16 %input_195_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8029 'sext' 'sext_ln64_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8030 [1/1] (1.94ns)   --->   "%mul_ln64_195 = mul i32 %sext_ln64_334, i32 %sext_ln64_334" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8030 'mul' 'mul_ln64_195' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8031 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_361)   --->   "%select_ln64_722 = select i1 %and_ln64_1222, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8031 'select' 'select_ln64_722' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8032 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_361)   --->   "%select_ln64_723 = select i1 %or_ln64_556, i16 %select_ln64_722, i16 %sum_580" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8032 'select' 'select_ln64_723' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8033 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_361)   --->   "%shl_ln64_166 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_723, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8033 'bitconcatenate' 'shl_ln64_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8034 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_361)   --->   "%sext_ln64_335 = sext i28 %shl_ln64_166" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8034 'sext' 'sext_ln64_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8035 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_361 = add i32 %sext_ln64_335, i32 %mul_ln64_195" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8035 'add' 'add_ln64_361' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8036 [1/1] (0.00ns)   --->   "%tmp_1585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_361, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8036 'bitselect' 'tmp_1585' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8037 [1/1] (0.00ns) (grouped into LUT with out node sum_581)   --->   "%sum_201 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_361, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8037 'partselect' 'sum_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8038 [1/1] (0.00ns) (grouped into LUT with out node sum_581)   --->   "%tmp_1586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_361, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 8038 'bitselect' 'tmp_1586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8039 [1/1] (0.00ns) (grouped into LUT with out node sum_581)   --->   "%tmp_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_361, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8039 'bitselect' 'tmp_1587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8040 [1/1] (0.00ns)   --->   "%trunc_ln64_223 = trunc i32 %mul_ln64_195" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8040 'trunc' 'trunc_ln64_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8041 [1/1] (0.73ns)   --->   "%icmp_ln64_752 = icmp_ne  i11 %trunc_ln64_223, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8041 'icmp' 'icmp_ln64_752' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8042 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1226)   --->   "%tmp_1588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_361, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8042 'bitselect' 'tmp_1588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8043 [1/1] (0.00ns) (grouped into LUT with out node sum_581)   --->   "%or_ln64_557 = or i1 %tmp_1586, i1 %icmp_ln64_752" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8043 'or' 'or_ln64_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8044 [1/1] (0.00ns) (grouped into LUT with out node sum_581)   --->   "%and_ln64_1225 = and i1 %or_ln64_557, i1 %tmp_1587" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8044 'and' 'and_ln64_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8045 [1/1] (0.00ns) (grouped into LUT with out node sum_581)   --->   "%zext_ln64_195 = zext i1 %and_ln64_1225" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8045 'zext' 'zext_ln64_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8046 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_581 = add i16 %sum_201, i16 %zext_ln64_195" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8046 'add' 'sum_581' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8047 [1/1] (0.00ns)   --->   "%tmp_1589 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_581, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8047 'bitselect' 'tmp_1589' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8048 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1226)   --->   "%xor_ln64_724 = xor i1 %tmp_1589, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8048 'xor' 'xor_ln64_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8049 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1226 = and i1 %tmp_1588, i1 %xor_ln64_724" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8049 'and' 'and_ln64_1226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8050 [1/1] (0.00ns)   --->   "%tmp_636 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_361, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8050 'partselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8051 [1/1] (0.57ns)   --->   "%icmp_ln64_753 = icmp_eq  i3 %tmp_636, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8051 'icmp' 'icmp_ln64_753' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8052 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_361, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8052 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8053 [1/1] (0.70ns)   --->   "%icmp_ln64_754 = icmp_eq  i4 %tmp_638, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8053 'icmp' 'icmp_ln64_754' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8054 [1/1] (0.70ns)   --->   "%icmp_ln64_755 = icmp_eq  i4 %tmp_638, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8054 'icmp' 'icmp_ln64_755' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8055 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1229)   --->   "%select_ln64_724 = select i1 %and_ln64_1226, i1 %icmp_ln64_754, i1 %icmp_ln64_755" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8055 'select' 'select_ln64_724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8056 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1230)   --->   "%tmp_1590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_361, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8056 'bitselect' 'tmp_1590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8057 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1230)   --->   "%xor_ln64_947 = xor i1 %tmp_1590, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8057 'xor' 'xor_ln64_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8058 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1230)   --->   "%and_ln64_1227 = and i1 %icmp_ln64_753, i1 %xor_ln64_947" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8058 'and' 'and_ln64_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8059 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1230)   --->   "%select_ln64_725 = select i1 %and_ln64_1226, i1 %and_ln64_1227, i1 %icmp_ln64_754" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8059 'select' 'select_ln64_725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8060 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_559)   --->   "%and_ln64_1228 = and i1 %and_ln64_1226, i1 %icmp_ln64_754" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8060 'and' 'and_ln64_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8061 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1229)   --->   "%xor_ln64_725 = xor i1 %select_ln64_724, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8061 'xor' 'xor_ln64_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8062 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1229)   --->   "%or_ln64_558 = or i1 %tmp_1589, i1 %xor_ln64_725" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8062 'or' 'or_ln64_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8063 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1229)   --->   "%xor_ln64_726 = xor i1 %tmp_1585, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8063 'xor' 'xor_ln64_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8064 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1229 = and i1 %or_ln64_558, i1 %xor_ln64_726" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8064 'and' 'and_ln64_1229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8065 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1230 = and i1 %tmp_1589, i1 %select_ln64_725" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8065 'and' 'and_ln64_1230' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8066 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_559)   --->   "%or_ln64_767 = or i1 %and_ln64_1228, i1 %and_ln64_1230" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8066 'or' 'or_ln64_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8067 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_559)   --->   "%xor_ln64_727 = xor i1 %or_ln64_767, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8067 'xor' 'xor_ln64_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8068 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_559)   --->   "%and_ln64_1231 = and i1 %tmp_1585, i1 %xor_ln64_727" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8068 'and' 'and_ln64_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8069 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_559 = or i1 %and_ln64_1229, i1 %and_ln64_1231" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8069 'or' 'or_ln64_559' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8070 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_372)   --->   "%select_ln64_744 = select i1 %and_ln64_1259, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8070 'select' 'select_ln64_744' <Predicate = (or_ln64_573)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8071 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_372)   --->   "%select_ln64_745 = select i1 %or_ln64_573, i16 %select_ln64_744, i16 %sum_585" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8071 'select' 'select_ln64_745' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8072 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_372)   --->   "%shl_ln64_171 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_745, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8072 'bitconcatenate' 'shl_ln64_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8073 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_372)   --->   "%sext_ln64_345 = sext i28 %shl_ln64_171" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8073 'sext' 'sext_ln64_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8074 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_372 = add i32 %sext_ln64_345, i32 %mul_ln64_201" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8074 'add' 'add_ln64_372' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8075 [1/1] (0.00ns)   --->   "%tmp_1622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_372, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8075 'bitselect' 'tmp_1622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8076 [1/1] (0.00ns) (grouped into LUT with out node sum_586)   --->   "%sum_207 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_372, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8076 'partselect' 'sum_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8077 [1/1] (0.00ns) (grouped into LUT with out node sum_586)   --->   "%tmp_1623 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_372, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 8077 'bitselect' 'tmp_1623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8078 [1/1] (0.00ns) (grouped into LUT with out node sum_586)   --->   "%tmp_1624 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_372, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8078 'bitselect' 'tmp_1624' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8079 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1263)   --->   "%tmp_1625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_372, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8079 'bitselect' 'tmp_1625' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8080 [1/1] (0.00ns) (grouped into LUT with out node sum_586)   --->   "%or_ln64_574 = or i1 %tmp_1623, i1 %icmp_ln64_775" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8080 'or' 'or_ln64_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8081 [1/1] (0.00ns) (grouped into LUT with out node sum_586)   --->   "%and_ln64_1262 = and i1 %or_ln64_574, i1 %tmp_1624" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8081 'and' 'and_ln64_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8082 [1/1] (0.00ns) (grouped into LUT with out node sum_586)   --->   "%zext_ln64_201 = zext i1 %and_ln64_1262" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8082 'zext' 'zext_ln64_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8083 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_586 = add i16 %sum_207, i16 %zext_ln64_201" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8083 'add' 'sum_586' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8084 [1/1] (0.00ns)   --->   "%tmp_1626 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_586, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8084 'bitselect' 'tmp_1626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8085 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1263)   --->   "%xor_ln64_746 = xor i1 %tmp_1626, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8085 'xor' 'xor_ln64_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8086 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1263 = and i1 %tmp_1625, i1 %xor_ln64_746" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8086 'and' 'and_ln64_1263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8087 [1/1] (0.00ns)   --->   "%tmp_656 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_372, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8087 'partselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8088 [1/1] (0.57ns)   --->   "%icmp_ln64_776 = icmp_eq  i3 %tmp_656, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8088 'icmp' 'icmp_ln64_776' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8089 [1/1] (0.00ns)   --->   "%tmp_658 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_372, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8089 'partselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8090 [1/1] (0.70ns)   --->   "%icmp_ln64_777 = icmp_eq  i4 %tmp_658, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8090 'icmp' 'icmp_ln64_777' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8091 [1/1] (0.70ns)   --->   "%icmp_ln64_778 = icmp_eq  i4 %tmp_658, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8091 'icmp' 'icmp_ln64_778' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8092 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1266)   --->   "%select_ln64_746 = select i1 %and_ln64_1263, i1 %icmp_ln64_777, i1 %icmp_ln64_778" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8092 'select' 'select_ln64_746' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8093 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1267)   --->   "%tmp_1627 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_372, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8093 'bitselect' 'tmp_1627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8094 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1267)   --->   "%xor_ln64_952 = xor i1 %tmp_1627, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8094 'xor' 'xor_ln64_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8095 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1267)   --->   "%and_ln64_1264 = and i1 %icmp_ln64_776, i1 %xor_ln64_952" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8095 'and' 'and_ln64_1264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8096 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1267)   --->   "%select_ln64_747 = select i1 %and_ln64_1263, i1 %and_ln64_1264, i1 %icmp_ln64_777" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8096 'select' 'select_ln64_747' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8097 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_576)   --->   "%and_ln64_1265 = and i1 %and_ln64_1263, i1 %icmp_ln64_777" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8097 'and' 'and_ln64_1265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8098 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1266)   --->   "%xor_ln64_747 = xor i1 %select_ln64_746, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8098 'xor' 'xor_ln64_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8099 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1266)   --->   "%or_ln64_575 = or i1 %tmp_1626, i1 %xor_ln64_747" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8099 'or' 'or_ln64_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8100 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1266)   --->   "%xor_ln64_748 = xor i1 %tmp_1622, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8100 'xor' 'xor_ln64_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8101 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1266 = and i1 %or_ln64_575, i1 %xor_ln64_748" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8101 'and' 'and_ln64_1266' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8102 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1267 = and i1 %tmp_1626, i1 %select_ln64_747" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8102 'and' 'and_ln64_1267' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8103 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_576)   --->   "%or_ln64_772 = or i1 %and_ln64_1265, i1 %and_ln64_1267" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8103 'or' 'or_ln64_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8104 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_576)   --->   "%xor_ln64_749 = xor i1 %or_ln64_772, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8104 'xor' 'xor_ln64_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8105 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_576)   --->   "%and_ln64_1268 = and i1 %tmp_1622, i1 %xor_ln64_749" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8105 'and' 'and_ln64_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8106 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_576 = or i1 %and_ln64_1266, i1 %and_ln64_1268" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8106 'or' 'or_ln64_576' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8107 [1/1] (0.00ns)   --->   "%sext_ln64_346 = sext i16 %input_202_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8107 'sext' 'sext_ln64_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8108 [1/1] (1.94ns)   --->   "%mul_ln64_202 = mul i32 %sext_ln64_346, i32 %sext_ln64_346" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8108 'mul' 'mul_ln64_202' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8109 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_374)   --->   "%select_ln64_748 = select i1 %and_ln64_1266, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8109 'select' 'select_ln64_748' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8110 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_374)   --->   "%select_ln64_749 = select i1 %or_ln64_576, i16 %select_ln64_748, i16 %sum_586" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8110 'select' 'select_ln64_749' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8111 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_374)   --->   "%shl_ln64_172 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_749, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8111 'bitconcatenate' 'shl_ln64_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8112 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_374)   --->   "%sext_ln64_347 = sext i28 %shl_ln64_172" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8112 'sext' 'sext_ln64_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8113 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_374 = add i32 %sext_ln64_347, i32 %mul_ln64_202" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8113 'add' 'add_ln64_374' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8114 [1/1] (0.00ns)   --->   "%tmp_1628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_374, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8114 'bitselect' 'tmp_1628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8115 [1/1] (0.00ns) (grouped into LUT with out node sum_587)   --->   "%sum_208 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_374, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8115 'partselect' 'sum_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8116 [1/1] (0.00ns) (grouped into LUT with out node sum_587)   --->   "%tmp_1629 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_374, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 8116 'bitselect' 'tmp_1629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8117 [1/1] (0.00ns) (grouped into LUT with out node sum_587)   --->   "%tmp_1630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_374, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8117 'bitselect' 'tmp_1630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8118 [1/1] (0.00ns)   --->   "%trunc_ln64_231 = trunc i32 %mul_ln64_202" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8118 'trunc' 'trunc_ln64_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8119 [1/1] (0.73ns)   --->   "%icmp_ln64_779 = icmp_ne  i11 %trunc_ln64_231, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8119 'icmp' 'icmp_ln64_779' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8120 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1270)   --->   "%tmp_1631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_374, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8120 'bitselect' 'tmp_1631' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8121 [1/1] (0.00ns) (grouped into LUT with out node sum_587)   --->   "%or_ln64_577 = or i1 %tmp_1629, i1 %icmp_ln64_779" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8121 'or' 'or_ln64_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8122 [1/1] (0.00ns) (grouped into LUT with out node sum_587)   --->   "%and_ln64_1269 = and i1 %or_ln64_577, i1 %tmp_1630" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8122 'and' 'and_ln64_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8123 [1/1] (0.00ns) (grouped into LUT with out node sum_587)   --->   "%zext_ln64_202 = zext i1 %and_ln64_1269" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8123 'zext' 'zext_ln64_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8124 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_587 = add i16 %sum_208, i16 %zext_ln64_202" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8124 'add' 'sum_587' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8125 [1/1] (0.00ns)   --->   "%tmp_1632 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_587, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8125 'bitselect' 'tmp_1632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8126 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1270)   --->   "%xor_ln64_750 = xor i1 %tmp_1632, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8126 'xor' 'xor_ln64_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1270 = and i1 %tmp_1631, i1 %xor_ln64_750" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8127 'and' 'and_ln64_1270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8128 [1/1] (0.00ns)   --->   "%tmp_659 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_374, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8128 'partselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8129 [1/1] (0.57ns)   --->   "%icmp_ln64_780 = icmp_eq  i3 %tmp_659, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8129 'icmp' 'icmp_ln64_780' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8130 [1/1] (0.00ns)   --->   "%tmp_661 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_374, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8130 'partselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8131 [1/1] (0.70ns)   --->   "%icmp_ln64_781 = icmp_eq  i4 %tmp_661, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8131 'icmp' 'icmp_ln64_781' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8132 [1/1] (0.70ns)   --->   "%icmp_ln64_782 = icmp_eq  i4 %tmp_661, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8132 'icmp' 'icmp_ln64_782' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8133 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1273)   --->   "%select_ln64_750 = select i1 %and_ln64_1270, i1 %icmp_ln64_781, i1 %icmp_ln64_782" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8133 'select' 'select_ln64_750' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8134 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1274)   --->   "%tmp_1633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_374, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8134 'bitselect' 'tmp_1633' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8135 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1274)   --->   "%xor_ln64_953 = xor i1 %tmp_1633, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8135 'xor' 'xor_ln64_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8136 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1274)   --->   "%and_ln64_1271 = and i1 %icmp_ln64_780, i1 %xor_ln64_953" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8136 'and' 'and_ln64_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8137 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1274)   --->   "%select_ln64_751 = select i1 %and_ln64_1270, i1 %and_ln64_1271, i1 %icmp_ln64_781" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8137 'select' 'select_ln64_751' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8138 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_579)   --->   "%and_ln64_1272 = and i1 %and_ln64_1270, i1 %icmp_ln64_781" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8138 'and' 'and_ln64_1272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8139 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1273)   --->   "%xor_ln64_751 = xor i1 %select_ln64_750, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8139 'xor' 'xor_ln64_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8140 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1273)   --->   "%or_ln64_578 = or i1 %tmp_1632, i1 %xor_ln64_751" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8140 'or' 'or_ln64_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8141 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1273)   --->   "%xor_ln64_752 = xor i1 %tmp_1628, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8141 'xor' 'xor_ln64_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8142 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1273 = and i1 %or_ln64_578, i1 %xor_ln64_752" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8142 'and' 'and_ln64_1273' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8143 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1274 = and i1 %tmp_1632, i1 %select_ln64_751" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8143 'and' 'and_ln64_1274' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8144 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_579)   --->   "%or_ln64_773 = or i1 %and_ln64_1272, i1 %and_ln64_1274" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8144 'or' 'or_ln64_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8145 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_579)   --->   "%xor_ln64_753 = xor i1 %or_ln64_773, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8145 'xor' 'xor_ln64_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8146 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_579)   --->   "%and_ln64_1275 = and i1 %tmp_1628, i1 %xor_ln64_753" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8146 'and' 'and_ln64_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8147 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_579 = or i1 %and_ln64_1273, i1 %and_ln64_1275" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8147 'or' 'or_ln64_579' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8148 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_385)   --->   "%select_ln64_770 = select i1 %and_ln64_1303, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8148 'select' 'select_ln64_770' <Predicate = (or_ln64_593)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8149 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_385)   --->   "%select_ln64_771 = select i1 %or_ln64_593, i16 %select_ln64_770, i16 %sum_591" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8149 'select' 'select_ln64_771' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8150 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_385)   --->   "%shl_ln64_177 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_771, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8150 'bitconcatenate' 'shl_ln64_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8151 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_385)   --->   "%sext_ln64_357 = sext i28 %shl_ln64_177" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8151 'sext' 'sext_ln64_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8152 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_385 = add i32 %sext_ln64_357, i32 %mul_ln64_208" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8152 'add' 'add_ln64_385' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8153 [1/1] (0.00ns)   --->   "%tmp_1665 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_385, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8153 'bitselect' 'tmp_1665' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8154 [1/1] (0.00ns) (grouped into LUT with out node sum_592)   --->   "%sum_214 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_385, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8154 'partselect' 'sum_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8155 [1/1] (0.00ns) (grouped into LUT with out node sum_592)   --->   "%tmp_1666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_385, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 8155 'bitselect' 'tmp_1666' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8156 [1/1] (0.00ns) (grouped into LUT with out node sum_592)   --->   "%tmp_1667 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_385, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8156 'bitselect' 'tmp_1667' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8157 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1307)   --->   "%tmp_1668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_385, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8157 'bitselect' 'tmp_1668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8158 [1/1] (0.00ns) (grouped into LUT with out node sum_592)   --->   "%or_ln64_594 = or i1 %tmp_1666, i1 %icmp_ln64_802" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8158 'or' 'or_ln64_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8159 [1/1] (0.00ns) (grouped into LUT with out node sum_592)   --->   "%and_ln64_1306 = and i1 %or_ln64_594, i1 %tmp_1667" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8159 'and' 'and_ln64_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8160 [1/1] (0.00ns) (grouped into LUT with out node sum_592)   --->   "%zext_ln64_208 = zext i1 %and_ln64_1306" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8160 'zext' 'zext_ln64_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8161 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_592 = add i16 %sum_214, i16 %zext_ln64_208" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8161 'add' 'sum_592' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8162 [1/1] (0.00ns)   --->   "%tmp_1669 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_592, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8162 'bitselect' 'tmp_1669' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8163 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1307)   --->   "%xor_ln64_772 = xor i1 %tmp_1669, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8163 'xor' 'xor_ln64_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8164 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1307 = and i1 %tmp_1668, i1 %xor_ln64_772" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8164 'and' 'and_ln64_1307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8165 [1/1] (0.00ns)   --->   "%tmp_679 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_385, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8165 'partselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8166 [1/1] (0.57ns)   --->   "%icmp_ln64_803 = icmp_eq  i3 %tmp_679, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8166 'icmp' 'icmp_ln64_803' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8167 [1/1] (0.00ns)   --->   "%tmp_681 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_385, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8167 'partselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8168 [1/1] (0.70ns)   --->   "%icmp_ln64_804 = icmp_eq  i4 %tmp_681, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8168 'icmp' 'icmp_ln64_804' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8169 [1/1] (0.70ns)   --->   "%icmp_ln64_805 = icmp_eq  i4 %tmp_681, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8169 'icmp' 'icmp_ln64_805' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8170 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1310)   --->   "%select_ln64_772 = select i1 %and_ln64_1307, i1 %icmp_ln64_804, i1 %icmp_ln64_805" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8170 'select' 'select_ln64_772' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8171 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1311)   --->   "%tmp_1670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_385, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8171 'bitselect' 'tmp_1670' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8172 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1311)   --->   "%xor_ln64_958 = xor i1 %tmp_1670, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8172 'xor' 'xor_ln64_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8173 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1311)   --->   "%and_ln64_1308 = and i1 %icmp_ln64_803, i1 %xor_ln64_958" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8173 'and' 'and_ln64_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8174 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1311)   --->   "%select_ln64_773 = select i1 %and_ln64_1307, i1 %and_ln64_1308, i1 %icmp_ln64_804" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8174 'select' 'select_ln64_773' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8175 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_596)   --->   "%and_ln64_1309 = and i1 %and_ln64_1307, i1 %icmp_ln64_804" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8175 'and' 'and_ln64_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8176 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1310)   --->   "%xor_ln64_773 = xor i1 %select_ln64_772, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8176 'xor' 'xor_ln64_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8177 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1310)   --->   "%or_ln64_595 = or i1 %tmp_1669, i1 %xor_ln64_773" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8177 'or' 'or_ln64_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8178 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1310)   --->   "%xor_ln64_774 = xor i1 %tmp_1665, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8178 'xor' 'xor_ln64_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8179 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1310 = and i1 %or_ln64_595, i1 %xor_ln64_774" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8179 'and' 'and_ln64_1310' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8180 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1311 = and i1 %tmp_1669, i1 %select_ln64_773" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8180 'and' 'and_ln64_1311' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8181 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_596)   --->   "%or_ln64_778 = or i1 %and_ln64_1309, i1 %and_ln64_1311" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8181 'or' 'or_ln64_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8182 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_596)   --->   "%xor_ln64_775 = xor i1 %or_ln64_778, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8182 'xor' 'xor_ln64_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8183 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_596)   --->   "%and_ln64_1312 = and i1 %tmp_1665, i1 %xor_ln64_775" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8183 'and' 'and_ln64_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8184 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_596 = or i1 %and_ln64_1310, i1 %and_ln64_1312" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8184 'or' 'or_ln64_596' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8185 [1/1] (0.00ns)   --->   "%sext_ln64_358 = sext i16 %input_209_val_read" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8185 'sext' 'sext_ln64_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8186 [1/1] (1.94ns)   --->   "%mul_ln64_209 = mul i32 %sext_ln64_358, i32 %sext_ln64_358" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8186 'mul' 'mul_ln64_209' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8187 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_387)   --->   "%select_ln64_774 = select i1 %and_ln64_1310, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8187 'select' 'select_ln64_774' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8188 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_387)   --->   "%select_ln64_775 = select i1 %or_ln64_596, i16 %select_ln64_774, i16 %sum_592" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8188 'select' 'select_ln64_775' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8189 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_387)   --->   "%shl_ln64_178 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln64_775, i12 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8189 'bitconcatenate' 'shl_ln64_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8190 [1/1] (0.00ns) (grouped into LUT with out node add_ln64_387)   --->   "%sext_ln64_359 = sext i28 %shl_ln64_178" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8190 'sext' 'sext_ln64_359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8191 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln64_387 = add i32 %sext_ln64_359, i32 %mul_ln64_209" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8191 'add' 'add_ln64_387' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8192 [1/1] (0.00ns)   --->   "%tmp_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_387, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8192 'bitselect' 'tmp_1671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8193 [1/1] (0.00ns) (grouped into LUT with out node sum_593)   --->   "%sum_215 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln64_387, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8193 'partselect' 'sum_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8194 [1/1] (0.00ns) (grouped into LUT with out node sum_593)   --->   "%tmp_1672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_387, i32 12" [firmware/nnet_utils/nnet_hept.h:61]   --->   Operation 8194 'bitselect' 'tmp_1672' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8195 [1/1] (0.00ns) (grouped into LUT with out node sum_593)   --->   "%tmp_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_387, i32 11" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8195 'bitselect' 'tmp_1673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8196 [1/1] (0.00ns)   --->   "%trunc_ln64_239 = trunc i32 %mul_ln64_209" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8196 'trunc' 'trunc_ln64_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8197 [1/1] (0.73ns)   --->   "%icmp_ln64_806 = icmp_ne  i11 %trunc_ln64_239, i11 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8197 'icmp' 'icmp_ln64_806' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8198 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1314)   --->   "%tmp_1674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_387, i32 27" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8198 'bitselect' 'tmp_1674' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8199 [1/1] (0.00ns) (grouped into LUT with out node sum_593)   --->   "%or_ln64_597 = or i1 %tmp_1672, i1 %icmp_ln64_806" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8199 'or' 'or_ln64_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8200 [1/1] (0.00ns) (grouped into LUT with out node sum_593)   --->   "%and_ln64_1313 = and i1 %or_ln64_597, i1 %tmp_1673" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8200 'and' 'and_ln64_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8201 [1/1] (0.00ns) (grouped into LUT with out node sum_593)   --->   "%zext_ln64_209 = zext i1 %and_ln64_1313" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8201 'zext' 'zext_ln64_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8202 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_593 = add i16 %sum_215, i16 %zext_ln64_209" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8202 'add' 'sum_593' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8203 [1/1] (0.00ns)   --->   "%tmp_1675 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_593, i32 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8203 'bitselect' 'tmp_1675' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8204 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1314)   --->   "%xor_ln64_776 = xor i1 %tmp_1675, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8204 'xor' 'xor_ln64_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8205 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64_1314 = and i1 %tmp_1674, i1 %xor_ln64_776" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8205 'and' 'and_ln64_1314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8206 [1/1] (0.00ns)   --->   "%tmp_682 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %add_ln64_387, i32 29, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8206 'partselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8207 [1/1] (0.57ns)   --->   "%icmp_ln64_807 = icmp_eq  i3 %tmp_682, i3 7" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8207 'icmp' 'icmp_ln64_807' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8208 [1/1] (0.00ns)   --->   "%tmp_684 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %add_ln64_387, i32 28, i32 31" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8208 'partselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8209 [1/1] (0.70ns)   --->   "%icmp_ln64_808 = icmp_eq  i4 %tmp_684, i4 15" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8209 'icmp' 'icmp_ln64_808' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8210 [1/1] (0.70ns)   --->   "%icmp_ln64_809 = icmp_eq  i4 %tmp_684, i4 0" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8210 'icmp' 'icmp_ln64_809' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8211 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1317)   --->   "%select_ln64_776 = select i1 %and_ln64_1314, i1 %icmp_ln64_808, i1 %icmp_ln64_809" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8211 'select' 'select_ln64_776' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8212 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1318)   --->   "%tmp_1676 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64_387, i32 28" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8212 'bitselect' 'tmp_1676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8213 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1318)   --->   "%xor_ln64_959 = xor i1 %tmp_1676, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8213 'xor' 'xor_ln64_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8214 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1318)   --->   "%and_ln64_1315 = and i1 %icmp_ln64_807, i1 %xor_ln64_959" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8214 'and' 'and_ln64_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8215 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1318)   --->   "%select_ln64_777 = select i1 %and_ln64_1314, i1 %and_ln64_1315, i1 %icmp_ln64_808" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8215 'select' 'select_ln64_777' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8216 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_599)   --->   "%and_ln64_1316 = and i1 %and_ln64_1314, i1 %icmp_ln64_808" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8216 'and' 'and_ln64_1316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8217 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1317)   --->   "%xor_ln64_777 = xor i1 %select_ln64_776, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8217 'xor' 'xor_ln64_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8218 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1317)   --->   "%or_ln64_598 = or i1 %tmp_1675, i1 %xor_ln64_777" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8218 'or' 'or_ln64_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8219 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1317)   --->   "%xor_ln64_778 = xor i1 %tmp_1671, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8219 'xor' 'xor_ln64_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8220 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1317 = and i1 %or_ln64_598, i1 %xor_ln64_778" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8220 'and' 'and_ln64_1317' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln64_1318 = and i1 %tmp_1675, i1 %select_ln64_777" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8221 'and' 'and_ln64_1318' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8222 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_599)   --->   "%or_ln64_779 = or i1 %and_ln64_1316, i1 %and_ln64_1318" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8222 'or' 'or_ln64_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8223 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_599)   --->   "%xor_ln64_779 = xor i1 %or_ln64_779, i1 1" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8223 'xor' 'xor_ln64_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8224 [1/1] (0.00ns) (grouped into LUT with out node or_ln64_599)   --->   "%and_ln64_1319 = and i1 %tmp_1671, i1 %xor_ln64_779" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8224 'and' 'and_ln64_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8225 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln64_599 = or i1 %and_ln64_1317, i1 %and_ln64_1319" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8225 'or' 'or_ln64_599' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 8226 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67)   --->   "%select_ln64_24 = select i1 %and_ln64_41, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8226 'select' 'select_ln64_24' <Predicate = (or_ln64_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8227 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67)   --->   "%select_ln64_25 = select i1 %or_ln64_19, i16 %select_ln64_24, i16 %sum_13" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8227 'select' 'select_ln64_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8228 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67)   --->   "%shl_ln1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_25, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8228 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8229 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67)   --->   "%sext_ln67 = sext i27 %shl_ln1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8229 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8230 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67 = sub i28 0, i28 %sext_ln67" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8230 'sub' 'sub_ln67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8231 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i28 %sub_ln67" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8231 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8232 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8232 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8233 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8233 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8234 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8234 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8235 [1/1] (0.74ns)   --->   "%icmp_ln67 = icmp_ne  i12 %trunc_ln67, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8235 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8236 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%and_ln67 = and i1 %tmp_96, i1 %icmp_ln67" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8236 'and' 'and_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8237 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%zext_ln67 = zext i1 %and_ln67" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8237 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8238 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67 = add i16 %trunc_ln2, i16 %zext_ln67" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8238 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8239 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8239 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8240 [1/1] (0.12ns)   --->   "%xor_ln67 = xor i1 %tmp_93, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8240 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8241 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%or_ln67 = or i1 %tmp_99, i1 %xor_ln67" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8241 'or' 'or_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8242 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%xor_ln67_1 = xor i1 %tmp_93, i1 %or_ln67" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8242 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8243 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%xor_ln67_2 = xor i1 %xor_ln67_1, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8243 'xor' 'xor_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8244 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%or_ln67_1 = or i1 %tmp_99, i1 %xor_ln67_2" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8244 'or' 'or_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8245 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%and_ln67_1 = and i1 %or_ln67_1, i1 %xor_ln67" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8245 'and' 'and_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8246 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67 = select i1 %and_ln67_1, i16 32767, i16 %add_ln67" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8246 'select' 'select_ln67' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8247 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_1)   --->   "%select_ln64_50 = select i1 %and_ln64_85, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8247 'select' 'select_ln64_50' <Predicate = (or_ln64_39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8248 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_1)   --->   "%select_ln64_51 = select i1 %or_ln64_39, i16 %select_ln64_50, i16 %sum_425" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8248 'select' 'select_ln64_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8249 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_1)   --->   "%shl_ln67_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_51, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8249 'bitconcatenate' 'shl_ln67_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8250 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_1)   --->   "%sext_ln67_1 = sext i27 %shl_ln67_1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8250 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8251 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_1 = sub i28 0, i28 %sext_ln67_1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8251 'sub' 'sub_ln67_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8252 [1/1] (0.00ns)   --->   "%trunc_ln67_30 = trunc i28 %sub_ln67_1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8252 'trunc' 'trunc_ln67_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8253 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_1, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8253 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8254 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_1)   --->   "%trunc_ln67_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_1, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8254 'partselect' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8255 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_1)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_1, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8255 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8256 [1/1] (0.74ns)   --->   "%icmp_ln67_1 = icmp_ne  i12 %trunc_ln67_30, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8256 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8257 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_1)   --->   "%and_ln67_2 = and i1 %tmp_197, i1 %icmp_ln67_1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8257 'and' 'and_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8258 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_1)   --->   "%zext_ln67_1 = zext i1 %and_ln67_2" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8258 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8259 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_1 = add i16 %trunc_ln67_1, i16 %zext_ln67_1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8259 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8260 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_1, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8260 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8261 [1/1] (0.12ns)   --->   "%xor_ln67_3 = xor i1 %tmp_194, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8261 'xor' 'xor_ln67_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8262 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_1)   --->   "%or_ln67_2 = or i1 %tmp_200, i1 %xor_ln67_3" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8262 'or' 'or_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8263 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_1)   --->   "%xor_ln67_4 = xor i1 %tmp_194, i1 %or_ln67_2" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8263 'xor' 'xor_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8264 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_1)   --->   "%xor_ln67_5 = xor i1 %xor_ln67_4, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8264 'xor' 'xor_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8265 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_1)   --->   "%or_ln67_3 = or i1 %tmp_200, i1 %xor_ln67_5" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8265 'or' 'or_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8266 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_1)   --->   "%and_ln67_3 = and i1 %or_ln67_3, i1 %xor_ln67_3" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8266 'and' 'and_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8267 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_1 = select i1 %and_ln67_3, i16 32767, i16 %add_ln67_1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8267 'select' 'select_ln67_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8268 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_2)   --->   "%select_ln64_76 = select i1 %and_ln64_129, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8268 'select' 'select_ln64_76' <Predicate = (or_ln64_59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8269 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_2)   --->   "%select_ln64_77 = select i1 %or_ln64_59, i16 %select_ln64_76, i16 %sum_431" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8269 'select' 'select_ln64_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8270 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_2)   --->   "%shl_ln67_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_77, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8270 'bitconcatenate' 'shl_ln67_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8271 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_2)   --->   "%sext_ln67_2 = sext i27 %shl_ln67_2" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8271 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8272 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_2 = sub i28 0, i28 %sext_ln67_2" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8272 'sub' 'sub_ln67_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8273 [1/1] (0.00ns)   --->   "%trunc_ln67_31 = trunc i28 %sub_ln67_2" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8273 'trunc' 'trunc_ln67_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8274 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_2, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8274 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8275 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_2)   --->   "%trunc_ln67_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_2, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8275 'partselect' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8276 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_2)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_2, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8276 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8277 [1/1] (0.74ns)   --->   "%icmp_ln67_2 = icmp_ne  i12 %trunc_ln67_31, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8277 'icmp' 'icmp_ln67_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8278 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_2)   --->   "%and_ln67_4 = and i1 %tmp_296, i1 %icmp_ln67_2" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8278 'and' 'and_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8279 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_2)   --->   "%zext_ln67_2 = zext i1 %and_ln67_4" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8279 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8280 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_2 = add i16 %trunc_ln67_2, i16 %zext_ln67_2" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8280 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8281 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_2, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8281 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8282 [1/1] (0.12ns)   --->   "%xor_ln67_6 = xor i1 %tmp_295, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8282 'xor' 'xor_ln67_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8283 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%or_ln67_4 = or i1 %tmp_297, i1 %xor_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8283 'or' 'or_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8284 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%xor_ln67_7 = xor i1 %tmp_295, i1 %or_ln67_4" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8284 'xor' 'xor_ln67_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8285 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%xor_ln67_8 = xor i1 %xor_ln67_7, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8285 'xor' 'xor_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8286 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%or_ln67_5 = or i1 %tmp_297, i1 %xor_ln67_8" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8286 'or' 'or_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8287 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%and_ln67_5 = and i1 %or_ln67_5, i1 %xor_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8287 'and' 'and_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8288 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_2 = select i1 %and_ln67_5, i16 32767, i16 %add_ln67_2" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8288 'select' 'select_ln67_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8289 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_3)   --->   "%select_ln64_102 = select i1 %and_ln64_173, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8289 'select' 'select_ln64_102' <Predicate = (or_ln64_79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8290 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_3)   --->   "%select_ln64_103 = select i1 %or_ln64_79, i16 %select_ln64_102, i16 %sum_437" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8290 'select' 'select_ln64_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8291 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_3)   --->   "%shl_ln67_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_103, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8291 'bitconcatenate' 'shl_ln67_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8292 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_3)   --->   "%sext_ln67_3 = sext i27 %shl_ln67_3" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8292 'sext' 'sext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8293 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_3 = sub i28 0, i28 %sext_ln67_3" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8293 'sub' 'sub_ln67_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8294 [1/1] (0.00ns)   --->   "%trunc_ln67_32 = trunc i28 %sub_ln67_3" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8294 'trunc' 'trunc_ln67_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8295 [1/1] (0.00ns)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_3, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8295 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8296 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_3)   --->   "%trunc_ln67_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_3, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8296 'partselect' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8297 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_3)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_3, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8297 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8298 [1/1] (0.74ns)   --->   "%icmp_ln67_3 = icmp_ne  i12 %trunc_ln67_32, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8298 'icmp' 'icmp_ln67_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8299 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_3)   --->   "%and_ln67_6 = and i1 %tmp_392, i1 %icmp_ln67_3" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8299 'and' 'and_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8300 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_3)   --->   "%zext_ln67_3 = zext i1 %and_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8300 'zext' 'zext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8301 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_3 = add i16 %trunc_ln67_3, i16 %zext_ln67_3" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8301 'add' 'add_ln67_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8302 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_3, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8302 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8303 [1/1] (0.12ns)   --->   "%xor_ln67_9 = xor i1 %tmp_390, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8303 'xor' 'xor_ln67_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8304 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_3)   --->   "%or_ln67_6 = or i1 %tmp_395, i1 %xor_ln67_9" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8304 'or' 'or_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8305 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_3)   --->   "%xor_ln67_10 = xor i1 %tmp_390, i1 %or_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8305 'xor' 'xor_ln67_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8306 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_3)   --->   "%xor_ln67_11 = xor i1 %xor_ln67_10, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8306 'xor' 'xor_ln67_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8307 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_3)   --->   "%or_ln67_7 = or i1 %tmp_395, i1 %xor_ln67_11" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8307 'or' 'or_ln67_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8308 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_3)   --->   "%and_ln67_7 = and i1 %or_ln67_7, i1 %xor_ln67_9" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8308 'and' 'and_ln67_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8309 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_3 = select i1 %and_ln67_7, i16 32767, i16 %add_ln67_3" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8309 'select' 'select_ln67_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8310 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_4)   --->   "%select_ln64_128 = select i1 %and_ln64_217, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8310 'select' 'select_ln64_128' <Predicate = (or_ln64_99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8311 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_4)   --->   "%select_ln64_129 = select i1 %or_ln64_99, i16 %select_ln64_128, i16 %sum_443" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8311 'select' 'select_ln64_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8312 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_4)   --->   "%shl_ln67_4 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_129, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8312 'bitconcatenate' 'shl_ln67_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8313 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_4)   --->   "%sext_ln67_4 = sext i27 %shl_ln67_4" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8313 'sext' 'sext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8314 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_4 = sub i28 0, i28 %sext_ln67_4" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8314 'sub' 'sub_ln67_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8315 [1/1] (0.00ns)   --->   "%trunc_ln67_33 = trunc i28 %sub_ln67_4" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8315 'trunc' 'trunc_ln67_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8316 [1/1] (0.00ns)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_4, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8316 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8317 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_4)   --->   "%trunc_ln67_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_4, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8317 'partselect' 'trunc_ln67_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8318 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_4)   --->   "%tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_4, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8318 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8319 [1/1] (0.74ns)   --->   "%icmp_ln67_4 = icmp_ne  i12 %trunc_ln67_33, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8319 'icmp' 'icmp_ln67_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8320 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_4)   --->   "%and_ln67_8 = and i1 %tmp_493, i1 %icmp_ln67_4" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8320 'and' 'and_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8321 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_4)   --->   "%zext_ln67_4 = zext i1 %and_ln67_8" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8321 'zext' 'zext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8322 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_4 = add i16 %trunc_ln67_4, i16 %zext_ln67_4" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8322 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8323 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_4, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8323 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8324 [1/1] (0.12ns)   --->   "%xor_ln67_12 = xor i1 %tmp_490, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8324 'xor' 'xor_ln67_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8325 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_4)   --->   "%or_ln67_8 = or i1 %tmp_496, i1 %xor_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8325 'or' 'or_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8326 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_4)   --->   "%xor_ln67_13 = xor i1 %tmp_490, i1 %or_ln67_8" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8326 'xor' 'xor_ln67_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8327 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_4)   --->   "%xor_ln67_14 = xor i1 %xor_ln67_13, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8327 'xor' 'xor_ln67_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8328 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_4)   --->   "%or_ln67_9 = or i1 %tmp_496, i1 %xor_ln67_14" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8328 'or' 'or_ln67_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8329 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_4)   --->   "%and_ln67_9 = and i1 %or_ln67_9, i1 %xor_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8329 'and' 'and_ln67_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8330 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_4 = select i1 %and_ln67_9, i16 32767, i16 %add_ln67_4" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8330 'select' 'select_ln67_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8331 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_5)   --->   "%select_ln64_154 = select i1 %and_ln64_261, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8331 'select' 'select_ln64_154' <Predicate = (or_ln64_119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8332 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_5)   --->   "%select_ln64_155 = select i1 %or_ln64_119, i16 %select_ln64_154, i16 %sum_449" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8332 'select' 'select_ln64_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8333 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_5)   --->   "%shl_ln67_5 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_155, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8333 'bitconcatenate' 'shl_ln67_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8334 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_5)   --->   "%sext_ln67_5 = sext i27 %shl_ln67_5" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8334 'sext' 'sext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8335 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_5 = sub i28 0, i28 %sext_ln67_5" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8335 'sub' 'sub_ln67_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8336 [1/1] (0.00ns)   --->   "%trunc_ln67_34 = trunc i28 %sub_ln67_5" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8336 'trunc' 'trunc_ln67_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8337 [1/1] (0.00ns)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_5, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8337 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8338 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_5)   --->   "%trunc_ln67_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_5, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8338 'partselect' 'trunc_ln67_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8339 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_5)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_5, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8339 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8340 [1/1] (0.74ns)   --->   "%icmp_ln67_5 = icmp_ne  i12 %trunc_ln67_34, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8340 'icmp' 'icmp_ln67_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8341 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_5)   --->   "%and_ln67_10 = and i1 %tmp_594, i1 %icmp_ln67_5" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8341 'and' 'and_ln67_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8342 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_5)   --->   "%zext_ln67_5 = zext i1 %and_ln67_10" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8342 'zext' 'zext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8343 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_5 = add i16 %trunc_ln67_5, i16 %zext_ln67_5" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8343 'add' 'add_ln67_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8344 [1/1] (0.00ns)   --->   "%tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_5, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8344 'bitselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8345 [1/1] (0.12ns)   --->   "%xor_ln67_15 = xor i1 %tmp_591, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8345 'xor' 'xor_ln67_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8346 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_5)   --->   "%or_ln67_10 = or i1 %tmp_595, i1 %xor_ln67_15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8346 'or' 'or_ln67_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8347 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_5)   --->   "%xor_ln67_16 = xor i1 %tmp_591, i1 %or_ln67_10" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8347 'xor' 'xor_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8348 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_5)   --->   "%xor_ln67_17 = xor i1 %xor_ln67_16, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8348 'xor' 'xor_ln67_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8349 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_5)   --->   "%or_ln67_11 = or i1 %tmp_595, i1 %xor_ln67_17" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8349 'or' 'or_ln67_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8350 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_5)   --->   "%and_ln67_11 = and i1 %or_ln67_11, i1 %xor_ln67_15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8350 'and' 'and_ln67_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8351 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_5 = select i1 %and_ln67_11, i16 32767, i16 %add_ln67_5" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8351 'select' 'select_ln67_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8352 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_6)   --->   "%select_ln64_180 = select i1 %and_ln64_305, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8352 'select' 'select_ln64_180' <Predicate = (or_ln64_139)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8353 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_6)   --->   "%select_ln64_181 = select i1 %or_ln64_139, i16 %select_ln64_180, i16 %sum_455" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8353 'select' 'select_ln64_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8354 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_6)   --->   "%shl_ln67_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_181, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8354 'bitconcatenate' 'shl_ln67_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8355 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_6)   --->   "%sext_ln67_6 = sext i27 %shl_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8355 'sext' 'sext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8356 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_6 = sub i28 0, i28 %sext_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8356 'sub' 'sub_ln67_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8357 [1/1] (0.00ns)   --->   "%trunc_ln67_35 = trunc i28 %sub_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8357 'trunc' 'trunc_ln67_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8358 [1/1] (0.00ns)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_6, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8358 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8359 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_6)   --->   "%trunc_ln67_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_6, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8359 'partselect' 'trunc_ln67_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8360 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_6)   --->   "%tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_6, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8360 'bitselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8361 [1/1] (0.74ns)   --->   "%icmp_ln67_6 = icmp_ne  i12 %trunc_ln67_35, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8361 'icmp' 'icmp_ln67_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8362 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_6)   --->   "%and_ln67_12 = and i1 %tmp_689, i1 %icmp_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8362 'and' 'and_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8363 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_6)   --->   "%zext_ln67_6 = zext i1 %and_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8363 'zext' 'zext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8364 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_6 = add i16 %trunc_ln67_6, i16 %zext_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8364 'add' 'add_ln67_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8365 [1/1] (0.00ns)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_6, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8365 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8366 [1/1] (0.12ns)   --->   "%xor_ln67_18 = xor i1 %tmp_688, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8366 'xor' 'xor_ln67_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8367 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_6)   --->   "%or_ln67_12 = or i1 %tmp_690, i1 %xor_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8367 'or' 'or_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8368 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_6)   --->   "%xor_ln67_19 = xor i1 %tmp_688, i1 %or_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8368 'xor' 'xor_ln67_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8369 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_6)   --->   "%xor_ln67_20 = xor i1 %xor_ln67_19, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8369 'xor' 'xor_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8370 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_6)   --->   "%or_ln67_13 = or i1 %tmp_690, i1 %xor_ln67_20" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8370 'or' 'or_ln67_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8371 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_6)   --->   "%and_ln67_13 = and i1 %or_ln67_13, i1 %xor_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8371 'and' 'and_ln67_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8372 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_6 = select i1 %and_ln67_13, i16 32767, i16 %add_ln67_6" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8372 'select' 'select_ln67_6' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8373 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_7)   --->   "%select_ln64_206 = select i1 %and_ln64_349, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8373 'select' 'select_ln64_206' <Predicate = (or_ln64_159)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8374 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_7)   --->   "%select_ln64_207 = select i1 %or_ln64_159, i16 %select_ln64_206, i16 %sum_461" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8374 'select' 'select_ln64_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8375 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_7)   --->   "%shl_ln67_7 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_207, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8375 'bitconcatenate' 'shl_ln67_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8376 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_7)   --->   "%sext_ln67_7 = sext i27 %shl_ln67_7" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8376 'sext' 'sext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8377 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_7 = sub i28 0, i28 %sext_ln67_7" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8377 'sub' 'sub_ln67_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8378 [1/1] (0.00ns)   --->   "%trunc_ln67_36 = trunc i28 %sub_ln67_7" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8378 'trunc' 'trunc_ln67_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8379 [1/1] (0.00ns)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_7, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8379 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8380 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_7)   --->   "%trunc_ln67_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_7, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8380 'partselect' 'trunc_ln67_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8381 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_7)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_7, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8381 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8382 [1/1] (0.74ns)   --->   "%icmp_ln67_7 = icmp_ne  i12 %trunc_ln67_36, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8382 'icmp' 'icmp_ln67_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8383 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_7)   --->   "%and_ln67_14 = and i1 %tmp_732, i1 %icmp_ln67_7" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8383 'and' 'and_ln67_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8384 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_7)   --->   "%zext_ln67_7 = zext i1 %and_ln67_14" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8384 'zext' 'zext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8385 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_7 = add i16 %trunc_ln67_7, i16 %zext_ln67_7" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8385 'add' 'add_ln67_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8386 [1/1] (0.00ns)   --->   "%tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_7, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8386 'bitselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8387 [1/1] (0.12ns)   --->   "%xor_ln67_21 = xor i1 %tmp_731, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8387 'xor' 'xor_ln67_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8388 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_7)   --->   "%or_ln67_14 = or i1 %tmp_733, i1 %xor_ln67_21" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8388 'or' 'or_ln67_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8389 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_7)   --->   "%xor_ln67_22 = xor i1 %tmp_731, i1 %or_ln67_14" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8389 'xor' 'xor_ln67_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8390 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_7)   --->   "%xor_ln67_23 = xor i1 %xor_ln67_22, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8390 'xor' 'xor_ln67_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8391 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_7)   --->   "%or_ln67_15 = or i1 %tmp_733, i1 %xor_ln67_23" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8391 'or' 'or_ln67_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8392 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_7)   --->   "%and_ln67_15 = and i1 %or_ln67_15, i1 %xor_ln67_21" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8392 'and' 'and_ln67_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8393 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_7 = select i1 %and_ln67_15, i16 32767, i16 %add_ln67_7" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8393 'select' 'select_ln67_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8394 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_8)   --->   "%select_ln64_232 = select i1 %and_ln64_393, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8394 'select' 'select_ln64_232' <Predicate = (or_ln64_179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8395 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_8)   --->   "%select_ln64_233 = select i1 %or_ln64_179, i16 %select_ln64_232, i16 %sum_467" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8395 'select' 'select_ln64_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8396 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_8)   --->   "%shl_ln67_8 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_233, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8396 'bitconcatenate' 'shl_ln67_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8397 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_8)   --->   "%sext_ln67_8 = sext i27 %shl_ln67_8" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8397 'sext' 'sext_ln67_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8398 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_8 = sub i28 0, i28 %sext_ln67_8" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8398 'sub' 'sub_ln67_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8399 [1/1] (0.00ns)   --->   "%trunc_ln67_37 = trunc i28 %sub_ln67_8" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8399 'trunc' 'trunc_ln67_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8400 [1/1] (0.00ns)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_8, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8400 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8401 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_8)   --->   "%trunc_ln67_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_8, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8401 'partselect' 'trunc_ln67_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8402 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_8)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_8, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8402 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8403 [1/1] (0.74ns)   --->   "%icmp_ln67_8 = icmp_ne  i12 %trunc_ln67_37, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8403 'icmp' 'icmp_ln67_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8404 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_8)   --->   "%and_ln67_16 = and i1 %tmp_775, i1 %icmp_ln67_8" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8404 'and' 'and_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8405 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_8)   --->   "%zext_ln67_8 = zext i1 %and_ln67_16" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8405 'zext' 'zext_ln67_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8406 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_8 = add i16 %trunc_ln67_8, i16 %zext_ln67_8" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8406 'add' 'add_ln67_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8407 [1/1] (0.00ns)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_8, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8407 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8408 [1/1] (0.12ns)   --->   "%xor_ln67_24 = xor i1 %tmp_774, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8408 'xor' 'xor_ln67_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8409 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_8)   --->   "%or_ln67_16 = or i1 %tmp_776, i1 %xor_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8409 'or' 'or_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8410 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_8)   --->   "%xor_ln67_25 = xor i1 %tmp_774, i1 %or_ln67_16" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8410 'xor' 'xor_ln67_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8411 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_8)   --->   "%xor_ln67_26 = xor i1 %xor_ln67_25, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8411 'xor' 'xor_ln67_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8412 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_8)   --->   "%or_ln67_17 = or i1 %tmp_776, i1 %xor_ln67_26" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8412 'or' 'or_ln67_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8413 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_8)   --->   "%and_ln67_17 = and i1 %or_ln67_17, i1 %xor_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8413 'and' 'and_ln67_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8414 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_8 = select i1 %and_ln67_17, i16 32767, i16 %add_ln67_8" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8414 'select' 'select_ln67_8' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8415 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_9)   --->   "%select_ln64_258 = select i1 %and_ln64_437, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8415 'select' 'select_ln64_258' <Predicate = (or_ln64_199)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8416 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_9)   --->   "%select_ln64_259 = select i1 %or_ln64_199, i16 %select_ln64_258, i16 %sum_473" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8416 'select' 'select_ln64_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8417 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_9)   --->   "%shl_ln67_9 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_259, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8417 'bitconcatenate' 'shl_ln67_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8418 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_9)   --->   "%sext_ln67_9 = sext i27 %shl_ln67_9" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8418 'sext' 'sext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8419 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_9 = sub i28 0, i28 %sext_ln67_9" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8419 'sub' 'sub_ln67_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8420 [1/1] (0.00ns)   --->   "%trunc_ln67_38 = trunc i28 %sub_ln67_9" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8420 'trunc' 'trunc_ln67_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8421 [1/1] (0.00ns)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_9, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8421 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8422 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_9)   --->   "%trunc_ln67_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_9, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8422 'partselect' 'trunc_ln67_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8423 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_9)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_9, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8423 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8424 [1/1] (0.74ns)   --->   "%icmp_ln67_9 = icmp_ne  i12 %trunc_ln67_38, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8424 'icmp' 'icmp_ln67_9' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8425 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_9)   --->   "%and_ln67_18 = and i1 %tmp_818, i1 %icmp_ln67_9" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8425 'and' 'and_ln67_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8426 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_9)   --->   "%zext_ln67_9 = zext i1 %and_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8426 'zext' 'zext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8427 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_9 = add i16 %trunc_ln67_9, i16 %zext_ln67_9" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8427 'add' 'add_ln67_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8428 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_9, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8428 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8429 [1/1] (0.12ns)   --->   "%xor_ln67_27 = xor i1 %tmp_817, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8429 'xor' 'xor_ln67_27' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8430 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_9)   --->   "%or_ln67_18 = or i1 %tmp_819, i1 %xor_ln67_27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8430 'or' 'or_ln67_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8431 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_9)   --->   "%xor_ln67_28 = xor i1 %tmp_817, i1 %or_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8431 'xor' 'xor_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8432 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_9)   --->   "%xor_ln67_29 = xor i1 %xor_ln67_28, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8432 'xor' 'xor_ln67_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8433 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_9)   --->   "%or_ln67_19 = or i1 %tmp_819, i1 %xor_ln67_29" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8433 'or' 'or_ln67_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8434 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_9)   --->   "%and_ln67_19 = and i1 %or_ln67_19, i1 %xor_ln67_27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8434 'and' 'and_ln67_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8435 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_9 = select i1 %and_ln67_19, i16 32767, i16 %add_ln67_9" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8435 'select' 'select_ln67_9' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8436 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_10)   --->   "%select_ln64_284 = select i1 %and_ln64_481, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8436 'select' 'select_ln64_284' <Predicate = (or_ln64_219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8437 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_10)   --->   "%select_ln64_285 = select i1 %or_ln64_219, i16 %select_ln64_284, i16 %sum_479" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8437 'select' 'select_ln64_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8438 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_10)   --->   "%shl_ln67_s = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_285, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8438 'bitconcatenate' 'shl_ln67_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8439 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_10)   --->   "%sext_ln67_10 = sext i27 %shl_ln67_s" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8439 'sext' 'sext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8440 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_10 = sub i28 0, i28 %sext_ln67_10" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8440 'sub' 'sub_ln67_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8441 [1/1] (0.00ns)   --->   "%trunc_ln67_39 = trunc i28 %sub_ln67_10" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8441 'trunc' 'trunc_ln67_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8442 [1/1] (0.00ns)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_10, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8442 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8443 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_10)   --->   "%trunc_ln67_s = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_10, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8443 'partselect' 'trunc_ln67_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8444 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_10)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_10, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8444 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8445 [1/1] (0.74ns)   --->   "%icmp_ln67_10 = icmp_ne  i12 %trunc_ln67_39, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8445 'icmp' 'icmp_ln67_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8446 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_10)   --->   "%and_ln67_20 = and i1 %tmp_861, i1 %icmp_ln67_10" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8446 'and' 'and_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8447 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_10)   --->   "%zext_ln67_10 = zext i1 %and_ln67_20" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8447 'zext' 'zext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8448 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_10 = add i16 %trunc_ln67_s, i16 %zext_ln67_10" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8448 'add' 'add_ln67_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8449 [1/1] (0.00ns)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_10, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8449 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8450 [1/1] (0.12ns)   --->   "%xor_ln67_30 = xor i1 %tmp_860, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8450 'xor' 'xor_ln67_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8451 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_10)   --->   "%or_ln67_20 = or i1 %tmp_862, i1 %xor_ln67_30" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8451 'or' 'or_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8452 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_10)   --->   "%xor_ln67_31 = xor i1 %tmp_860, i1 %or_ln67_20" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8452 'xor' 'xor_ln67_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8453 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_10)   --->   "%xor_ln67_32 = xor i1 %xor_ln67_31, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8453 'xor' 'xor_ln67_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8454 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_10)   --->   "%or_ln67_21 = or i1 %tmp_862, i1 %xor_ln67_32" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8454 'or' 'or_ln67_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8455 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_10)   --->   "%and_ln67_21 = and i1 %or_ln67_21, i1 %xor_ln67_30" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8455 'and' 'and_ln67_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8456 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_10 = select i1 %and_ln67_21, i16 32767, i16 %add_ln67_10" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8456 'select' 'select_ln67_10' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8457 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_11)   --->   "%select_ln64_310 = select i1 %and_ln64_525, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8457 'select' 'select_ln64_310' <Predicate = (or_ln64_239)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8458 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_11)   --->   "%select_ln64_311 = select i1 %or_ln64_239, i16 %select_ln64_310, i16 %sum_485" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8458 'select' 'select_ln64_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8459 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_11)   --->   "%shl_ln67_10 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_311, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8459 'bitconcatenate' 'shl_ln67_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8460 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_11)   --->   "%sext_ln67_11 = sext i27 %shl_ln67_10" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8460 'sext' 'sext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8461 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_11 = sub i28 0, i28 %sext_ln67_11" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8461 'sub' 'sub_ln67_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8462 [1/1] (0.00ns)   --->   "%trunc_ln67_40 = trunc i28 %sub_ln67_11" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8462 'trunc' 'trunc_ln67_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8463 [1/1] (0.00ns)   --->   "%tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_11, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8463 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8464 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_11)   --->   "%trunc_ln67_10 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_11, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8464 'partselect' 'trunc_ln67_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8465 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_11)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_11, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8465 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8466 [1/1] (0.74ns)   --->   "%icmp_ln67_11 = icmp_ne  i12 %trunc_ln67_40, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8466 'icmp' 'icmp_ln67_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8467 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_11)   --->   "%and_ln67_22 = and i1 %tmp_904, i1 %icmp_ln67_11" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8467 'and' 'and_ln67_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8468 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_11)   --->   "%zext_ln67_11 = zext i1 %and_ln67_22" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8468 'zext' 'zext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8469 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_11 = add i16 %trunc_ln67_10, i16 %zext_ln67_11" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8469 'add' 'add_ln67_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8470 [1/1] (0.00ns)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_11, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8470 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8471 [1/1] (0.12ns)   --->   "%xor_ln67_33 = xor i1 %tmp_903, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8471 'xor' 'xor_ln67_33' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8472 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_11)   --->   "%or_ln67_22 = or i1 %tmp_905, i1 %xor_ln67_33" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8472 'or' 'or_ln67_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8473 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_11)   --->   "%xor_ln67_34 = xor i1 %tmp_903, i1 %or_ln67_22" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8473 'xor' 'xor_ln67_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8474 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_11)   --->   "%xor_ln67_35 = xor i1 %xor_ln67_34, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8474 'xor' 'xor_ln67_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8475 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_11)   --->   "%or_ln67_23 = or i1 %tmp_905, i1 %xor_ln67_35" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8475 'or' 'or_ln67_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8476 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_11)   --->   "%and_ln67_23 = and i1 %or_ln67_23, i1 %xor_ln67_33" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8476 'and' 'and_ln67_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8477 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_11 = select i1 %and_ln67_23, i16 32767, i16 %add_ln67_11" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8477 'select' 'select_ln67_11' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8478 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_12)   --->   "%select_ln64_336 = select i1 %and_ln64_569, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8478 'select' 'select_ln64_336' <Predicate = (or_ln64_259)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8479 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_12)   --->   "%select_ln64_337 = select i1 %or_ln64_259, i16 %select_ln64_336, i16 %sum_491" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8479 'select' 'select_ln64_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8480 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_12)   --->   "%shl_ln67_11 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_337, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8480 'bitconcatenate' 'shl_ln67_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8481 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_12)   --->   "%sext_ln67_12 = sext i27 %shl_ln67_11" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8481 'sext' 'sext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8482 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_12 = sub i28 0, i28 %sext_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8482 'sub' 'sub_ln67_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8483 [1/1] (0.00ns)   --->   "%trunc_ln67_41 = trunc i28 %sub_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8483 'trunc' 'trunc_ln67_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8484 [1/1] (0.00ns)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8484 'bitselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8485 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_12)   --->   "%trunc_ln67_11 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_12, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8485 'partselect' 'trunc_ln67_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8486 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_12)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_12, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8486 'bitselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8487 [1/1] (0.74ns)   --->   "%icmp_ln67_12 = icmp_ne  i12 %trunc_ln67_41, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8487 'icmp' 'icmp_ln67_12' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8488 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_12)   --->   "%and_ln67_24 = and i1 %tmp_947, i1 %icmp_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8488 'and' 'and_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8489 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_12)   --->   "%zext_ln67_12 = zext i1 %and_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8489 'zext' 'zext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8490 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_12 = add i16 %trunc_ln67_11, i16 %zext_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8490 'add' 'add_ln67_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8491 [1/1] (0.00ns)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_12, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8491 'bitselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8492 [1/1] (0.12ns)   --->   "%xor_ln67_36 = xor i1 %tmp_946, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8492 'xor' 'xor_ln67_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8493 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_12)   --->   "%or_ln67_24 = or i1 %tmp_948, i1 %xor_ln67_36" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8493 'or' 'or_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8494 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_12)   --->   "%xor_ln67_37 = xor i1 %tmp_946, i1 %or_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8494 'xor' 'xor_ln67_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8495 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_12)   --->   "%xor_ln67_38 = xor i1 %xor_ln67_37, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8495 'xor' 'xor_ln67_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8496 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_12)   --->   "%or_ln67_25 = or i1 %tmp_948, i1 %xor_ln67_38" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8496 'or' 'or_ln67_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8497 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_12)   --->   "%and_ln67_25 = and i1 %or_ln67_25, i1 %xor_ln67_36" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8497 'and' 'and_ln67_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8498 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_12 = select i1 %and_ln67_25, i16 32767, i16 %add_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8498 'select' 'select_ln67_12' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8499 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_13)   --->   "%select_ln64_362 = select i1 %and_ln64_613, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8499 'select' 'select_ln64_362' <Predicate = (or_ln64_279)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8500 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_13)   --->   "%select_ln64_363 = select i1 %or_ln64_279, i16 %select_ln64_362, i16 %sum_497" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8500 'select' 'select_ln64_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8501 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_13)   --->   "%shl_ln67_12 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_363, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8501 'bitconcatenate' 'shl_ln67_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8502 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_13)   --->   "%sext_ln67_13 = sext i27 %shl_ln67_12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8502 'sext' 'sext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8503 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_13 = sub i28 0, i28 %sext_ln67_13" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8503 'sub' 'sub_ln67_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8504 [1/1] (0.00ns)   --->   "%trunc_ln67_42 = trunc i28 %sub_ln67_13" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8504 'trunc' 'trunc_ln67_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8505 [1/1] (0.00ns)   --->   "%tmp_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_13, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8505 'bitselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8506 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_13)   --->   "%trunc_ln67_12 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_13, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8506 'partselect' 'trunc_ln67_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8507 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_13)   --->   "%tmp_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_13, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8507 'bitselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8508 [1/1] (0.74ns)   --->   "%icmp_ln67_13 = icmp_ne  i12 %trunc_ln67_42, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8508 'icmp' 'icmp_ln67_13' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8509 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_13)   --->   "%and_ln67_26 = and i1 %tmp_990, i1 %icmp_ln67_13" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8509 'and' 'and_ln67_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8510 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_13)   --->   "%zext_ln67_13 = zext i1 %and_ln67_26" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8510 'zext' 'zext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8511 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_13 = add i16 %trunc_ln67_12, i16 %zext_ln67_13" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8511 'add' 'add_ln67_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8512 [1/1] (0.00ns)   --->   "%tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_13, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8512 'bitselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8513 [1/1] (0.12ns)   --->   "%xor_ln67_39 = xor i1 %tmp_989, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8513 'xor' 'xor_ln67_39' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8514 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_13)   --->   "%or_ln67_26 = or i1 %tmp_991, i1 %xor_ln67_39" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8514 'or' 'or_ln67_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8515 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_13)   --->   "%xor_ln67_40 = xor i1 %tmp_989, i1 %or_ln67_26" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8515 'xor' 'xor_ln67_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8516 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_13)   --->   "%xor_ln67_41 = xor i1 %xor_ln67_40, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8516 'xor' 'xor_ln67_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8517 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_13)   --->   "%or_ln67_27 = or i1 %tmp_991, i1 %xor_ln67_41" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8517 'or' 'or_ln67_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8518 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_13)   --->   "%and_ln67_27 = and i1 %or_ln67_27, i1 %xor_ln67_39" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8518 'and' 'and_ln67_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8519 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_13 = select i1 %and_ln67_27, i16 32767, i16 %add_ln67_13" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8519 'select' 'select_ln67_13' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8520 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_14)   --->   "%select_ln64_388 = select i1 %and_ln64_657, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8520 'select' 'select_ln64_388' <Predicate = (or_ln64_299)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8521 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_14)   --->   "%select_ln64_389 = select i1 %or_ln64_299, i16 %select_ln64_388, i16 %sum_503" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8521 'select' 'select_ln64_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8522 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_14)   --->   "%shl_ln67_13 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_389, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8522 'bitconcatenate' 'shl_ln67_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8523 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_14)   --->   "%sext_ln67_14 = sext i27 %shl_ln67_13" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8523 'sext' 'sext_ln67_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8524 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_14 = sub i28 0, i28 %sext_ln67_14" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8524 'sub' 'sub_ln67_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8525 [1/1] (0.00ns)   --->   "%trunc_ln67_43 = trunc i28 %sub_ln67_14" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8525 'trunc' 'trunc_ln67_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8526 [1/1] (0.00ns)   --->   "%tmp_1032 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_14, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8526 'bitselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8527 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_14)   --->   "%trunc_ln67_13 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_14, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8527 'partselect' 'trunc_ln67_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8528 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_14)   --->   "%tmp_1033 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_14, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8528 'bitselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8529 [1/1] (0.74ns)   --->   "%icmp_ln67_14 = icmp_ne  i12 %trunc_ln67_43, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8529 'icmp' 'icmp_ln67_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8530 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_14)   --->   "%and_ln67_28 = and i1 %tmp_1033, i1 %icmp_ln67_14" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8530 'and' 'and_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8531 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_14)   --->   "%zext_ln67_14 = zext i1 %and_ln67_28" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8531 'zext' 'zext_ln67_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8532 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_14 = add i16 %trunc_ln67_13, i16 %zext_ln67_14" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8532 'add' 'add_ln67_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8533 [1/1] (0.00ns)   --->   "%tmp_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_14, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8533 'bitselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8534 [1/1] (0.12ns)   --->   "%xor_ln67_42 = xor i1 %tmp_1032, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8534 'xor' 'xor_ln67_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8535 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_14)   --->   "%or_ln67_28 = or i1 %tmp_1034, i1 %xor_ln67_42" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8535 'or' 'or_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8536 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_14)   --->   "%xor_ln67_43 = xor i1 %tmp_1032, i1 %or_ln67_28" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8536 'xor' 'xor_ln67_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8537 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_14)   --->   "%xor_ln67_44 = xor i1 %xor_ln67_43, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8537 'xor' 'xor_ln67_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8538 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_14)   --->   "%or_ln67_29 = or i1 %tmp_1034, i1 %xor_ln67_44" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8538 'or' 'or_ln67_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8539 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_14)   --->   "%and_ln67_29 = and i1 %or_ln67_29, i1 %xor_ln67_42" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8539 'and' 'and_ln67_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8540 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_14 = select i1 %and_ln67_29, i16 32767, i16 %add_ln67_14" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8540 'select' 'select_ln67_14' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8541 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_15)   --->   "%select_ln64_414 = select i1 %and_ln64_701, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8541 'select' 'select_ln64_414' <Predicate = (or_ln64_319)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8542 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_15)   --->   "%select_ln64_415 = select i1 %or_ln64_319, i16 %select_ln64_414, i16 %sum_509" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8542 'select' 'select_ln64_415' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8543 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_15)   --->   "%shl_ln67_14 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_415, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8543 'bitconcatenate' 'shl_ln67_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8544 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_15)   --->   "%sext_ln67_15 = sext i27 %shl_ln67_14" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8544 'sext' 'sext_ln67_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8545 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_15 = sub i28 0, i28 %sext_ln67_15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8545 'sub' 'sub_ln67_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8546 [1/1] (0.00ns)   --->   "%trunc_ln67_44 = trunc i28 %sub_ln67_15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8546 'trunc' 'trunc_ln67_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8547 [1/1] (0.00ns)   --->   "%tmp_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_15, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8547 'bitselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8548 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_15)   --->   "%trunc_ln67_14 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_15, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8548 'partselect' 'trunc_ln67_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8549 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_15)   --->   "%tmp_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_15, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8549 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8550 [1/1] (0.74ns)   --->   "%icmp_ln67_15 = icmp_ne  i12 %trunc_ln67_44, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8550 'icmp' 'icmp_ln67_15' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8551 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_15)   --->   "%and_ln67_30 = and i1 %tmp_1076, i1 %icmp_ln67_15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8551 'and' 'and_ln67_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8552 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_15)   --->   "%zext_ln67_15 = zext i1 %and_ln67_30" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8552 'zext' 'zext_ln67_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8553 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_15 = add i16 %trunc_ln67_14, i16 %zext_ln67_15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8553 'add' 'add_ln67_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8554 [1/1] (0.00ns)   --->   "%tmp_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_15, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8554 'bitselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8555 [1/1] (0.12ns)   --->   "%xor_ln67_45 = xor i1 %tmp_1075, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8555 'xor' 'xor_ln67_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8556 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_15)   --->   "%or_ln67_30 = or i1 %tmp_1077, i1 %xor_ln67_45" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8556 'or' 'or_ln67_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8557 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_15)   --->   "%xor_ln67_46 = xor i1 %tmp_1075, i1 %or_ln67_30" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8557 'xor' 'xor_ln67_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8558 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_15)   --->   "%xor_ln67_47 = xor i1 %xor_ln67_46, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8558 'xor' 'xor_ln67_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8559 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_15)   --->   "%or_ln67_31 = or i1 %tmp_1077, i1 %xor_ln67_47" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8559 'or' 'or_ln67_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8560 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_15)   --->   "%and_ln67_31 = and i1 %or_ln67_31, i1 %xor_ln67_45" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8560 'and' 'and_ln67_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8561 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_15 = select i1 %and_ln67_31, i16 32767, i16 %add_ln67_15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8561 'select' 'select_ln67_15' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8562 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_16)   --->   "%select_ln64_440 = select i1 %and_ln64_745, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8562 'select' 'select_ln64_440' <Predicate = (or_ln64_339)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8563 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_16)   --->   "%select_ln64_441 = select i1 %or_ln64_339, i16 %select_ln64_440, i16 %sum_515" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8563 'select' 'select_ln64_441' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8564 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_16)   --->   "%shl_ln67_15 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_441, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8564 'bitconcatenate' 'shl_ln67_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8565 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_16)   --->   "%sext_ln67_16 = sext i27 %shl_ln67_15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8565 'sext' 'sext_ln67_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8566 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_16 = sub i28 0, i28 %sext_ln67_16" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8566 'sub' 'sub_ln67_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8567 [1/1] (0.00ns)   --->   "%trunc_ln67_45 = trunc i28 %sub_ln67_16" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8567 'trunc' 'trunc_ln67_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8568 [1/1] (0.00ns)   --->   "%tmp_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_16, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8568 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8569 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_16)   --->   "%trunc_ln67_15 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_16, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8569 'partselect' 'trunc_ln67_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8570 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_16)   --->   "%tmp_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_16, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8570 'bitselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8571 [1/1] (0.74ns)   --->   "%icmp_ln67_16 = icmp_ne  i12 %trunc_ln67_45, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8571 'icmp' 'icmp_ln67_16' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8572 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_16)   --->   "%and_ln67_32 = and i1 %tmp_1119, i1 %icmp_ln67_16" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8572 'and' 'and_ln67_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8573 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_16)   --->   "%zext_ln67_16 = zext i1 %and_ln67_32" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8573 'zext' 'zext_ln67_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8574 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_16 = add i16 %trunc_ln67_15, i16 %zext_ln67_16" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8574 'add' 'add_ln67_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8575 [1/1] (0.00ns)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_16, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8575 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8576 [1/1] (0.12ns)   --->   "%xor_ln67_48 = xor i1 %tmp_1118, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8576 'xor' 'xor_ln67_48' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8577 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_16)   --->   "%or_ln67_32 = or i1 %tmp_1120, i1 %xor_ln67_48" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8577 'or' 'or_ln67_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8578 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_16)   --->   "%xor_ln67_49 = xor i1 %tmp_1118, i1 %or_ln67_32" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8578 'xor' 'xor_ln67_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8579 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_16)   --->   "%xor_ln67_50 = xor i1 %xor_ln67_49, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8579 'xor' 'xor_ln67_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8580 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_16)   --->   "%or_ln67_33 = or i1 %tmp_1120, i1 %xor_ln67_50" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8580 'or' 'or_ln67_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8581 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_16)   --->   "%and_ln67_33 = and i1 %or_ln67_33, i1 %xor_ln67_48" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8581 'and' 'and_ln67_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8582 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_16 = select i1 %and_ln67_33, i16 32767, i16 %add_ln67_16" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8582 'select' 'select_ln67_16' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8583 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_17)   --->   "%select_ln64_466 = select i1 %and_ln64_789, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8583 'select' 'select_ln64_466' <Predicate = (or_ln64_359)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8584 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_17)   --->   "%select_ln64_467 = select i1 %or_ln64_359, i16 %select_ln64_466, i16 %sum_521" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8584 'select' 'select_ln64_467' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8585 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_17)   --->   "%shl_ln67_16 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_467, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8585 'bitconcatenate' 'shl_ln67_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8586 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_17)   --->   "%sext_ln67_17 = sext i27 %shl_ln67_16" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8586 'sext' 'sext_ln67_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8587 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_17 = sub i28 0, i28 %sext_ln67_17" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8587 'sub' 'sub_ln67_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8588 [1/1] (0.00ns)   --->   "%trunc_ln67_46 = trunc i28 %sub_ln67_17" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8588 'trunc' 'trunc_ln67_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8589 [1/1] (0.00ns)   --->   "%tmp_1161 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_17, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8589 'bitselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8590 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_17)   --->   "%trunc_ln67_16 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_17, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8590 'partselect' 'trunc_ln67_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8591 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_17)   --->   "%tmp_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_17, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8591 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8592 [1/1] (0.74ns)   --->   "%icmp_ln67_17 = icmp_ne  i12 %trunc_ln67_46, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8592 'icmp' 'icmp_ln67_17' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8593 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_17)   --->   "%and_ln67_34 = and i1 %tmp_1162, i1 %icmp_ln67_17" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8593 'and' 'and_ln67_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8594 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_17)   --->   "%zext_ln67_17 = zext i1 %and_ln67_34" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8594 'zext' 'zext_ln67_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8595 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_17 = add i16 %trunc_ln67_16, i16 %zext_ln67_17" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8595 'add' 'add_ln67_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8596 [1/1] (0.00ns)   --->   "%tmp_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_17, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8596 'bitselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8597 [1/1] (0.12ns)   --->   "%xor_ln67_51 = xor i1 %tmp_1161, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8597 'xor' 'xor_ln67_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8598 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_17)   --->   "%or_ln67_34 = or i1 %tmp_1163, i1 %xor_ln67_51" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8598 'or' 'or_ln67_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8599 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_17)   --->   "%xor_ln67_52 = xor i1 %tmp_1161, i1 %or_ln67_34" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8599 'xor' 'xor_ln67_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8600 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_17)   --->   "%xor_ln67_53 = xor i1 %xor_ln67_52, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8600 'xor' 'xor_ln67_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8601 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_17)   --->   "%or_ln67_35 = or i1 %tmp_1163, i1 %xor_ln67_53" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8601 'or' 'or_ln67_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8602 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_17)   --->   "%and_ln67_35 = and i1 %or_ln67_35, i1 %xor_ln67_51" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8602 'and' 'and_ln67_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8603 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_17 = select i1 %and_ln67_35, i16 32767, i16 %add_ln67_17" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8603 'select' 'select_ln67_17' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8604 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_18)   --->   "%select_ln64_492 = select i1 %and_ln64_833, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8604 'select' 'select_ln64_492' <Predicate = (or_ln64_379)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8605 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_18)   --->   "%select_ln64_493 = select i1 %or_ln64_379, i16 %select_ln64_492, i16 %sum_527" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8605 'select' 'select_ln64_493' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8606 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_18)   --->   "%shl_ln67_17 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_493, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8606 'bitconcatenate' 'shl_ln67_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8607 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_18)   --->   "%sext_ln67_18 = sext i27 %shl_ln67_17" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8607 'sext' 'sext_ln67_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8608 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_18 = sub i28 0, i28 %sext_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8608 'sub' 'sub_ln67_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8609 [1/1] (0.00ns)   --->   "%trunc_ln67_47 = trunc i28 %sub_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8609 'trunc' 'trunc_ln67_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8610 [1/1] (0.00ns)   --->   "%tmp_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_18, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8610 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8611 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_18)   --->   "%trunc_ln67_17 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_18, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8611 'partselect' 'trunc_ln67_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8612 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_18)   --->   "%tmp_1205 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_18, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8612 'bitselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8613 [1/1] (0.74ns)   --->   "%icmp_ln67_18 = icmp_ne  i12 %trunc_ln67_47, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8613 'icmp' 'icmp_ln67_18' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8614 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_18)   --->   "%and_ln67_36 = and i1 %tmp_1205, i1 %icmp_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8614 'and' 'and_ln67_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8615 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_18)   --->   "%zext_ln67_18 = zext i1 %and_ln67_36" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8615 'zext' 'zext_ln67_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8616 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_18 = add i16 %trunc_ln67_17, i16 %zext_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8616 'add' 'add_ln67_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8617 [1/1] (0.00ns)   --->   "%tmp_1206 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_18, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8617 'bitselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8618 [1/1] (0.12ns)   --->   "%xor_ln67_54 = xor i1 %tmp_1204, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8618 'xor' 'xor_ln67_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8619 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_18)   --->   "%or_ln67_36 = or i1 %tmp_1206, i1 %xor_ln67_54" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8619 'or' 'or_ln67_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8620 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_18)   --->   "%xor_ln67_55 = xor i1 %tmp_1204, i1 %or_ln67_36" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8620 'xor' 'xor_ln67_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8621 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_18)   --->   "%xor_ln67_56 = xor i1 %xor_ln67_55, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8621 'xor' 'xor_ln67_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8622 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_18)   --->   "%or_ln67_37 = or i1 %tmp_1206, i1 %xor_ln67_56" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8622 'or' 'or_ln67_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8623 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_18)   --->   "%and_ln67_37 = and i1 %or_ln67_37, i1 %xor_ln67_54" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8623 'and' 'and_ln67_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8624 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_18 = select i1 %and_ln67_37, i16 32767, i16 %add_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8624 'select' 'select_ln67_18' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8625 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_19)   --->   "%select_ln64_518 = select i1 %and_ln64_877, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8625 'select' 'select_ln64_518' <Predicate = (or_ln64_399)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8626 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_19)   --->   "%select_ln64_519 = select i1 %or_ln64_399, i16 %select_ln64_518, i16 %sum_533" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8626 'select' 'select_ln64_519' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8627 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_19)   --->   "%shl_ln67_18 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_519, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8627 'bitconcatenate' 'shl_ln67_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8628 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_19)   --->   "%sext_ln67_19 = sext i27 %shl_ln67_18" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8628 'sext' 'sext_ln67_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8629 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_19 = sub i28 0, i28 %sext_ln67_19" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8629 'sub' 'sub_ln67_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8630 [1/1] (0.00ns)   --->   "%trunc_ln67_48 = trunc i28 %sub_ln67_19" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8630 'trunc' 'trunc_ln67_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8631 [1/1] (0.00ns)   --->   "%tmp_1247 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_19, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8631 'bitselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8632 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_19)   --->   "%trunc_ln67_18 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_19, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8632 'partselect' 'trunc_ln67_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8633 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_19)   --->   "%tmp_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_19, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8633 'bitselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8634 [1/1] (0.74ns)   --->   "%icmp_ln67_19 = icmp_ne  i12 %trunc_ln67_48, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8634 'icmp' 'icmp_ln67_19' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8635 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_19)   --->   "%and_ln67_38 = and i1 %tmp_1248, i1 %icmp_ln67_19" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8635 'and' 'and_ln67_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8636 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_19)   --->   "%zext_ln67_19 = zext i1 %and_ln67_38" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8636 'zext' 'zext_ln67_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8637 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_19 = add i16 %trunc_ln67_18, i16 %zext_ln67_19" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8637 'add' 'add_ln67_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8638 [1/1] (0.00ns)   --->   "%tmp_1249 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_19, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8638 'bitselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8639 [1/1] (0.12ns)   --->   "%xor_ln67_57 = xor i1 %tmp_1247, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8639 'xor' 'xor_ln67_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8640 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_19)   --->   "%or_ln67_38 = or i1 %tmp_1249, i1 %xor_ln67_57" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8640 'or' 'or_ln67_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8641 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_19)   --->   "%xor_ln67_58 = xor i1 %tmp_1247, i1 %or_ln67_38" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8641 'xor' 'xor_ln67_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8642 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_19)   --->   "%xor_ln67_59 = xor i1 %xor_ln67_58, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8642 'xor' 'xor_ln67_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8643 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_19)   --->   "%or_ln67_39 = or i1 %tmp_1249, i1 %xor_ln67_59" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8643 'or' 'or_ln67_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8644 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_19)   --->   "%and_ln67_39 = and i1 %or_ln67_39, i1 %xor_ln67_57" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8644 'and' 'and_ln67_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8645 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_19 = select i1 %and_ln67_39, i16 32767, i16 %add_ln67_19" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8645 'select' 'select_ln67_19' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8646 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_20)   --->   "%select_ln64_544 = select i1 %and_ln64_921, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8646 'select' 'select_ln64_544' <Predicate = (or_ln64_419)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8647 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_20)   --->   "%select_ln64_545 = select i1 %or_ln64_419, i16 %select_ln64_544, i16 %sum_539" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8647 'select' 'select_ln64_545' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8648 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_20)   --->   "%shl_ln67_19 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_545, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8648 'bitconcatenate' 'shl_ln67_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8649 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_20)   --->   "%sext_ln67_20 = sext i27 %shl_ln67_19" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8649 'sext' 'sext_ln67_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8650 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_20 = sub i28 0, i28 %sext_ln67_20" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8650 'sub' 'sub_ln67_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8651 [1/1] (0.00ns)   --->   "%trunc_ln67_49 = trunc i28 %sub_ln67_20" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8651 'trunc' 'trunc_ln67_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8652 [1/1] (0.00ns)   --->   "%tmp_1290 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_20, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8652 'bitselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8653 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_20)   --->   "%trunc_ln67_19 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_20, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8653 'partselect' 'trunc_ln67_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8654 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_20)   --->   "%tmp_1291 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_20, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8654 'bitselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8655 [1/1] (0.74ns)   --->   "%icmp_ln67_20 = icmp_ne  i12 %trunc_ln67_49, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8655 'icmp' 'icmp_ln67_20' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8656 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_20)   --->   "%and_ln67_40 = and i1 %tmp_1291, i1 %icmp_ln67_20" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8656 'and' 'and_ln67_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8657 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_20)   --->   "%zext_ln67_20 = zext i1 %and_ln67_40" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8657 'zext' 'zext_ln67_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8658 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_20 = add i16 %trunc_ln67_19, i16 %zext_ln67_20" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8658 'add' 'add_ln67_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8659 [1/1] (0.00ns)   --->   "%tmp_1292 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_20, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8659 'bitselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8660 [1/1] (0.12ns)   --->   "%xor_ln67_60 = xor i1 %tmp_1290, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8660 'xor' 'xor_ln67_60' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8661 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_20)   --->   "%or_ln67_40 = or i1 %tmp_1292, i1 %xor_ln67_60" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8661 'or' 'or_ln67_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8662 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_20)   --->   "%xor_ln67_61 = xor i1 %tmp_1290, i1 %or_ln67_40" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8662 'xor' 'xor_ln67_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8663 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_20)   --->   "%xor_ln67_62 = xor i1 %xor_ln67_61, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8663 'xor' 'xor_ln67_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8664 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_20)   --->   "%or_ln67_41 = or i1 %tmp_1292, i1 %xor_ln67_62" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8664 'or' 'or_ln67_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8665 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_20)   --->   "%and_ln67_41 = and i1 %or_ln67_41, i1 %xor_ln67_60" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8665 'and' 'and_ln67_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8666 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_20 = select i1 %and_ln67_41, i16 32767, i16 %add_ln67_20" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8666 'select' 'select_ln67_20' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8667 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_21)   --->   "%select_ln64_570 = select i1 %and_ln64_965, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8667 'select' 'select_ln64_570' <Predicate = (or_ln64_439)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8668 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_21)   --->   "%select_ln64_571 = select i1 %or_ln64_439, i16 %select_ln64_570, i16 %sum_545" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8668 'select' 'select_ln64_571' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8669 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_21)   --->   "%shl_ln67_20 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_571, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8669 'bitconcatenate' 'shl_ln67_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8670 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_21)   --->   "%sext_ln67_21 = sext i27 %shl_ln67_20" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8670 'sext' 'sext_ln67_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8671 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_21 = sub i28 0, i28 %sext_ln67_21" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8671 'sub' 'sub_ln67_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8672 [1/1] (0.00ns)   --->   "%trunc_ln67_50 = trunc i28 %sub_ln67_21" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8672 'trunc' 'trunc_ln67_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8673 [1/1] (0.00ns)   --->   "%tmp_1333 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_21, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8673 'bitselect' 'tmp_1333' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8674 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_21)   --->   "%trunc_ln67_20 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_21, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8674 'partselect' 'trunc_ln67_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8675 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_21)   --->   "%tmp_1334 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_21, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8675 'bitselect' 'tmp_1334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8676 [1/1] (0.74ns)   --->   "%icmp_ln67_21 = icmp_ne  i12 %trunc_ln67_50, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8676 'icmp' 'icmp_ln67_21' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8677 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_21)   --->   "%and_ln67_42 = and i1 %tmp_1334, i1 %icmp_ln67_21" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8677 'and' 'and_ln67_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8678 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_21)   --->   "%zext_ln67_21 = zext i1 %and_ln67_42" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8678 'zext' 'zext_ln67_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8679 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_21 = add i16 %trunc_ln67_20, i16 %zext_ln67_21" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8679 'add' 'add_ln67_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8680 [1/1] (0.00ns)   --->   "%tmp_1335 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_21, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8680 'bitselect' 'tmp_1335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8681 [1/1] (0.12ns)   --->   "%xor_ln67_63 = xor i1 %tmp_1333, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8681 'xor' 'xor_ln67_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8682 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_21)   --->   "%or_ln67_42 = or i1 %tmp_1335, i1 %xor_ln67_63" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8682 'or' 'or_ln67_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8683 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_21)   --->   "%xor_ln67_64 = xor i1 %tmp_1333, i1 %or_ln67_42" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8683 'xor' 'xor_ln67_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8684 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_21)   --->   "%xor_ln67_65 = xor i1 %xor_ln67_64, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8684 'xor' 'xor_ln67_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8685 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_21)   --->   "%or_ln67_43 = or i1 %tmp_1335, i1 %xor_ln67_65" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8685 'or' 'or_ln67_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8686 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_21)   --->   "%and_ln67_43 = and i1 %or_ln67_43, i1 %xor_ln67_63" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8686 'and' 'and_ln67_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8687 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_21 = select i1 %and_ln67_43, i16 32767, i16 %add_ln67_21" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8687 'select' 'select_ln67_21' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8688 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_22)   --->   "%select_ln64_596 = select i1 %and_ln64_1009, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8688 'select' 'select_ln64_596' <Predicate = (or_ln64_459)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8689 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_22)   --->   "%select_ln64_597 = select i1 %or_ln64_459, i16 %select_ln64_596, i16 %sum_551" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8689 'select' 'select_ln64_597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8690 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_22)   --->   "%shl_ln67_21 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_597, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8690 'bitconcatenate' 'shl_ln67_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8691 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_22)   --->   "%sext_ln67_22 = sext i27 %shl_ln67_21" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8691 'sext' 'sext_ln67_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8692 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_22 = sub i28 0, i28 %sext_ln67_22" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8692 'sub' 'sub_ln67_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8693 [1/1] (0.00ns)   --->   "%trunc_ln67_51 = trunc i28 %sub_ln67_22" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8693 'trunc' 'trunc_ln67_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8694 [1/1] (0.00ns)   --->   "%tmp_1376 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_22, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8694 'bitselect' 'tmp_1376' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8695 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_22)   --->   "%trunc_ln67_21 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_22, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8695 'partselect' 'trunc_ln67_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8696 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_22)   --->   "%tmp_1377 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_22, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8696 'bitselect' 'tmp_1377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8697 [1/1] (0.74ns)   --->   "%icmp_ln67_22 = icmp_ne  i12 %trunc_ln67_51, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8697 'icmp' 'icmp_ln67_22' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8698 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_22)   --->   "%and_ln67_44 = and i1 %tmp_1377, i1 %icmp_ln67_22" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8698 'and' 'and_ln67_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8699 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_22)   --->   "%zext_ln67_22 = zext i1 %and_ln67_44" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8699 'zext' 'zext_ln67_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8700 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_22 = add i16 %trunc_ln67_21, i16 %zext_ln67_22" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8700 'add' 'add_ln67_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8701 [1/1] (0.00ns)   --->   "%tmp_1378 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_22, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8701 'bitselect' 'tmp_1378' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8702 [1/1] (0.12ns)   --->   "%xor_ln67_66 = xor i1 %tmp_1376, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8702 'xor' 'xor_ln67_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8703 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_22)   --->   "%or_ln67_44 = or i1 %tmp_1378, i1 %xor_ln67_66" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8703 'or' 'or_ln67_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8704 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_22)   --->   "%xor_ln67_67 = xor i1 %tmp_1376, i1 %or_ln67_44" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8704 'xor' 'xor_ln67_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8705 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_22)   --->   "%xor_ln67_68 = xor i1 %xor_ln67_67, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8705 'xor' 'xor_ln67_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8706 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_22)   --->   "%or_ln67_45 = or i1 %tmp_1378, i1 %xor_ln67_68" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8706 'or' 'or_ln67_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8707 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_22)   --->   "%and_ln67_45 = and i1 %or_ln67_45, i1 %xor_ln67_66" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8707 'and' 'and_ln67_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_22 = select i1 %and_ln67_45, i16 32767, i16 %add_ln67_22" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8708 'select' 'select_ln67_22' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8709 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_23)   --->   "%select_ln64_622 = select i1 %and_ln64_1053, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8709 'select' 'select_ln64_622' <Predicate = (or_ln64_479)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8710 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_23)   --->   "%select_ln64_623 = select i1 %or_ln64_479, i16 %select_ln64_622, i16 %sum_557" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8710 'select' 'select_ln64_623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8711 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_23)   --->   "%shl_ln67_22 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_623, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8711 'bitconcatenate' 'shl_ln67_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8712 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_23)   --->   "%sext_ln67_23 = sext i27 %shl_ln67_22" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8712 'sext' 'sext_ln67_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8713 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_23 = sub i28 0, i28 %sext_ln67_23" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8713 'sub' 'sub_ln67_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8714 [1/1] (0.00ns)   --->   "%trunc_ln67_52 = trunc i28 %sub_ln67_23" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8714 'trunc' 'trunc_ln67_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8715 [1/1] (0.00ns)   --->   "%tmp_1419 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_23, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8715 'bitselect' 'tmp_1419' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8716 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_23)   --->   "%trunc_ln67_22 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_23, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8716 'partselect' 'trunc_ln67_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8717 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_23)   --->   "%tmp_1420 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_23, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8717 'bitselect' 'tmp_1420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8718 [1/1] (0.74ns)   --->   "%icmp_ln67_23 = icmp_ne  i12 %trunc_ln67_52, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8718 'icmp' 'icmp_ln67_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8719 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_23)   --->   "%and_ln67_46 = and i1 %tmp_1420, i1 %icmp_ln67_23" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8719 'and' 'and_ln67_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8720 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_23)   --->   "%zext_ln67_23 = zext i1 %and_ln67_46" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8720 'zext' 'zext_ln67_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8721 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_23 = add i16 %trunc_ln67_22, i16 %zext_ln67_23" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8721 'add' 'add_ln67_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8722 [1/1] (0.00ns)   --->   "%tmp_1421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_23, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8722 'bitselect' 'tmp_1421' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8723 [1/1] (0.12ns)   --->   "%xor_ln67_69 = xor i1 %tmp_1419, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8723 'xor' 'xor_ln67_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8724 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_23)   --->   "%or_ln67_46 = or i1 %tmp_1421, i1 %xor_ln67_69" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8724 'or' 'or_ln67_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8725 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_23)   --->   "%xor_ln67_70 = xor i1 %tmp_1419, i1 %or_ln67_46" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8725 'xor' 'xor_ln67_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8726 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_23)   --->   "%xor_ln67_71 = xor i1 %xor_ln67_70, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8726 'xor' 'xor_ln67_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8727 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_23)   --->   "%or_ln67_47 = or i1 %tmp_1421, i1 %xor_ln67_71" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8727 'or' 'or_ln67_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8728 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_23)   --->   "%and_ln67_47 = and i1 %or_ln67_47, i1 %xor_ln67_69" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8728 'and' 'and_ln67_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8729 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_23 = select i1 %and_ln67_47, i16 32767, i16 %add_ln67_23" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8729 'select' 'select_ln67_23' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8730 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_24)   --->   "%select_ln64_648 = select i1 %and_ln64_1097, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8730 'select' 'select_ln64_648' <Predicate = (or_ln64_499)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8731 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_24)   --->   "%select_ln64_649 = select i1 %or_ln64_499, i16 %select_ln64_648, i16 %sum_563" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8731 'select' 'select_ln64_649' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8732 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_24)   --->   "%shl_ln67_23 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_649, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8732 'bitconcatenate' 'shl_ln67_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8733 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_24)   --->   "%sext_ln67_24 = sext i27 %shl_ln67_23" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8733 'sext' 'sext_ln67_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8734 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_24 = sub i28 0, i28 %sext_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8734 'sub' 'sub_ln67_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8735 [1/1] (0.00ns)   --->   "%trunc_ln67_53 = trunc i28 %sub_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8735 'trunc' 'trunc_ln67_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8736 [1/1] (0.00ns)   --->   "%tmp_1462 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_24, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8736 'bitselect' 'tmp_1462' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8737 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_24)   --->   "%trunc_ln67_23 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_24, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8737 'partselect' 'trunc_ln67_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8738 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_24)   --->   "%tmp_1463 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_24, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8738 'bitselect' 'tmp_1463' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8739 [1/1] (0.74ns)   --->   "%icmp_ln67_24 = icmp_ne  i12 %trunc_ln67_53, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8739 'icmp' 'icmp_ln67_24' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8740 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_24)   --->   "%and_ln67_48 = and i1 %tmp_1463, i1 %icmp_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8740 'and' 'and_ln67_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8741 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_24)   --->   "%zext_ln67_24 = zext i1 %and_ln67_48" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8741 'zext' 'zext_ln67_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8742 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_24 = add i16 %trunc_ln67_23, i16 %zext_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8742 'add' 'add_ln67_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8743 [1/1] (0.00ns)   --->   "%tmp_1464 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_24, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8743 'bitselect' 'tmp_1464' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8744 [1/1] (0.12ns)   --->   "%xor_ln67_72 = xor i1 %tmp_1462, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8744 'xor' 'xor_ln67_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8745 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_24)   --->   "%or_ln67_48 = or i1 %tmp_1464, i1 %xor_ln67_72" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8745 'or' 'or_ln67_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8746 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_24)   --->   "%xor_ln67_73 = xor i1 %tmp_1462, i1 %or_ln67_48" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8746 'xor' 'xor_ln67_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8747 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_24)   --->   "%xor_ln67_74 = xor i1 %xor_ln67_73, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8747 'xor' 'xor_ln67_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8748 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_24)   --->   "%or_ln67_49 = or i1 %tmp_1464, i1 %xor_ln67_74" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8748 'or' 'or_ln67_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8749 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_24)   --->   "%and_ln67_49 = and i1 %or_ln67_49, i1 %xor_ln67_72" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8749 'and' 'and_ln67_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8750 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_24 = select i1 %and_ln67_49, i16 32767, i16 %add_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8750 'select' 'select_ln67_24' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8751 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_25)   --->   "%select_ln64_674 = select i1 %and_ln64_1141, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8751 'select' 'select_ln64_674' <Predicate = (or_ln64_519)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8752 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_25)   --->   "%select_ln64_675 = select i1 %or_ln64_519, i16 %select_ln64_674, i16 %sum_569" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8752 'select' 'select_ln64_675' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8753 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_25)   --->   "%shl_ln67_24 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_675, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8753 'bitconcatenate' 'shl_ln67_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8754 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_25)   --->   "%sext_ln67_25 = sext i27 %shl_ln67_24" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8754 'sext' 'sext_ln67_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8755 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_25 = sub i28 0, i28 %sext_ln67_25" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8755 'sub' 'sub_ln67_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8756 [1/1] (0.00ns)   --->   "%trunc_ln67_54 = trunc i28 %sub_ln67_25" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8756 'trunc' 'trunc_ln67_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8757 [1/1] (0.00ns)   --->   "%tmp_1505 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_25, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8757 'bitselect' 'tmp_1505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8758 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_25)   --->   "%trunc_ln67_24 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_25, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8758 'partselect' 'trunc_ln67_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8759 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_25)   --->   "%tmp_1506 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_25, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8759 'bitselect' 'tmp_1506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8760 [1/1] (0.74ns)   --->   "%icmp_ln67_25 = icmp_ne  i12 %trunc_ln67_54, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8760 'icmp' 'icmp_ln67_25' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8761 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_25)   --->   "%and_ln67_50 = and i1 %tmp_1506, i1 %icmp_ln67_25" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8761 'and' 'and_ln67_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8762 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_25)   --->   "%zext_ln67_25 = zext i1 %and_ln67_50" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8762 'zext' 'zext_ln67_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8763 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_25 = add i16 %trunc_ln67_24, i16 %zext_ln67_25" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8763 'add' 'add_ln67_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8764 [1/1] (0.00ns)   --->   "%tmp_1507 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_25, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8764 'bitselect' 'tmp_1507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8765 [1/1] (0.12ns)   --->   "%xor_ln67_75 = xor i1 %tmp_1505, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8765 'xor' 'xor_ln67_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8766 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_25)   --->   "%or_ln67_50 = or i1 %tmp_1507, i1 %xor_ln67_75" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8766 'or' 'or_ln67_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8767 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_25)   --->   "%xor_ln67_76 = xor i1 %tmp_1505, i1 %or_ln67_50" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8767 'xor' 'xor_ln67_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8768 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_25)   --->   "%xor_ln67_77 = xor i1 %xor_ln67_76, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8768 'xor' 'xor_ln67_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8769 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_25)   --->   "%or_ln67_51 = or i1 %tmp_1507, i1 %xor_ln67_77" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8769 'or' 'or_ln67_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8770 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_25)   --->   "%and_ln67_51 = and i1 %or_ln67_51, i1 %xor_ln67_75" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8770 'and' 'and_ln67_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8771 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_25 = select i1 %and_ln67_51, i16 32767, i16 %add_ln67_25" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8771 'select' 'select_ln67_25' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8772 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_26)   --->   "%select_ln64_700 = select i1 %and_ln64_1185, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8772 'select' 'select_ln64_700' <Predicate = (or_ln64_539)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8773 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_26)   --->   "%select_ln64_701 = select i1 %or_ln64_539, i16 %select_ln64_700, i16 %sum_575" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8773 'select' 'select_ln64_701' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8774 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_26)   --->   "%shl_ln67_25 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_701, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8774 'bitconcatenate' 'shl_ln67_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8775 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_26)   --->   "%sext_ln67_26 = sext i27 %shl_ln67_25" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8775 'sext' 'sext_ln67_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8776 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_26 = sub i28 0, i28 %sext_ln67_26" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8776 'sub' 'sub_ln67_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8777 [1/1] (0.00ns)   --->   "%trunc_ln67_55 = trunc i28 %sub_ln67_26" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8777 'trunc' 'trunc_ln67_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8778 [1/1] (0.00ns)   --->   "%tmp_1548 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_26, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8778 'bitselect' 'tmp_1548' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8779 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_26)   --->   "%trunc_ln67_25 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_26, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8779 'partselect' 'trunc_ln67_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8780 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_26)   --->   "%tmp_1549 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_26, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8780 'bitselect' 'tmp_1549' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8781 [1/1] (0.74ns)   --->   "%icmp_ln67_26 = icmp_ne  i12 %trunc_ln67_55, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8781 'icmp' 'icmp_ln67_26' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8782 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_26)   --->   "%and_ln67_52 = and i1 %tmp_1549, i1 %icmp_ln67_26" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8782 'and' 'and_ln67_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8783 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_26)   --->   "%zext_ln67_26 = zext i1 %and_ln67_52" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8783 'zext' 'zext_ln67_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8784 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_26 = add i16 %trunc_ln67_25, i16 %zext_ln67_26" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8784 'add' 'add_ln67_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8785 [1/1] (0.00ns)   --->   "%tmp_1550 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_26, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8785 'bitselect' 'tmp_1550' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8786 [1/1] (0.12ns)   --->   "%xor_ln67_78 = xor i1 %tmp_1548, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8786 'xor' 'xor_ln67_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8787 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_26)   --->   "%or_ln67_52 = or i1 %tmp_1550, i1 %xor_ln67_78" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8787 'or' 'or_ln67_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8788 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_26)   --->   "%xor_ln67_79 = xor i1 %tmp_1548, i1 %or_ln67_52" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8788 'xor' 'xor_ln67_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8789 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_26)   --->   "%xor_ln67_80 = xor i1 %xor_ln67_79, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8789 'xor' 'xor_ln67_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8790 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_26)   --->   "%or_ln67_53 = or i1 %tmp_1550, i1 %xor_ln67_80" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8790 'or' 'or_ln67_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8791 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_26)   --->   "%and_ln67_53 = and i1 %or_ln67_53, i1 %xor_ln67_78" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8791 'and' 'and_ln67_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8792 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_26 = select i1 %and_ln67_53, i16 32767, i16 %add_ln67_26" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8792 'select' 'select_ln67_26' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8793 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_27)   --->   "%select_ln64_726 = select i1 %and_ln64_1229, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8793 'select' 'select_ln64_726' <Predicate = (or_ln64_559)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8794 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_27)   --->   "%select_ln64_727 = select i1 %or_ln64_559, i16 %select_ln64_726, i16 %sum_581" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8794 'select' 'select_ln64_727' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8795 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_27)   --->   "%shl_ln67_26 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_727, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8795 'bitconcatenate' 'shl_ln67_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8796 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_27)   --->   "%sext_ln67_27 = sext i27 %shl_ln67_26" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8796 'sext' 'sext_ln67_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8797 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_27 = sub i28 0, i28 %sext_ln67_27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8797 'sub' 'sub_ln67_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8798 [1/1] (0.00ns)   --->   "%trunc_ln67_56 = trunc i28 %sub_ln67_27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8798 'trunc' 'trunc_ln67_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8799 [1/1] (0.00ns)   --->   "%tmp_1591 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_27, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8799 'bitselect' 'tmp_1591' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8800 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_27)   --->   "%trunc_ln67_26 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_27, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8800 'partselect' 'trunc_ln67_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8801 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_27)   --->   "%tmp_1592 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_27, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8801 'bitselect' 'tmp_1592' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8802 [1/1] (0.74ns)   --->   "%icmp_ln67_27 = icmp_ne  i12 %trunc_ln67_56, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8802 'icmp' 'icmp_ln67_27' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8803 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_27)   --->   "%and_ln67_54 = and i1 %tmp_1592, i1 %icmp_ln67_27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8803 'and' 'and_ln67_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8804 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_27)   --->   "%zext_ln67_27 = zext i1 %and_ln67_54" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8804 'zext' 'zext_ln67_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8805 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_27 = add i16 %trunc_ln67_26, i16 %zext_ln67_27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8805 'add' 'add_ln67_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8806 [1/1] (0.00ns)   --->   "%tmp_1593 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_27, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8806 'bitselect' 'tmp_1593' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8807 [1/1] (0.12ns)   --->   "%xor_ln67_81 = xor i1 %tmp_1591, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8807 'xor' 'xor_ln67_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8808 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_27)   --->   "%or_ln67_54 = or i1 %tmp_1593, i1 %xor_ln67_81" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8808 'or' 'or_ln67_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8809 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_27)   --->   "%xor_ln67_82 = xor i1 %tmp_1591, i1 %or_ln67_54" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8809 'xor' 'xor_ln67_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8810 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_27)   --->   "%xor_ln67_83 = xor i1 %xor_ln67_82, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8810 'xor' 'xor_ln67_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8811 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_27)   --->   "%or_ln67_55 = or i1 %tmp_1593, i1 %xor_ln67_83" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8811 'or' 'or_ln67_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8812 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_27)   --->   "%and_ln67_55 = and i1 %or_ln67_55, i1 %xor_ln67_81" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8812 'and' 'and_ln67_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8813 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_27 = select i1 %and_ln67_55, i16 32767, i16 %add_ln67_27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8813 'select' 'select_ln67_27' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8814 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_28)   --->   "%select_ln64_752 = select i1 %and_ln64_1273, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8814 'select' 'select_ln64_752' <Predicate = (or_ln64_579)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8815 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_28)   --->   "%select_ln64_753 = select i1 %or_ln64_579, i16 %select_ln64_752, i16 %sum_587" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8815 'select' 'select_ln64_753' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8816 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_28)   --->   "%shl_ln67_27 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_753, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8816 'bitconcatenate' 'shl_ln67_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8817 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_28)   --->   "%sext_ln67_28 = sext i27 %shl_ln67_27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8817 'sext' 'sext_ln67_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8818 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_28 = sub i28 0, i28 %sext_ln67_28" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8818 'sub' 'sub_ln67_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8819 [1/1] (0.00ns)   --->   "%trunc_ln67_57 = trunc i28 %sub_ln67_28" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8819 'trunc' 'trunc_ln67_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8820 [1/1] (0.00ns)   --->   "%tmp_1634 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_28, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8820 'bitselect' 'tmp_1634' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8821 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_28)   --->   "%trunc_ln67_27 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_28, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8821 'partselect' 'trunc_ln67_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8822 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_28)   --->   "%tmp_1635 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_28, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8822 'bitselect' 'tmp_1635' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8823 [1/1] (0.74ns)   --->   "%icmp_ln67_28 = icmp_ne  i12 %trunc_ln67_57, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8823 'icmp' 'icmp_ln67_28' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8824 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_28)   --->   "%and_ln67_56 = and i1 %tmp_1635, i1 %icmp_ln67_28" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8824 'and' 'and_ln67_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8825 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_28)   --->   "%zext_ln67_28 = zext i1 %and_ln67_56" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8825 'zext' 'zext_ln67_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8826 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_28 = add i16 %trunc_ln67_27, i16 %zext_ln67_28" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8826 'add' 'add_ln67_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8827 [1/1] (0.00ns)   --->   "%tmp_1636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_28, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8827 'bitselect' 'tmp_1636' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8828 [1/1] (0.12ns)   --->   "%xor_ln67_84 = xor i1 %tmp_1634, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8828 'xor' 'xor_ln67_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8829 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_28)   --->   "%or_ln67_56 = or i1 %tmp_1636, i1 %xor_ln67_84" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8829 'or' 'or_ln67_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8830 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_28)   --->   "%xor_ln67_85 = xor i1 %tmp_1634, i1 %or_ln67_56" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8830 'xor' 'xor_ln67_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8831 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_28)   --->   "%xor_ln67_86 = xor i1 %xor_ln67_85, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8831 'xor' 'xor_ln67_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8832 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_28)   --->   "%or_ln67_57 = or i1 %tmp_1636, i1 %xor_ln67_86" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8832 'or' 'or_ln67_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8833 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_28)   --->   "%and_ln67_57 = and i1 %or_ln67_57, i1 %xor_ln67_84" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8833 'and' 'and_ln67_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8834 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_28 = select i1 %and_ln67_57, i16 32767, i16 %add_ln67_28" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8834 'select' 'select_ln67_28' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8835 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_29)   --->   "%select_ln64_778 = select i1 %and_ln64_1317, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8835 'select' 'select_ln64_778' <Predicate = (or_ln64_599)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8836 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_29)   --->   "%select_ln64_779 = select i1 %or_ln64_599, i16 %select_ln64_778, i16 %sum_593" [firmware/nnet_utils/nnet_hept.h:64]   --->   Operation 8836 'select' 'select_ln64_779' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8837 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_29)   --->   "%shl_ln67_28 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %select_ln64_779, i11 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8837 'bitconcatenate' 'shl_ln67_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8838 [1/1] (0.00ns) (grouped into LUT with out node sub_ln67_29)   --->   "%sext_ln67_29 = sext i27 %shl_ln67_28" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8838 'sext' 'sext_ln67_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8839 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln67_29 = sub i28 0, i28 %sext_ln67_29" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8839 'sub' 'sub_ln67_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8840 [1/1] (0.00ns)   --->   "%trunc_ln67_58 = trunc i28 %sub_ln67_29" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8840 'trunc' 'trunc_ln67_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8841 [1/1] (0.00ns)   --->   "%tmp_1677 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_29, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8841 'bitselect' 'tmp_1677' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8842 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_29)   --->   "%trunc_ln67_28 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln67_29, i32 12, i32 27" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8842 'partselect' 'trunc_ln67_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8843 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_29)   --->   "%tmp_1678 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %sub_ln67_29, i32 12" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8843 'bitselect' 'tmp_1678' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8844 [1/1] (0.74ns)   --->   "%icmp_ln67_29 = icmp_ne  i12 %trunc_ln67_58, i12 0" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8844 'icmp' 'icmp_ln67_29' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8845 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_29)   --->   "%and_ln67_58 = and i1 %tmp_1678, i1 %icmp_ln67_29" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8845 'and' 'and_ln67_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8846 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_29)   --->   "%zext_ln67_29 = zext i1 %and_ln67_58" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8846 'zext' 'zext_ln67_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8847 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln67_29 = add i16 %trunc_ln67_28, i16 %zext_ln67_29" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8847 'add' 'add_ln67_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8848 [1/1] (0.00ns)   --->   "%tmp_1679 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_29, i32 15" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8848 'bitselect' 'tmp_1679' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8849 [1/1] (0.12ns)   --->   "%xor_ln67_87 = xor i1 %tmp_1677, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8849 'xor' 'xor_ln67_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8850 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_29)   --->   "%or_ln67_58 = or i1 %tmp_1679, i1 %xor_ln67_87" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8850 'or' 'or_ln67_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8851 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_29)   --->   "%xor_ln67_88 = xor i1 %tmp_1677, i1 %or_ln67_58" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8851 'xor' 'xor_ln67_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8852 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_29)   --->   "%xor_ln67_89 = xor i1 %xor_ln67_88, i1 1" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8852 'xor' 'xor_ln67_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8853 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_29)   --->   "%or_ln67_59 = or i1 %tmp_1679, i1 %xor_ln67_89" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8853 'or' 'or_ln67_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8854 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_29)   --->   "%and_ln67_59 = and i1 %or_ln67_59, i1 %xor_ln67_87" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8854 'and' 'and_ln67_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 8855 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln67_29 = select i1 %and_ln67_59, i16 32767, i16 %add_ln67_29" [firmware/nnet_utils/nnet_hept.h:67]   --->   Operation 8855 'select' 'select_ln67_29' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 8856 [1/1] (0.00ns)   --->   "%mrv = insertvalue i480 <undef>, i16 %select_ln67" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8856 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8857 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i480 %mrv, i16 %select_ln67_1" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8857 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8858 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i480 %mrv_1, i16 %select_ln67_2" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8858 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8859 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i480 %mrv_2, i16 %select_ln67_3" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8859 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8860 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i480 %mrv_3, i16 %select_ln67_4" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8860 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8861 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i480 %mrv_4, i16 %select_ln67_5" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8861 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8862 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i480 %mrv_5, i16 %select_ln67_6" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8862 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8863 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i480 %mrv_6, i16 %select_ln67_7" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8863 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8864 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i480 %mrv_7, i16 %select_ln67_8" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8864 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8865 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i480 %mrv_8, i16 %select_ln67_9" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8865 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8866 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i480 %mrv_9, i16 %select_ln67_10" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8866 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8867 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i480 %mrv_10, i16 %select_ln67_11" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8867 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8868 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i480 %mrv_11, i16 %select_ln67_12" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8868 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8869 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i480 %mrv_12, i16 %select_ln67_13" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8869 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8870 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i480 %mrv_13, i16 %select_ln67_14" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8870 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8871 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i480 %mrv_14, i16 %select_ln67_15" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8871 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8872 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i480 %mrv_15, i16 %select_ln67_16" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8872 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8873 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i480 %mrv_16, i16 %select_ln67_17" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8873 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8874 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i480 %mrv_17, i16 %select_ln67_18" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8874 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8875 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i480 %mrv_18, i16 %select_ln67_19" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8875 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8876 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i480 %mrv_19, i16 %select_ln67_20" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8876 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8877 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i480 %mrv_20, i16 %select_ln67_21" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8877 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8878 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i480 %mrv_21, i16 %select_ln67_22" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8878 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8879 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i480 %mrv_22, i16 %select_ln67_23" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8879 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8880 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i480 %mrv_23, i16 %select_ln67_24" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8880 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8881 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i480 %mrv_24, i16 %select_ln67_25" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8881 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8882 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i480 %mrv_25, i16 %select_ln67_26" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8882 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8883 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i480 %mrv_26, i16 %select_ln67_27" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8883 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8884 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i480 %mrv_27, i16 %select_ln67_28" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8884 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8885 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i480 %mrv_28, i16 %select_ln67_29" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8885 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 8886 [1/1] (0.00ns)   --->   "%ret_ln69 = ret i480 %mrv_29" [firmware/nnet_utils/nnet_hept.h:69]   --->   Operation 8886 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.752ns
The critical path consists of the following:
	wire read operation ('input_0_val_read', firmware/nnet_utils/nnet_hept.h:64) on port 'input_0_val' (firmware/nnet_utils/nnet_hept.h:64) [420]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln64', firmware/nnet_utils/nnet_hept.h:64) [422]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln64', firmware/nnet_utils/nnet_hept.h:64) [427]  (0.735 ns)
	'or' operation 1 bit ('or_ln64', firmware/nnet_utils/nnet_hept.h:64) [429]  (0.000 ns)
	'and' operation 1 bit ('and_ln64', firmware/nnet_utils/nnet_hept.h:64) [430]  (0.000 ns)
	'add' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:64) [432]  (0.785 ns)
	'select' operation 15 bit ('select_ln64_1', firmware/nnet_utils/nnet_hept.h:64) [445]  (0.000 ns)
	blocking operation 0.2925 ns on control path)

 <State 2>: 4.374ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln64', firmware/nnet_utils/nnet_hept.h:64) [448]  (0.880 ns)
	'and' operation 1 bit ('and_ln64_2', firmware/nnet_utils/nnet_hept.h:64) [457]  (0.000 ns)
	'add' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:64) [459]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln64_2', firmware/nnet_utils/nnet_hept.h:64) [461]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_3', firmware/nnet_utils/nnet_hept.h:64) [462]  (0.122 ns)
	'select' operation 1 bit ('select_ln64_2', firmware/nnet_utils/nnet_hept.h:64) [468]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln64_3', firmware/nnet_utils/nnet_hept.h:64) [474]  (0.000 ns)
	'or' operation 1 bit ('or_ln64_3', firmware/nnet_utils/nnet_hept.h:64) [475]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_6', firmware/nnet_utils/nnet_hept.h:64) [477]  (0.278 ns)
	'or' operation 1 bit ('or_ln64_4', firmware/nnet_utils/nnet_hept.h:64) [482]  (0.122 ns)
	'select' operation 16 bit ('select_ln64_5', firmware/nnet_utils/nnet_hept.h:64) [486]  (0.000 ns)
	'add' operation 32 bit ('add_ln64_2', firmware/nnet_utils/nnet_hept.h:64) [489]  (0.880 ns)
	'add' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:64) [500]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln64_6', firmware/nnet_utils/nnet_hept.h:64) [502]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_10', firmware/nnet_utils/nnet_hept.h:64) [503]  (0.122 ns)
	'select' operation 1 bit ('select_ln64_6', firmware/nnet_utils/nnet_hept.h:64) [509]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln64_7', firmware/nnet_utils/nnet_hept.h:64) [515]  (0.000 ns)
	'or' operation 1 bit ('or_ln64_6', firmware/nnet_utils/nnet_hept.h:64) [516]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_13', firmware/nnet_utils/nnet_hept.h:64) [518]  (0.278 ns)
	'or' operation 1 bit ('or_ln64_7', firmware/nnet_utils/nnet_hept.h:64) [523]  (0.122 ns)

 <State 3>: 4.374ns
The critical path consists of the following:
	'select' operation 16 bit ('select_ln64_8', firmware/nnet_utils/nnet_hept.h:64) [526]  (0.000 ns)
	'select' operation 16 bit ('select_ln64_9', firmware/nnet_utils/nnet_hept.h:64) [527]  (0.000 ns)
	'add' operation 32 bit ('add_ln64_4', firmware/nnet_utils/nnet_hept.h:64) [530]  (0.880 ns)
	'add' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:64) [541]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln64_10', firmware/nnet_utils/nnet_hept.h:64) [543]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_17', firmware/nnet_utils/nnet_hept.h:64) [544]  (0.122 ns)
	'select' operation 1 bit ('select_ln64_10', firmware/nnet_utils/nnet_hept.h:64) [550]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln64_11', firmware/nnet_utils/nnet_hept.h:64) [556]  (0.000 ns)
	'or' operation 1 bit ('or_ln64_9', firmware/nnet_utils/nnet_hept.h:64) [557]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_20', firmware/nnet_utils/nnet_hept.h:64) [559]  (0.278 ns)
	'or' operation 1 bit ('or_ln64_10', firmware/nnet_utils/nnet_hept.h:64) [564]  (0.122 ns)
	'select' operation 16 bit ('select_ln64_13', firmware/nnet_utils/nnet_hept.h:64) [568]  (0.000 ns)
	'add' operation 32 bit ('add_ln64_6', firmware/nnet_utils/nnet_hept.h:64) [571]  (0.880 ns)
	'add' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:64) [582]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln64_14', firmware/nnet_utils/nnet_hept.h:64) [584]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_24', firmware/nnet_utils/nnet_hept.h:64) [585]  (0.122 ns)
	'select' operation 1 bit ('select_ln64_14', firmware/nnet_utils/nnet_hept.h:64) [591]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln64_15', firmware/nnet_utils/nnet_hept.h:64) [597]  (0.000 ns)
	'or' operation 1 bit ('or_ln64_12', firmware/nnet_utils/nnet_hept.h:64) [598]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_27', firmware/nnet_utils/nnet_hept.h:64) [600]  (0.278 ns)
	'or' operation 1 bit ('or_ln64_13', firmware/nnet_utils/nnet_hept.h:64) [605]  (0.122 ns)

 <State 4>: 4.374ns
The critical path consists of the following:
	'select' operation 16 bit ('select_ln64_16', firmware/nnet_utils/nnet_hept.h:64) [608]  (0.000 ns)
	'select' operation 16 bit ('select_ln64_17', firmware/nnet_utils/nnet_hept.h:64) [609]  (0.000 ns)
	'add' operation 32 bit ('add_ln64_8', firmware/nnet_utils/nnet_hept.h:64) [612]  (0.880 ns)
	'add' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:64) [623]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln64_18', firmware/nnet_utils/nnet_hept.h:64) [625]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_31', firmware/nnet_utils/nnet_hept.h:64) [626]  (0.122 ns)
	'select' operation 1 bit ('select_ln64_18', firmware/nnet_utils/nnet_hept.h:64) [632]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln64_19', firmware/nnet_utils/nnet_hept.h:64) [638]  (0.000 ns)
	'or' operation 1 bit ('or_ln64_15', firmware/nnet_utils/nnet_hept.h:64) [639]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_34', firmware/nnet_utils/nnet_hept.h:64) [641]  (0.278 ns)
	'or' operation 1 bit ('or_ln64_16', firmware/nnet_utils/nnet_hept.h:64) [646]  (0.122 ns)
	'select' operation 16 bit ('select_ln64_21', firmware/nnet_utils/nnet_hept.h:64) [650]  (0.000 ns)
	'add' operation 32 bit ('add_ln64_10', firmware/nnet_utils/nnet_hept.h:64) [653]  (0.880 ns)
	'add' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:64) [664]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln64_22', firmware/nnet_utils/nnet_hept.h:64) [666]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_38', firmware/nnet_utils/nnet_hept.h:64) [667]  (0.122 ns)
	'select' operation 1 bit ('select_ln64_22', firmware/nnet_utils/nnet_hept.h:64) [673]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln64_23', firmware/nnet_utils/nnet_hept.h:64) [679]  (0.000 ns)
	'or' operation 1 bit ('or_ln64_18', firmware/nnet_utils/nnet_hept.h:64) [680]  (0.000 ns)
	'and' operation 1 bit ('and_ln64_41', firmware/nnet_utils/nnet_hept.h:64) [682]  (0.278 ns)
	'or' operation 1 bit ('or_ln64_19', firmware/nnet_utils/nnet_hept.h:64) [687]  (0.122 ns)

 <State 5>: 2.623ns
The critical path consists of the following:
	'select' operation 16 bit ('select_ln64_24', firmware/nnet_utils/nnet_hept.h:64) [688]  (0.000 ns)
	'select' operation 16 bit ('select_ln64_25', firmware/nnet_utils/nnet_hept.h:64) [689]  (0.000 ns)
	'sub' operation 28 bit ('sub_ln67', firmware/nnet_utils/nnet_hept.h:67) [692]  (0.850 ns)
	'icmp' operation 1 bit ('icmp_ln67', firmware/nnet_utils/nnet_hept.h:67) [697]  (0.745 ns)
	'and' operation 1 bit ('and_ln67', firmware/nnet_utils/nnet_hept.h:67) [698]  (0.000 ns)
	'add' operation 16 bit ('add_ln67', firmware/nnet_utils/nnet_hept.h:67) [700]  (0.785 ns)
	'select' operation 16 bit ('select_ln67', firmware/nnet_utils/nnet_hept.h:67) [708]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
