/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I */
#define I__0__INTTYPE CYREG_PICU1_INTTYPE7
#define I__0__MASK 0x80u
#define I__0__PC CYREG_PRT1_PC7
#define I__0__PORT 1u
#define I__0__SHIFT 7u
#define I__AG CYREG_PRT1_AG
#define I__AMUX CYREG_PRT1_AMUX
#define I__BIE CYREG_PRT1_BIE
#define I__BIT_MASK CYREG_PRT1_BIT_MASK
#define I__BYP CYREG_PRT1_BYP
#define I__CTL CYREG_PRT1_CTL
#define I__DM0 CYREG_PRT1_DM0
#define I__DM1 CYREG_PRT1_DM1
#define I__DM2 CYREG_PRT1_DM2
#define I__DR CYREG_PRT1_DR
#define I__INP_DIS CYREG_PRT1_INP_DIS
#define I__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define I__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define I__LCD_EN CYREG_PRT1_LCD_EN
#define I__MASK 0x80u
#define I__PORT 1u
#define I__PRT CYREG_PRT1_PRT
#define I__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define I__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define I__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define I__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define I__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define I__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define I__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define I__PS CYREG_PRT1_PS
#define I__SHIFT 7u
#define I__SLW CYREG_PRT1_SLW

/* Q */
#define Q__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Q__0__MASK 0x40u
#define Q__0__PC CYREG_PRT2_PC6
#define Q__0__PORT 2u
#define Q__0__SHIFT 6u
#define Q__AG CYREG_PRT2_AG
#define Q__AMUX CYREG_PRT2_AMUX
#define Q__BIE CYREG_PRT2_BIE
#define Q__BIT_MASK CYREG_PRT2_BIT_MASK
#define Q__BYP CYREG_PRT2_BYP
#define Q__CTL CYREG_PRT2_CTL
#define Q__DM0 CYREG_PRT2_DM0
#define Q__DM1 CYREG_PRT2_DM1
#define Q__DM2 CYREG_PRT2_DM2
#define Q__DR CYREG_PRT2_DR
#define Q__INP_DIS CYREG_PRT2_INP_DIS
#define Q__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Q__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Q__LCD_EN CYREG_PRT2_LCD_EN
#define Q__MASK 0x40u
#define Q__PORT 2u
#define Q__PRT CYREG_PRT2_PRT
#define Q__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Q__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Q__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Q__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Q__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Q__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Q__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Q__PS CYREG_PRT2_PS
#define Q__SHIFT 6u
#define Q__SLW CYREG_PRT2_SLW

/* S1 */
#define S1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define S1__0__MASK 0x01u
#define S1__0__PC CYREG_PRT2_PC0
#define S1__0__PORT 2u
#define S1__0__SHIFT 0u
#define S1__1__INTTYPE CYREG_PICU2_INTTYPE1
#define S1__1__MASK 0x02u
#define S1__1__PC CYREG_PRT2_PC1
#define S1__1__PORT 2u
#define S1__1__SHIFT 1u
#define S1__2__INTTYPE CYREG_PICU2_INTTYPE2
#define S1__2__MASK 0x04u
#define S1__2__PC CYREG_PRT2_PC2
#define S1__2__PORT 2u
#define S1__2__SHIFT 2u
#define S1__AG CYREG_PRT2_AG
#define S1__AMUX CYREG_PRT2_AMUX
#define S1__BIE CYREG_PRT2_BIE
#define S1__BIT_MASK CYREG_PRT2_BIT_MASK
#define S1__BYP CYREG_PRT2_BYP
#define S1__CTL CYREG_PRT2_CTL
#define S1__DM0 CYREG_PRT2_DM0
#define S1__DM1 CYREG_PRT2_DM1
#define S1__DM2 CYREG_PRT2_DM2
#define S1__DR CYREG_PRT2_DR
#define S1__INP_DIS CYREG_PRT2_INP_DIS
#define S1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define S1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define S1__LCD_EN CYREG_PRT2_LCD_EN
#define S1__MASK 0x07u
#define S1__PORT 2u
#define S1__PRT CYREG_PRT2_PRT
#define S1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define S1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define S1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define S1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define S1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define S1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define S1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define S1__PS CYREG_PRT2_PS
#define S1__SHIFT 0u
#define S1__SLW CYREG_PRT2_SLW

/* S2 */
#define S2__0__INTTYPE CYREG_PICU2_INTTYPE3
#define S2__0__MASK 0x08u
#define S2__0__PC CYREG_PRT2_PC3
#define S2__0__PORT 2u
#define S2__0__SHIFT 3u
#define S2__1__INTTYPE CYREG_PICU2_INTTYPE4
#define S2__1__MASK 0x10u
#define S2__1__PC CYREG_PRT2_PC4
#define S2__1__PORT 2u
#define S2__1__SHIFT 4u
#define S2__2__INTTYPE CYREG_PICU2_INTTYPE5
#define S2__2__MASK 0x20u
#define S2__2__PC CYREG_PRT2_PC5
#define S2__2__PORT 2u
#define S2__2__SHIFT 5u
#define S2__AG CYREG_PRT2_AG
#define S2__AMUX CYREG_PRT2_AMUX
#define S2__BIE CYREG_PRT2_BIE
#define S2__BIT_MASK CYREG_PRT2_BIT_MASK
#define S2__BYP CYREG_PRT2_BYP
#define S2__CTL CYREG_PRT2_CTL
#define S2__DM0 CYREG_PRT2_DM0
#define S2__DM1 CYREG_PRT2_DM1
#define S2__DM2 CYREG_PRT2_DM2
#define S2__DR CYREG_PRT2_DR
#define S2__INP_DIS CYREG_PRT2_INP_DIS
#define S2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define S2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define S2__LCD_EN CYREG_PRT2_LCD_EN
#define S2__MASK 0x38u
#define S2__PORT 2u
#define S2__PRT CYREG_PRT2_PRT
#define S2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define S2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define S2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define S2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define S2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define S2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define S2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define S2__PS CYREG_PRT2_PS
#define S2__SHIFT 3u
#define S2__SLW CYREG_PRT2_SLW

/* ADC_1 */
#define ADC_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_1_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_1_Bypass__0__MASK 0x10u
#define ADC_1_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_1_Bypass__0__PORT 0u
#define ADC_1_Bypass__0__SHIFT 4u
#define ADC_1_Bypass__AG CYREG_PRT0_AG
#define ADC_1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_1_Bypass__BIE CYREG_PRT0_BIE
#define ADC_1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_1_Bypass__BYP CYREG_PRT0_BYP
#define ADC_1_Bypass__CTL CYREG_PRT0_CTL
#define ADC_1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_1_Bypass__DR CYREG_PRT0_DR
#define ADC_1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_1_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_1_Bypass__MASK 0x10u
#define ADC_1_Bypass__PORT 0u
#define ADC_1_Bypass__PRT CYREG_PRT0_PRT
#define ADC_1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_1_Bypass__PS CYREG_PRT0_PS
#define ADC_1_Bypass__SHIFT 4u
#define ADC_1_Bypass__SLW CYREG_PRT0_SLW
#define ADC_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_1_IRQ__INTC_MASK 0x01u
#define ADC_1_IRQ__INTC_NUMBER 0u
#define ADC_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_1_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_1_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_1_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_1_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_1_theACLK__INDEX 0x01u
#define ADC_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_1_theACLK__PM_ACT_MSK 0x02u
#define ADC_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_1_theACLK__PM_STBY_MSK 0x02u

/* ADC_2 */
#define ADC_2_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_2_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_2_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_2_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_2_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_2_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_2_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_2_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_2_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_2_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_2_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_2_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_2_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_2_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_2_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_2_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_2_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_2_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_2_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_2_Bypass__0__MASK 0x04u
#define ADC_2_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_2_Bypass__0__PORT 0u
#define ADC_2_Bypass__0__SHIFT 2u
#define ADC_2_Bypass__AG CYREG_PRT0_AG
#define ADC_2_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_2_Bypass__BIE CYREG_PRT0_BIE
#define ADC_2_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_2_Bypass__BYP CYREG_PRT0_BYP
#define ADC_2_Bypass__CTL CYREG_PRT0_CTL
#define ADC_2_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_2_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_2_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_2_Bypass__DR CYREG_PRT0_DR
#define ADC_2_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_2_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_2_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_2_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_2_Bypass__MASK 0x04u
#define ADC_2_Bypass__PORT 0u
#define ADC_2_Bypass__PRT CYREG_PRT0_PRT
#define ADC_2_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_2_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_2_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_2_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_2_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_2_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_2_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_2_Bypass__PS CYREG_PRT0_PS
#define ADC_2_Bypass__SHIFT 2u
#define ADC_2_Bypass__SLW CYREG_PRT0_SLW
#define ADC_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_2_IRQ__INTC_MASK 0x02u
#define ADC_2_IRQ__INTC_NUMBER 1u
#define ADC_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_2_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_2_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_2_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_2_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_2_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_2_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_2_theACLK__INDEX 0x00u
#define ADC_2_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_2_theACLK__PM_ACT_MSK 0x01u
#define ADC_2_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_2_theACLK__PM_STBY_MSK 0x01u

/* DAC_1 */
#define DAC_1_viDAC8__CR0 CYREG_DAC1_CR0
#define DAC_1_viDAC8__CR1 CYREG_DAC1_CR1
#define DAC_1_viDAC8__D CYREG_DAC1_D
#define DAC_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_1_viDAC8__PM_ACT_MSK 0x02u
#define DAC_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_1_viDAC8__PM_STBY_MSK 0x02u
#define DAC_1_viDAC8__STROBE CYREG_DAC1_STROBE
#define DAC_1_viDAC8__SW0 CYREG_DAC1_SW0
#define DAC_1_viDAC8__SW2 CYREG_DAC1_SW2
#define DAC_1_viDAC8__SW3 CYREG_DAC1_SW3
#define DAC_1_viDAC8__SW4 CYREG_DAC1_SW4
#define DAC_1_viDAC8__TR CYREG_DAC1_TR
#define DAC_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define DAC_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define DAC_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define DAC_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define DAC_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define DAC_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define DAC_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define DAC_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define DAC_1_viDAC8__TST CYREG_DAC1_TST

/* DAC_2 */
#define DAC_2_viDAC8__CR0 CYREG_DAC2_CR0
#define DAC_2_viDAC8__CR1 CYREG_DAC2_CR1
#define DAC_2_viDAC8__D CYREG_DAC2_D
#define DAC_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_2_viDAC8__PM_ACT_MSK 0x04u
#define DAC_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_2_viDAC8__PM_STBY_MSK 0x04u
#define DAC_2_viDAC8__STROBE CYREG_DAC2_STROBE
#define DAC_2_viDAC8__SW0 CYREG_DAC2_SW0
#define DAC_2_viDAC8__SW2 CYREG_DAC2_SW2
#define DAC_2_viDAC8__SW3 CYREG_DAC2_SW3
#define DAC_2_viDAC8__SW4 CYREG_DAC2_SW4
#define DAC_2_viDAC8__TR CYREG_DAC2_TR
#define DAC_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define DAC_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define DAC_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define DAC_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define DAC_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define DAC_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define DAC_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define DAC_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define DAC_2_viDAC8__TST CYREG_DAC2_TST

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Pin_1__0__MASK 0x08u
#define Pin_1__0__PC CYREG_PRT12_PC3
#define Pin_1__0__PORT 12u
#define Pin_1__0__SHIFT 3u
#define Pin_1__AG CYREG_PRT12_AG
#define Pin_1__BIE CYREG_PRT12_BIE
#define Pin_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_1__BYP CYREG_PRT12_BYP
#define Pin_1__DM0 CYREG_PRT12_DM0
#define Pin_1__DM1 CYREG_PRT12_DM1
#define Pin_1__DM2 CYREG_PRT12_DM2
#define Pin_1__DR CYREG_PRT12_DR
#define Pin_1__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_1__MASK 0x08u
#define Pin_1__PORT 12u
#define Pin_1__PRT CYREG_PRT12_PRT
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_1__PS CYREG_PRT12_PS
#define Pin_1__SHIFT 3u
#define Pin_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_1__SLW CYREG_PRT12_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Pin_2__0__MASK 0x20u
#define Pin_2__0__PC CYREG_PRT0_PC5
#define Pin_2__0__PORT 0u
#define Pin_2__0__SHIFT 5u
#define Pin_2__1__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_2__1__MASK 0x40u
#define Pin_2__1__PC CYREG_PRT0_PC6
#define Pin_2__1__PORT 0u
#define Pin_2__1__SHIFT 6u
#define Pin_2__2__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_2__2__MASK 0x80u
#define Pin_2__2__PC CYREG_PRT0_PC7
#define Pin_2__2__PORT 0u
#define Pin_2__2__SHIFT 7u
#define Pin_2__AG CYREG_PRT0_AG
#define Pin_2__AMUX CYREG_PRT0_AMUX
#define Pin_2__BIE CYREG_PRT0_BIE
#define Pin_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_2__BYP CYREG_PRT0_BYP
#define Pin_2__CTL CYREG_PRT0_CTL
#define Pin_2__DM0 CYREG_PRT0_DM0
#define Pin_2__DM1 CYREG_PRT0_DM1
#define Pin_2__DM2 CYREG_PRT0_DM2
#define Pin_2__DR CYREG_PRT0_DR
#define Pin_2__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_2__MASK 0xE0u
#define Pin_2__PORT 0u
#define Pin_2__PRT CYREG_PRT0_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_2__PS CYREG_PRT0_PS
#define Pin_2__SHIFT 5u
#define Pin_2__SLW CYREG_PRT0_SLW

/* Pin_3 */
#define Pin_3__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_3__0__MASK 0x80u
#define Pin_3__0__PC CYREG_PRT2_PC7
#define Pin_3__0__PORT 2u
#define Pin_3__0__SHIFT 7u
#define Pin_3__AG CYREG_PRT2_AG
#define Pin_3__AMUX CYREG_PRT2_AMUX
#define Pin_3__BIE CYREG_PRT2_BIE
#define Pin_3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_3__BYP CYREG_PRT2_BYP
#define Pin_3__CTL CYREG_PRT2_CTL
#define Pin_3__DM0 CYREG_PRT2_DM0
#define Pin_3__DM1 CYREG_PRT2_DM1
#define Pin_3__DM2 CYREG_PRT2_DM2
#define Pin_3__DR CYREG_PRT2_DR
#define Pin_3__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_3__MASK 0x80u
#define Pin_3__PORT 2u
#define Pin_3__PRT CYREG_PRT2_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_3__PS CYREG_PRT2_PS
#define Pin_3__SHIFT 7u
#define Pin_3__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Opamp_1 */
#define Opamp_1_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x02u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x02u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP1_TR1

/* Opamp_2 */
#define Opamp_2_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_2_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_2_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_2_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_2_ABuf__PM_ACT_MSK 0x08u
#define Opamp_2_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_2_ABuf__PM_STBY_MSK 0x08u
#define Opamp_2_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_2_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_2_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_2_ABuf__TR1 CYREG_OPAMP3_TR1

/* Pin_Clk */
#define Pin_Clk__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Pin_Clk__0__MASK 0x10u
#define Pin_Clk__0__PC CYREG_PRT1_PC4
#define Pin_Clk__0__PORT 1u
#define Pin_Clk__0__SHIFT 4u
#define Pin_Clk__AG CYREG_PRT1_AG
#define Pin_Clk__AMUX CYREG_PRT1_AMUX
#define Pin_Clk__BIE CYREG_PRT1_BIE
#define Pin_Clk__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Clk__BYP CYREG_PRT1_BYP
#define Pin_Clk__CTL CYREG_PRT1_CTL
#define Pin_Clk__DM0 CYREG_PRT1_DM0
#define Pin_Clk__DM1 CYREG_PRT1_DM1
#define Pin_Clk__DM2 CYREG_PRT1_DM2
#define Pin_Clk__DR CYREG_PRT1_DR
#define Pin_Clk__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Clk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Clk__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Clk__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Clk__MASK 0x10u
#define Pin_Clk__PORT 1u
#define Pin_Clk__PRT CYREG_PRT1_PRT
#define Pin_Clk__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Clk__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Clk__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Clk__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Clk__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Clk__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Clk__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Clk__PS CYREG_PRT1_PS
#define Pin_Clk__SHIFT 4u
#define Pin_Clk__SLW CYREG_PRT1_SLW

/* Pin_Serial */
#define Pin_Serial__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_Serial__0__MASK 0x01u
#define Pin_Serial__0__PC CYREG_PRT0_PC0
#define Pin_Serial__0__PORT 0u
#define Pin_Serial__0__SHIFT 0u
#define Pin_Serial__AG CYREG_PRT0_AG
#define Pin_Serial__AMUX CYREG_PRT0_AMUX
#define Pin_Serial__BIE CYREG_PRT0_BIE
#define Pin_Serial__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Serial__BYP CYREG_PRT0_BYP
#define Pin_Serial__CTL CYREG_PRT0_CTL
#define Pin_Serial__DM0 CYREG_PRT0_DM0
#define Pin_Serial__DM1 CYREG_PRT0_DM1
#define Pin_Serial__DM2 CYREG_PRT0_DM2
#define Pin_Serial__DR CYREG_PRT0_DR
#define Pin_Serial__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Serial__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Serial__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Serial__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Serial__MASK 0x01u
#define Pin_Serial__PORT 0u
#define Pin_Serial__PRT CYREG_PRT0_PRT
#define Pin_Serial__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Serial__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Serial__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Serial__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Serial__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Serial__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Serial__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Serial__PS CYREG_PRT0_PS
#define Pin_Serial__SHIFT 0u
#define Pin_Serial__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Lab2-decodificador-8QAM"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define Dedicated_Output_1__INTTYPE CYREG_PICU3_INTTYPE6
#define Dedicated_Output_1__MASK 0x40u
#define Dedicated_Output_1__PC CYREG_PRT3_PC6
#define Dedicated_Output_1__PORT 3u
#define Dedicated_Output_1__SHIFT 6u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
