# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
vsim work.tb_top
# vsim work.tb_top 
# Start time: 14:40:03 on Nov 10,2020
# Loading sv_std.std
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
run 100ns
run 100ns
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
pwd
# C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
restart -force
run 100ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
restart -force
run 18000ps
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
restart -force
run 10000ps
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
restart -force
run 5000ps
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
restart -force
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
restart -force
do ./do-files/temp.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sean  Hostname: TPWEN  ProcessID: 24688
#           Attempting to use alternate WLF file "./wlftie31i1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftie31i1
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/secondary_state_machine_current_state'.
# Executing ONERROR command at macro ././do-files/temp.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_input_reads'.
# Executing ONERROR command at macro ././do-files/temp.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weights'.
# Executing ONERROR command at macro ././do-files/temp.do line 20
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/input_read_complete_signal'.
# Executing ONERROR command at macro ././do-files/temp.do line 31
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/weight_read_complete_signal'.
# Executing ONERROR command at macro ././do-files/temp.do line 32
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/process_flag'.
# Executing ONERROR command at macro ././do-files/temp.do line 33
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/all_done'.
# Executing ONERROR command at macro ././do-files/temp.do line 35
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weight_reads'.
# Executing ONERROR command at macro ././do-files/temp.do line 38
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weight_reads_needed'.
# Executing ONERROR command at macro ././do-files/temp.do line 42
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/temp_product'.
# Executing ONERROR command at macro ././do-files/temp.do line 46
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/total_weight_bits_read'.
# Executing ONERROR command at macro ././do-files/temp.do line 58
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/get_next_weight_read'.
# Executing ONERROR command at macro ././do-files/temp.do line 62
run 1000ps
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 1000ps
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
restart -force
project compileall
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
run 1000ps
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
project compileall
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
do ./do-files/temp.do
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/secondary_state_machine_current_state'.
# Executing ONERROR command at macro ././do-files/temp.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_input_reads'.
# Executing ONERROR command at macro ././do-files/temp.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weights'.
# Executing ONERROR command at macro ././do-files/temp.do line 20
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/input_read_complete_signal'.
# Executing ONERROR command at macro ././do-files/temp.do line 31
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/weight_read_complete_signal'.
# Executing ONERROR command at macro ././do-files/temp.do line 32
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/process_flag'.
# Executing ONERROR command at macro ././do-files/temp.do line 33
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/all_done'.
# Executing ONERROR command at macro ././do-files/temp.do line 35
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weight_reads'.
# Executing ONERROR command at macro ././do-files/temp.do line 38
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weight_reads_needed'.
# Executing ONERROR command at macro ././do-files/temp.do line 42
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/temp_product'.
# Executing ONERROR command at macro ././do-files/temp.do line 46
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/total_weight_bits_read'.
# Executing ONERROR command at macro ././do-files/temp.do line 58
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/get_next_weight_read'.
# Executing ONERROR command at macro ././do-files/temp.do line 62
do ./do-files/temp.do
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/secondary_state_machine_current_state'.
# Executing ONERROR command at macro ././do-files/temp.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_input_reads'.
# Executing ONERROR command at macro ././do-files/temp.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weights'.
# Executing ONERROR command at macro ././do-files/temp.do line 20
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/input_read_complete_signal'.
# Executing ONERROR command at macro ././do-files/temp.do line 31
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/weight_read_complete_signal'.
# Executing ONERROR command at macro ././do-files/temp.do line 32
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/process_flag'.
# Executing ONERROR command at macro ././do-files/temp.do line 33
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/all_done'.
# Executing ONERROR command at macro ././do-files/temp.do line 35
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weight_reads'.
# Executing ONERROR command at macro ././do-files/temp.do line 38
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weight_reads_needed'.
# Executing ONERROR command at macro ././do-files/temp.do line 42
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/temp_product'.
# Executing ONERROR command at macro ././do-files/temp.do line 46
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/total_weight_bits_read'.
# Executing ONERROR command at macro ././do-files/temp.do line 58
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/get_next_weight_read'.
# Executing ONERROR command at macro ././do-files/temp.do line 62
do ./do-files/temp.do
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/secondary_state_machine_current_state'.
# Executing ONERROR command at macro ././do-files/temp.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_input_reads'.
# Executing ONERROR command at macro ././do-files/temp.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weights'.
# Executing ONERROR command at macro ././do-files/temp.do line 20
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/input_read_complete_signal'.
# Executing ONERROR command at macro ././do-files/temp.do line 31
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/weight_read_complete_signal'.
# Executing ONERROR command at macro ././do-files/temp.do line 32
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/process_flag'.
# Executing ONERROR command at macro ././do-files/temp.do line 33
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/all_done'.
# Executing ONERROR command at macro ././do-files/temp.do line 35
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weight_reads'.
# Executing ONERROR command at macro ././do-files/temp.do line 38
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/number_of_weight_reads_needed'.
# Executing ONERROR command at macro ././do-files/temp.do line 42
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/temp_product'.
# Executing ONERROR command at macro ././do-files/temp.do line 46
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/total_weight_bits_read'.
# Executing ONERROR command at macro ././do-files/temp.do line 58
# ** UI-Msg: (vish-4014) No objects found matching '/tb_top/dut/get_next_weight_read'.
# Executing ONERROR command at macro ././do-files/temp.do line 62
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "input_0/result.dat" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   309
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   451
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   383
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   288
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   271
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   279
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   354
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   330
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   295
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   488
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   238
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   276
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   196
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   256
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   318
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   294
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3103
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2606
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2111
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2364
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3193
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2243
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2258
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3683
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2902
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1792
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3512
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2834
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3494
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2835
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1950
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2355
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     2
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   389
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   422
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   299
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   360
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   381
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   329
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   434
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   291
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   292
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   431
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   435
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   324
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   376
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   477
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   433
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   393
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   327
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   332
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   317
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   384
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   359
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   405
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   296
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   337
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   424
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   293
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   379
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   409
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "input_0/result.dat" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   309
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   451
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   383
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   288
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   271
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   279
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   354
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   330
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   295
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   488
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   238
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   276
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   196
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   256
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   318
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   294
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3103
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2606
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2111
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2364
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3193
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2243
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2258
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3683
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2902
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1792
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3512
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2834
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3494
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2835
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1950
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2355
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     2
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   389
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   422
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   299
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   360
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   381
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   329
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   434
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   291
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   292
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   431
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   435
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   324
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   376
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   477
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   433
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   393
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   327
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   332
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   317
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   384
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   359
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   405
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   296
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   337
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   424
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   293
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   379
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   409
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "input_0/result.dat" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   309
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   451
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   383
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   288
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   271
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   279
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   354
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   330
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   295
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   488
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   238
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   276
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   196
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   256
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   318
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   294
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3103
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2606
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2111
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2364
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3193
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2243
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2258
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3683
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2902
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1792
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3512
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2834
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3494
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2835
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1950
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2355
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     2
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   389
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   422
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   299
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   360
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   381
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   329
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   434
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   291
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   292
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   431
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   435
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   324
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   376
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   477
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   433
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   393
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   327
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   332
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   317
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   384
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   359
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   405
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   296
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   337
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   424
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   293
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   379
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   409
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "input_0/result.dat" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   309
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   451
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   383
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   288
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   271
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   279
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   354
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   330
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   295
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   488
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   238
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   276
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   196
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   256
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   318
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   294
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3103
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2606
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2111
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2364
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3193
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2243
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2258
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3683
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2902
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1792
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3512
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2834
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3494
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2835
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1950
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2355
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     2
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   389
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   422
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   299
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   360
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   381
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   329
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   434
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   291
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   292
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   431
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   435
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   324
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   376
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   477
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   433
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   393
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   327
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   332
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   317
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   384
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   359
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   405
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   296
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   337
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   424
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   293
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   379
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   409
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "input_0/result.dat" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   309
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   451
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   383
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   288
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   271
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   279
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   354
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   330
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   295
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   488
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   238
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   276
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   196
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   256
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   318
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   294
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3103
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2606
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2111
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2364
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3193
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2243
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2258
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3683
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2902
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1792
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3512
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2834
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3494
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2835
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1950
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2355
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     2
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   389
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   422
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   299
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   360
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   381
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   329
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   434
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   291
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   292
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   431
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   435
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   324
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   376
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   477
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   433
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   393
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   327
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   332
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   317
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   384
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   359
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   405
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   296
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   337
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   424
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   293
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   379
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   409
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "input_0/result.dat" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   309
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   451
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   383
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   288
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   271
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   279
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   354
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   330
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   295
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   488
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   238
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   276
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   196
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   256
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   318
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   294
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3103
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2606
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2111
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2364
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3193
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2243
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2258
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3683
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2902
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1792
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3512
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2834
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3494
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2835
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1950
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2355
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     2
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   389
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   422
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   299
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   360
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   381
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   329
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   434
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   291
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   292
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   431
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   435
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   324
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   376
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   477
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   433
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   393
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   327
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   332
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   317
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   384
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   359
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   405
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   296
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   337
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   424
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   293
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   379
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   409
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "input_0/result.dat" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   309
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   451
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   383
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   288
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   271
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   279
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   354
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   330
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   295
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   488
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   238
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   276
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   196
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   256
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   318
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   294
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3103
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2606
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2111
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2364
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3193
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2243
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2258
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3683
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2902
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1792
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3512
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2834
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3494
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2835
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1950
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2355
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     2
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   389
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   422
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   299
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   360
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   381
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   329
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   434
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   291
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   292
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   431
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   435
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   324
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   376
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   477
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   433
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   393
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   327
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   332
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   317
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   384
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   359
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   405
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   296
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   337
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   424
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   293
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   379
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   409
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "input_0/result.dat" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   309
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   451
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   383
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   288
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   271
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   279
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   354
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   330
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   295
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   488
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   238
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   276
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   196
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   256
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   318
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   294
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3103
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2606
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2111
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2364
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3193
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2243
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2258
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3683
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2902
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1792
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3512
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2834
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3494
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2835
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1950
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2355
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     2
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   389
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   422
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   299
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   360
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   381
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   329
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   434
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   291
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   292
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   431
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   435
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   324
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   376
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   477
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   433
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   393
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   327
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   332
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   317
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   384
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   359
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   405
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   296
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   337
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   424
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   293
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   379
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   409
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(183)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to output_array-------------------------------
# 
# ** Warning: (vsim-PLI-8707) No address specified on line 1 of file "input_0/result.dat" 
# while loading into associative array using readmem command.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(195)
#    Time: 765 ps  Iteration: 1  Instance: /tb_top
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   309
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   451
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   383
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   288
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   271
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   279
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   354
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   330
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   295
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   488
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   238
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   276
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   196
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   256
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   318
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   294
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3103
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2606
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2111
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2364
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3193
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2243
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2258
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3683
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2902
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1792
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3512
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2834
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  3494
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2835
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  1950
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:  2355
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     2
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     4
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     7
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     8
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     6
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     1
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     3
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:     5
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   389
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   422
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   299
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   360
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   381
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   329
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   434
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   291
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   292
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   431
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   435
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   324
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   376
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   477
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   433
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   393
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   327
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   332
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   317
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   384
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   359
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   405
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   296
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   388
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   342
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   337
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   424
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   293
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   379
# 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Process: /tb_top/#INITIAL#175 File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 203
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 765 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 207
# Your result:     x Correct result:   409
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 0/96
# computeCycle=1
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
<<<<<<< Updated upstream
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
<<<<<<< Updated upstream
<<<<<<< Updated upstream
=======
run
run
# End time: 19:09:15 on Nov 06,2020, Elapsed time: 7:43:02
# Errors: 0, Warnings: 1
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
=======
=======
>>>>>>> Stashed changes
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
do ./do-files/run.do
# Compile of ECE564MyDesign.v was successful with warnings.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.ECE564MyDesign
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : input_0/input_sram.dat 
# INFO::readmem : input_0/weight_sram.dat 
# -------------------------------Round 0 start-------------------------------
# 
<<<<<<< Updated upstream
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 0 start compare -------------------------------
# 
# -------------------------------Round 0 Your report-------------------------------
# 
# Check 1 : Correct g results = 96/96
# computeCycle=2728
# ---------------------------------------------------------------------------------
# 
# INFO::readmem : input_1/input_sram.dat 
# INFO::readmem : input_1/weight_sram.dat 
# -------------------------------Round 1 start-------------------------------
# 
# -------------------------------Round 1 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# -------------------------------load results to output_array-------------------------------
# 
# -------------------------------load results to golden_output_array-------------------------------
# 
# -------------------------------Round 1 start compare -------------------------------
# 
# -------------------------------Round 1 Your report-------------------------------
# 
# Check 1 : Correct g results = 144/144
# computeCycle=16840
# ---------------------------------------------------------------------------------
# 
# ** Note: $finish    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(228)
#    Time: 196715 ps  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv line 228
# End time: 18:00:25 on Nov 10,2020, Elapsed time: 3:20:22
# Errors: 0, Warnings: 1
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
=======
run
run
# End time: 19:09:15 on Nov 06,2020, Elapsed time: 7:43:02
# Errors: 0, Warnings: 1
>>>>>>> Stashed changes
