$date
	Fri Oct 08 13:55:18 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clock $end
$upscope $end
$scope module teste $end
$var wire 1 " s1 $end
$upscope $end
$scope module teste $end
$var wire 1 # s2 $end
$upscope $end
$scope module teste $end
$var wire 1 $ s3 $end
$upscope $end
$scope module teste $end
$var wire 1 % s4 $end
$upscope $end
$scope module teste $end
$var wire 1 & s5 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
0#
0"
0!
$end
#4
1#
#8
0#
#12
1$
1&
1#
1!
#16
0$
0&
0#
#20
1#
#24
1$
1%
0#
0!
1"
#28
0$
1#
#32
0#
#36
1&
1$
1#
1!
#40
0&
0$
0#
#44
1#
#48
1$
0#
0!
0"
#52
0$
1#
#56
0#
#60
1$
1&
1#
1!
#64
0$
0&
0#
#68
1#
#72
1$
0#
0!
1"
#76
0$
1#
#80
0#
#84
1&
1$
1#
1!
0%
#88
0&
0$
0#
#92
1#
#96
1$
1%
0#
0!
0"
#100
0$
1#
#104
0#
#108
1$
1&
1#
1!
#112
0$
0&
0#
#116
1#
#120
1$
0#
0!
1"
