<stg><name>randombytes.1</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_43" val="0"/>
</and_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
:0  %p_0 = alloca i64

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:1  %i = alloca i32

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64">
<![CDATA[
:2  %block = alloca [16 x i8], align 16

]]></Node>
<StgValue><ssdm name="block"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  store i64 32, i64* %p_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
.backedge:0  %p_0_load = load i64* %p_0

]]></Node>
<StgValue><ssdm name="p_0_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.backedge:1  %tmp = icmp eq i64 %p_0_load, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:2  br i1 %tmp, label %7, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %j = phi i5 [ %j_1, %2 ], [ 15, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
.preheader4:1  %j_cast = sext i5 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader4:2  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %tmp_42, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_38 = zext i32 %j_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %DRBG_ctx_V_addr = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="DRBG_ctx_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
:2  %DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1

]]></Node>
<StgValue><ssdm name="DRBG_ctx_V_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
:2  %DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1

]]></Node>
<StgValue><ssdm name="DRBG_ctx_V_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_39 = icmp eq i8 %DRBG_ctx_V_load, -1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_39, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:0  store i8 0, i8* %DRBG_ctx_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %j_1 = add i5 %j, -1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_40 = add i8 %DRBG_ctx_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1  store i8 %tmp_40, i8* %DRBG_ctx_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.loopexit:1  call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
.loopexit:0  %i_load_1 = load i32* %i

]]></Node>
<StgValue><ssdm name="i_load_1"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.loopexit:1  call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:2  %tmp_46 = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %p_0_load, i32 4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
.loopexit:3  %icmp = icmp eq i60 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="32">
<![CDATA[
.loopexit:4  %tmp_47 = trunc i32 %i_load_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp, label %.preheader.preheader, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader3:0  %loop = phi i5 [ %loop_1, %4 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %exitcond = icmp eq i5 %loop, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %loop_1 = add i5 %loop, 1

]]></Node>
<StgValue><ssdm name="loop_1"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_44 = zext i5 %loop to i64

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="block_addr"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
:2  %block_load = load i8* %block_addr, align 1

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
:0  %i_load = load i32* %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_8 = add nsw i32 %i_load, 16

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %xlen_assign = add i64 %p_0_load, -16

]]></Node>
<StgValue><ssdm name="xlen_assign"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %i_8, i32* %i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  store i64 %xlen_assign, i64* %p_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %loop1 = phi i4 [ %loop_2, %6 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop1"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
.preheader:1  %tmp_41 = zext i4 %loop1 to i64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:2  %tmp_43 = icmp ult i64 %tmp_41, %p_0_load

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %loop_2 = add i4 %loop1, 1

]]></Node>
<StgValue><ssdm name="loop_2"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_43, label %6, label %.backedge.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="block_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
:1  %block_load_1 = load i8* %block_addr_1, align 1

]]></Node>
<StgValue><ssdm name="block_load_1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.backedge.loopexit:0  store i64 0, i64* %p_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.backedge.loopexit:1  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_43" val="0"/>
</and_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:0  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
:2  %block_load = load i8* %block_addr, align 1

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="5">
<![CDATA[
:3  %tmp_36 = zext i5 %loop to i11

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %tmp_102_cast = add i11 %tmp_47, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %sum = add i11 %tmp_102_cast, 903

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="11">
<![CDATA[
:6  %sum_cast = sext i11 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %x_addr = getelementptr [935 x i8]* %x, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:8  store i8 %block_load, i8* %x_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
:1  %block_load_1 = load i8* %block_addr_1, align 1

]]></Node>
<StgValue><ssdm name="block_load_1"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="4">
<![CDATA[
:2  %tmp_37 = zext i4 %loop1 to i11

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_104_cast = add i11 %tmp_37, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %sum2 = add i11 %tmp_104_cast, 903

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="11">
<![CDATA[
:5  %sum2_cast = sext i11 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %x_addr_1 = getelementptr [935 x i8]* %x, i64 0, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:7  store i8 %block_load_1, i8* %x_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
:1  %DRBG_ctx_reseed_coun = load i32* @DRBG_ctx_reseed_counter, align 4

]]></Node>
<StgValue><ssdm name="DRBG_ctx_reseed_coun"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_s = add nsw i32 %DRBG_ctx_reseed_coun, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_s, i32* @DRBG_ctx_reseed_counter, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0">
<![CDATA[
:4  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="114" name="x" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="DRBG_ctx_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="DRBG_ctx_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="sbox" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="Rcon" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="DRBG_ctx_Key" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="DRBG_ctx_Key"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="DRBG_ctx_reseed_counter" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="DRBG_ctx_reseed_counter"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="121" from="StgValue_120" to="p_0" fromId="120" toId="11">
</dataflow>
<dataflow id="122" from="StgValue_120" to="i" fromId="120" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_123" to="block" fromId="123" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_125" to="StgValue_14" fromId="125" toId="14">
</dataflow>
<dataflow id="127" from="i" to="StgValue_14" fromId="12" toId="14">
</dataflow>
<dataflow id="129" from="StgValue_128" to="StgValue_15" fromId="128" toId="15">
</dataflow>
<dataflow id="130" from="p_0" to="StgValue_15" fromId="11" toId="15">
</dataflow>
<dataflow id="131" from="p_0" to="p_0_load" fromId="11" toId="17">
</dataflow>
<dataflow id="132" from="p_0_load" to="tmp" fromId="17" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_133" to="tmp" fromId="133" toId="18">
</dataflow>
<dataflow id="135" from="tmp" to="StgValue_19" fromId="18" toId="19">
</dataflow>
<dataflow id="137" from="AES256_CTR_DRBG_Upda" to="StgValue_21" fromId="136" toId="21">
</dataflow>
<dataflow id="138" from="DRBG_ctx_V" to="StgValue_21" fromId="115" toId="21">
</dataflow>
<dataflow id="139" from="sbox" to="StgValue_21" fromId="116" toId="21">
</dataflow>
<dataflow id="140" from="Rcon" to="StgValue_21" fromId="117" toId="21">
</dataflow>
<dataflow id="141" from="DRBG_ctx_Key" to="StgValue_21" fromId="118" toId="21">
</dataflow>
<dataflow id="142" from="j_1" to="j" fromId="35" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="StgValue_36" to="j" fromId="36" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="145" from="StgValue_144" to="j" fromId="144" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="StgValue_20" to="j" fromId="20" toId="22">
</dataflow>
<dataflow id="147" from="j" to="j_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp_42" fromId="148" toId="24">
</dataflow>
<dataflow id="150" from="j" to="tmp_42" fromId="22" toId="24">
</dataflow>
<dataflow id="152" from="StgValue_151" to="tmp_42" fromId="151" toId="24">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="153" toId="25">
</dataflow>
<dataflow id="155" from="StgValue_123" to="empty" fromId="123" toId="25">
</dataflow>
<dataflow id="157" from="StgValue_156" to="empty" fromId="156" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_158" to="empty" fromId="158" toId="25">
</dataflow>
<dataflow id="160" from="tmp_42" to="StgValue_26" fromId="24" toId="26">
</dataflow>
<dataflow id="161" from="j_cast" to="tmp_38" fromId="23" toId="27">
</dataflow>
<dataflow id="162" from="DRBG_ctx_V" to="DRBG_ctx_V_addr" fromId="115" toId="28">
</dataflow>
<dataflow id="163" from="StgValue_133" to="DRBG_ctx_V_addr" fromId="133" toId="28">
</dataflow>
<dataflow id="164" from="tmp_38" to="DRBG_ctx_V_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="165" from="DRBG_ctx_V_addr" to="DRBG_ctx_V_load" fromId="28" toId="29">
</dataflow>
<dataflow id="166" from="DRBG_ctx_V_addr" to="DRBG_ctx_V_load" fromId="28" toId="31">
</dataflow>
<dataflow id="167" from="DRBG_ctx_V_load" to="tmp_39" fromId="31" toId="32">
</dataflow>
<dataflow id="169" from="StgValue_168" to="tmp_39" fromId="168" toId="32">
</dataflow>
<dataflow id="170" from="tmp_39" to="StgValue_33" fromId="32" toId="33">
</dataflow>
<dataflow id="172" from="StgValue_171" to="StgValue_34" fromId="171" toId="34">
</dataflow>
<dataflow id="173" from="DRBG_ctx_V_addr" to="StgValue_34" fromId="28" toId="34">
</dataflow>
<dataflow id="174" from="j" to="j_1" fromId="22" toId="35">
</dataflow>
<dataflow id="176" from="StgValue_175" to="j_1" fromId="175" toId="35">
</dataflow>
<dataflow id="177" from="DRBG_ctx_V_load" to="tmp_40" fromId="31" toId="37">
</dataflow>
<dataflow id="179" from="StgValue_178" to="tmp_40" fromId="178" toId="37">
</dataflow>
<dataflow id="180" from="tmp_40" to="StgValue_38" fromId="37" toId="38">
</dataflow>
<dataflow id="181" from="DRBG_ctx_V_addr" to="StgValue_38" fromId="28" toId="38">
</dataflow>
<dataflow id="183" from="AES256_ECB.1" to="StgValue_40" fromId="182" toId="40">
</dataflow>
<dataflow id="184" from="DRBG_ctx_Key" to="StgValue_40" fromId="118" toId="40">
</dataflow>
<dataflow id="185" from="DRBG_ctx_V" to="StgValue_40" fromId="115" toId="40">
</dataflow>
<dataflow id="186" from="block" to="StgValue_40" fromId="13" toId="40">
</dataflow>
<dataflow id="187" from="sbox" to="StgValue_40" fromId="116" toId="40">
</dataflow>
<dataflow id="188" from="Rcon" to="StgValue_40" fromId="117" toId="40">
</dataflow>
<dataflow id="189" from="i" to="i_load_1" fromId="12" toId="41">
</dataflow>
<dataflow id="190" from="AES256_ECB.1" to="StgValue_42" fromId="182" toId="42">
</dataflow>
<dataflow id="191" from="DRBG_ctx_Key" to="StgValue_42" fromId="118" toId="42">
</dataflow>
<dataflow id="192" from="DRBG_ctx_V" to="StgValue_42" fromId="115" toId="42">
</dataflow>
<dataflow id="193" from="block" to="StgValue_42" fromId="13" toId="42">
</dataflow>
<dataflow id="194" from="sbox" to="StgValue_42" fromId="116" toId="42">
</dataflow>
<dataflow id="195" from="Rcon" to="StgValue_42" fromId="117" toId="42">
</dataflow>
<dataflow id="197" from="_ssdm_op_PartSelect.i60.i64.i32.i32" to="tmp_46" fromId="196" toId="43">
</dataflow>
<dataflow id="198" from="p_0_load" to="tmp_46" fromId="17" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_151" to="tmp_46" fromId="151" toId="43">
</dataflow>
<dataflow id="201" from="StgValue_200" to="tmp_46" fromId="200" toId="43">
</dataflow>
<dataflow id="202" from="tmp_46" to="icmp" fromId="43" toId="44">
</dataflow>
<dataflow id="204" from="StgValue_203" to="icmp" fromId="203" toId="44">
</dataflow>
<dataflow id="205" from="i_load_1" to="tmp_47" fromId="41" toId="45">
</dataflow>
<dataflow id="206" from="icmp" to="StgValue_46" fromId="44" toId="46">
</dataflow>
<dataflow id="207" from="loop_1" to="loop" fromId="52" toId="49">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="StgValue_81" to="loop" fromId="81" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="210" from="StgValue_209" to="loop" fromId="209" toId="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="StgValue_47" to="loop" fromId="47" toId="49">
</dataflow>
<dataflow id="212" from="loop" to="exitcond" fromId="49" toId="50">
</dataflow>
<dataflow id="214" from="StgValue_213" to="exitcond" fromId="213" toId="50">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopTripCount" to="empty_31" fromId="153" toId="51">
</dataflow>
<dataflow id="216" from="StgValue_156" to="empty_31" fromId="156" toId="51">
</dataflow>
<dataflow id="217" from="StgValue_156" to="empty_31" fromId="156" toId="51">
</dataflow>
<dataflow id="218" from="StgValue_156" to="empty_31" fromId="156" toId="51">
</dataflow>
<dataflow id="219" from="loop" to="loop_1" fromId="49" toId="52">
</dataflow>
<dataflow id="221" from="StgValue_220" to="loop_1" fromId="220" toId="52">
</dataflow>
<dataflow id="222" from="exitcond" to="StgValue_53" fromId="50" toId="53">
</dataflow>
<dataflow id="223" from="loop" to="tmp_44" fromId="49" toId="54">
</dataflow>
<dataflow id="224" from="block" to="block_addr" fromId="13" toId="55">
</dataflow>
<dataflow id="225" from="StgValue_133" to="block_addr" fromId="133" toId="55">
</dataflow>
<dataflow id="226" from="tmp_44" to="block_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="227" from="block_addr" to="block_load" fromId="55" toId="56">
</dataflow>
<dataflow id="228" from="i" to="i_load" fromId="12" toId="57">
</dataflow>
<dataflow id="229" from="i_load" to="i_8" fromId="57" toId="58">
</dataflow>
<dataflow id="231" from="StgValue_230" to="i_8" fromId="230" toId="58">
</dataflow>
<dataflow id="232" from="p_0_load" to="xlen_assign" fromId="17" toId="59">
</dataflow>
<dataflow id="234" from="StgValue_233" to="xlen_assign" fromId="233" toId="59">
</dataflow>
<dataflow id="235" from="i_8" to="StgValue_60" fromId="58" toId="60">
</dataflow>
<dataflow id="236" from="i" to="StgValue_60" fromId="12" toId="60">
</dataflow>
<dataflow id="237" from="xlen_assign" to="StgValue_61" fromId="59" toId="61">
</dataflow>
<dataflow id="238" from="p_0" to="StgValue_61" fromId="11" toId="61">
</dataflow>
<dataflow id="239" from="loop_2" to="loop1" fromId="67" toId="63">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="StgValue_89" to="loop1" fromId="89" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="242" from="StgValue_241" to="loop1" fromId="241" toId="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="StgValue_48" to="loop1" fromId="48" toId="63">
</dataflow>
<dataflow id="244" from="loop1" to="tmp_41" fromId="63" toId="64">
</dataflow>
<dataflow id="245" from="tmp_41" to="tmp_43" fromId="64" toId="65">
</dataflow>
<dataflow id="246" from="p_0_load" to="tmp_43" fromId="17" toId="65">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecLoopTripCount" to="empty_32" fromId="153" toId="66">
</dataflow>
<dataflow id="248" from="StgValue_133" to="empty_32" fromId="133" toId="66">
</dataflow>
<dataflow id="250" from="StgValue_249" to="empty_32" fromId="249" toId="66">
</dataflow>
<dataflow id="251" from="StgValue_133" to="empty_32" fromId="133" toId="66">
</dataflow>
<dataflow id="252" from="loop1" to="loop_2" fromId="63" toId="67">
</dataflow>
<dataflow id="254" from="StgValue_253" to="loop_2" fromId="253" toId="67">
</dataflow>
<dataflow id="255" from="tmp_43" to="StgValue_68" fromId="65" toId="68">
</dataflow>
<dataflow id="256" from="block" to="block_addr_1" fromId="13" toId="69">
</dataflow>
<dataflow id="257" from="StgValue_133" to="block_addr_1" fromId="133" toId="69">
</dataflow>
<dataflow id="258" from="tmp_41" to="block_addr_1" fromId="64" toId="69">
</dataflow>
<dataflow id="259" from="block_addr_1" to="block_load_1" fromId="69" toId="70">
</dataflow>
<dataflow id="260" from="StgValue_133" to="StgValue_71" fromId="133" toId="71">
</dataflow>
<dataflow id="261" from="p_0" to="StgValue_71" fromId="11" toId="71">
</dataflow>
<dataflow id="262" from="block_addr" to="block_load" fromId="55" toId="74">
</dataflow>
<dataflow id="263" from="loop" to="tmp_36" fromId="49" toId="75">
</dataflow>
<dataflow id="264" from="tmp_47" to="tmp_102_cast" fromId="45" toId="76">
</dataflow>
<dataflow id="265" from="tmp_36" to="tmp_102_cast" fromId="75" toId="76">
</dataflow>
<dataflow id="266" from="tmp_102_cast" to="sum" fromId="76" toId="77">
</dataflow>
<dataflow id="268" from="StgValue_267" to="sum" fromId="267" toId="77">
</dataflow>
<dataflow id="269" from="sum" to="sum_cast" fromId="77" toId="78">
</dataflow>
<dataflow id="270" from="x" to="x_addr" fromId="114" toId="79">
</dataflow>
<dataflow id="271" from="StgValue_133" to="x_addr" fromId="133" toId="79">
</dataflow>
<dataflow id="272" from="sum_cast" to="x_addr" fromId="78" toId="79">
</dataflow>
<dataflow id="273" from="block_load" to="StgValue_80" fromId="74" toId="80">
</dataflow>
<dataflow id="274" from="x_addr" to="StgValue_80" fromId="79" toId="80">
</dataflow>
<dataflow id="275" from="block_addr_1" to="block_load_1" fromId="69" toId="82">
</dataflow>
<dataflow id="276" from="loop1" to="tmp_37" fromId="63" toId="83">
</dataflow>
<dataflow id="277" from="tmp_37" to="tmp_104_cast" fromId="83" toId="84">
</dataflow>
<dataflow id="278" from="tmp_47" to="tmp_104_cast" fromId="45" toId="84">
</dataflow>
<dataflow id="279" from="tmp_104_cast" to="sum2" fromId="84" toId="85">
</dataflow>
<dataflow id="280" from="StgValue_267" to="sum2" fromId="267" toId="85">
</dataflow>
<dataflow id="281" from="sum2" to="sum2_cast" fromId="85" toId="86">
</dataflow>
<dataflow id="282" from="x" to="x_addr_1" fromId="114" toId="87">
</dataflow>
<dataflow id="283" from="StgValue_133" to="x_addr_1" fromId="133" toId="87">
</dataflow>
<dataflow id="284" from="sum2_cast" to="x_addr_1" fromId="86" toId="87">
</dataflow>
<dataflow id="285" from="block_load_1" to="StgValue_88" fromId="82" toId="88">
</dataflow>
<dataflow id="286" from="x_addr_1" to="StgValue_88" fromId="87" toId="88">
</dataflow>
<dataflow id="287" from="AES256_CTR_DRBG_Upda" to="StgValue_90" fromId="136" toId="90">
</dataflow>
<dataflow id="288" from="DRBG_ctx_V" to="StgValue_90" fromId="115" toId="90">
</dataflow>
<dataflow id="289" from="sbox" to="StgValue_90" fromId="116" toId="90">
</dataflow>
<dataflow id="290" from="Rcon" to="StgValue_90" fromId="117" toId="90">
</dataflow>
<dataflow id="291" from="DRBG_ctx_Key" to="StgValue_90" fromId="118" toId="90">
</dataflow>
<dataflow id="292" from="DRBG_ctx_reseed_counter" to="DRBG_ctx_reseed_coun" fromId="119" toId="91">
</dataflow>
<dataflow id="293" from="DRBG_ctx_reseed_coun" to="tmp_s" fromId="91" toId="92">
</dataflow>
<dataflow id="294" from="StgValue_120" to="tmp_s" fromId="120" toId="92">
</dataflow>
<dataflow id="295" from="tmp_s" to="StgValue_93" fromId="92" toId="93">
</dataflow>
<dataflow id="296" from="DRBG_ctx_reseed_counter" to="StgValue_93" fromId="119" toId="93">
</dataflow>
<dataflow id="297" from="tmp" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="298" from="tmp_42" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="299" from="tmp_39" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="300" from="icmp" to="StgValue_6" fromId="44" toId="6">
</dataflow>
<dataflow id="301" from="icmp" to="StgValue_7" fromId="44" toId="7">
</dataflow>
<dataflow id="302" from="exitcond" to="StgValue_7" fromId="50" toId="7">
</dataflow>
<dataflow id="303" from="tmp_43" to="StgValue_7" fromId="65" toId="7">
</dataflow>
</dataflows>


</stg>
