library ieee ;
use ieee.std_logic_1164.all;

use work.pgm.all;

---------------------------------------------

entity D_ff is
  port(
    d:	IN pixel;
 	  clk:		IN std_logic;	
	  q:	OUT pixel
  );
end entity;

----------------------------------------------

architecture D_FF_arch of D_ff is
begin

    process(clk)
    begin

        -- clock rising edge

	if (clk='1' and clk'event) then
	    q <= d;
	end if;

    end process;	

end architecture D_FF_arch;

----------------------------------------------
