git clone --depth 1 --no-tags https://github.com/awmiller/ecarv_test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734079579
git clone --depth 1 --no-tags https://github.com/KaihaoYuHW/Verilog_a-simple-Voltmeter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734281625
git clone --depth 1 --no-tags https://github.com/YerraBhaskaraVaraPrasad/Advanced_Encryption_Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733185768
git clone --depth 1 --no-tags https://github.com/shreeya-r-02/ADS1115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735253383
git clone --depth 1 --no-tags https://github.com/Mohamed-Sharaf/MES-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735024135
git clone --depth 1 --no-tags https://github.com/zz020817/Signal_Modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734673020
git clone --depth 1 --no-tags https://github.com/Knightmare-0/Low-Power-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735857860
git clone --depth 1 --no-tags https://github.com/molly5617/verilog23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735824443
git clone --depth 1 --no-tags https://github.com/sanmat-sp/DDCO-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735905827
git clone --depth 1 --no-tags https://github.com/ShawnZL/RL_Mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735513388
git clone --depth 1 --no-tags https://github.com/TurDi1/Primitive_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734468753
git clone --depth 1 --no-tags https://github.com/bizu2001/architecture_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736205167
git clone --depth 1 --no-tags https://github.com/Fap15203/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735978567
git clone --depth 1 --no-tags https://github.com/wojtekzebrowski/Bus_Functional_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738908091
git clone --depth 1 --no-tags https://github.com/eminakgun/mips-basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737095515
git clone --depth 1 --no-tags https://github.com/bilonio/HardwareLabProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735283642
git clone --depth 1 --no-tags https://github.com/CrazyCrazy115/Portal-RV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734978597
git clone --depth 1 --no-tags https://github.com/schandreas/EIS-JKU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732935385
git clone --depth 1 --no-tags https://github.com/abhaytiwari10/miniProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732727297
git clone --depth 1 --no-tags https://github.com/jackdroach/FPGA-Limit-Order-Book.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732865823
git clone --depth 1 --no-tags https://github.com/TungnxUIT/CE213-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733804497
git clone --depth 1 --no-tags https://github.com/Joeymacauley02/NIOSII_Embedded_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734026540
git clone --depth 1 --no-tags https://github.com/YerraBhaskaraVaraPrasad/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734954119
git clone --depth 1 --no-tags https://github.com/aydendauenhauer/4bitALU-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734986016
git clone --depth 1 --no-tags https://github.com/Moustafa55589/MIPS-32-Bit-Single-Cycle-and-Pipelined-RTL-Design-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735052718
git clone --depth 1 --no-tags https://github.com/YerraBhaskaraVaraPrasad/Cipher_Block_Chaining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734950546
git clone --depth 1 --no-tags https://github.com/thhoanq/test_sky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734950704
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/FIFO_8X8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734672730
git clone --depth 1 --no-tags https://github.com/yses/fpgasim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734635290
git clone --depth 1 --no-tags https://github.com/Benjamin-Anderson-II/ECE_272-Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734901539
git clone --depth 1 --no-tags https://github.com/Omarbayom/FSM-ATM-SYSTEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735307872
git clone --depth 1 --no-tags https://github.com/saif-1219/RISC-V-processor-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735256406
git clone --depth 1 --no-tags https://github.com/iansun2/robot_experiment_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732753834
git clone --depth 1 --no-tags https://github.com/ZONG-RUI1216/SOC-Design-Lab-D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736889134
git clone --depth 1 --no-tags https://github.com/JannaYasserr/ALU_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737898481
git clone --depth 1 --no-tags https://github.com/lazybear0425/logicdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737461111
git clone --depth 1 --no-tags https://github.com/roywatermelon11370/final_logic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737288068
git clone --depth 1 --no-tags https://github.com/nguyenhavi/Traffic-Light-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735829172
git clone --depth 1 --no-tags https://github.com/UmarJavaid56/Project-2---Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737681215
git clone --depth 1 --no-tags https://github.com/UmarJavaid56/Project-1---15-Hardware-Chips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736776101
git clone --depth 1 --no-tags https://github.com/Osama-Alchati/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737312349
git clone --depth 1 --no-tags https://github.com/kirollosGeorge164/PIC_8259_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738218016
git clone --depth 1 --no-tags https://github.com/nikhilaroraa/EECS2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738303695
git clone --depth 1 --no-tags https://github.com/Abdo99-alt/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738704910
git clone --depth 1 --no-tags https://github.com/amar312696/washingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738678531
git clone --depth 1 --no-tags https://github.com/TranNguyenAnhKhoa/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738860080
git clone --depth 1 --no-tags https://github.com/KaganAsl/SingleCycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738053377
git clone --depth 1 --no-tags https://github.com/CNStanLee/MCUCANDRIVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739024416
git clone --depth 1 --no-tags https://github.com/AmandaLimaB/Cofre_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739159887
git clone --depth 1 --no-tags https://github.com/JellyCo9064/Digital-Design_CSE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739194565
git clone --depth 1 --no-tags https://github.com/DarhenWu/SIMPLE_RISC_CPU_linux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737931324
git clone --depth 1 --no-tags https://github.com/Abdo99-alt/RVF32-Floating-Point-Extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738748895
git clone --depth 1 --no-tags https://github.com/MariammAbdelkader/8259_PIC_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735066387
git clone --depth 1 --no-tags https://github.com/CSIE523/2023_CA_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737988535
git clone --depth 1 --no-tags https://github.com/2763981847/mycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737450657
git clone --depth 1 --no-tags https://github.com/OguzKahramn/ZedBoard-OV7670-cam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732627119
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/cocotbext-bow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733487528
git clone --depth 1 --no-tags https://github.com/LiuziqiOvO/RISC-V_Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736184391
git clone --depth 1 --no-tags https://github.com/iliasslasri/fpga-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737244455
git clone --depth 1 --no-tags https://github.com/nadiazhou/ece241-digitalsystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733181470
git clone --depth 1 --no-tags https://github.com/atri45/colab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736212376
git clone --depth 1 --no-tags https://github.com/Shylie/eightbit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739491395
git clone --depth 1 --no-tags https://github.com/Tiru373/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737207298
git clone --depth 1 --no-tags https://github.com/wishvamadushanka/cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737152915
git clone --depth 1 --no-tags https://github.com/prayogak/VRegisterFile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737034926
git clone --depth 1 --no-tags https://github.com/jandrovins/PA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738085885
git clone --depth 1 --no-tags https://github.com/AGstars/Vivado_TrafficSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737277576
git clone --depth 1 --no-tags https://github.com/KishorKumar0/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735540611
git clone --depth 1 --no-tags https://github.com/flytt-away/FPGA-Video-Capture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740061725
git clone --depth 1 --no-tags https://github.com/openasic-org/xkDLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743351639
git clone --depth 1 --no-tags https://github.com/mashahedurrahman/Security-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740224683
git clone --depth 1 --no-tags https://github.com/NCTUTHEBEST/ICLAB_2023_FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740083017
git clone --depth 1 --no-tags https://github.com/Molotovgirl1/NKUCS_Computer-Organization-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745851698
git clone --depth 1 --no-tags https://github.com/Burijjibenzen/FPGA-Super-Mario-Bros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740410226
git clone --depth 1 --no-tags https://github.com/mbaykenar/openlane-designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741165809
git clone --depth 1 --no-tags https://github.com/cis5710/cis5710-homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745339155
git clone --depth 1 --no-tags https://github.com/JN513/Risco-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745236428
git clone --depth 1 --no-tags https://github.com/Monish-Alavalapati/DualPort_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743631652
git clone --depth 1 --no-tags https://github.com/Lau-pq/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742816416
git clone --depth 1 --no-tags https://github.com/hw-sw-contracts/riscv-contract-synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742351576
git clone --depth 1 --no-tags https://github.com/emeb/icebreaker_z80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744309378
git clone --depth 1 --no-tags https://github.com/geniusneverdie/jisuanjzuchengyuanli.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746508416
git clone --depth 1 --no-tags https://github.com/bonanyan/attentionlego.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746163634
git clone --depth 1 --no-tags https://github.com/Stanlazy/sp24_ece425_.release.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746078792
git clone --depth 1 --no-tags https://github.com/P-Smriti-22/Adaptive-Digital-Beamforming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747248046
git clone --depth 1 --no-tags https://github.com/hawashra/Multi-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744666480
git clone --depth 1 --no-tags https://github.com/multigcs/riocore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745205239
git clone --depth 1 --no-tags https://github.com/HB2102/D-Flip-Flop-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742934859
git clone --depth 1 --no-tags https://github.com/francobottini99/MIPSFPGA-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743752293
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/PPS-PhaseMonitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745010345
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_sp24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746382894
git clone --depth 1 --no-tags https://github.com/danielespo/learnverilog.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746418016
git clone --depth 1 --no-tags https://github.com/shun6-6/Tri_Eth_UDP_pro_stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742724952
git clone --depth 1 --no-tags https://github.com/psvm26/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742998173
git clone --depth 1 --no-tags https://github.com/manavshah-28/-RiScKy-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744591150
git clone --depth 1 --no-tags https://github.com/MNQadim/RISC-V-Verilog-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743417635
