arch                       	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem	total_power	routing_power_perc	clock_power_perc	tile_power_perc
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	313dc5e     	success   	     	765                	895                  	402                 	265                   	8           	8            	35     	99    	130        	1           	0       	3646                 	3.51859       	-702.347            	-3.51859            	46            	4742             	49                                    	3861                       	15                               	4.0207             	-786.68  	-4.0207  	0       	0       	0.675301 	0.710887  	1.31997                  	0.152965            	43136      	6232        	27560      	0.00671    	0.2722            	0.07681         	0.651          
k6_frac_N10_mem32K_40nm.xml	diffeq1.v      	313dc5e     	success   	     	1004               	941                  	705                 	300                   	14          	14           	37     	162   	96         	0           	5       	10479                	20.7944       	-1840.48            	-20.7944            	52            	13308            	17                                    	10691                      	24                               	22.2975            	-2016.6  	-22.2975 	0       	0       	0.461542 	1.34771   	8.04093                  	0.658705            	57604      	5092        	28236      	0.008355   	0.3637            	0.03034         	0.6059         
