// Seed: 2952391905
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4
);
  type_6(
      id_3, ~1 ^ 1
  );
endmodule
