module SRflop (
    input s,
    input r,
    output reg q,
    output reg q2
);
    always @(*) begin
        if (s && !r) begin
            q = 1;
            q2 = 0;
        end
        else if (!s && r) begin
            q = 0;
            q2 = 1;
        end
        else if (!s && !r) begin
            q = q; 
            q2 = q2; 
        end
        else if (s && r) begin
            q = 0;
            q2 = 0;
        end
    end

endmodule
